Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Feb  1 21:01:22 2026
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-18  Warning           Missing input or output delay                                     11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (8778)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8778)
---------------------------------
 There are 8778 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.690   -47925.441                  16920                78459        0.006        0.000                      0                78459        3.000        0.000                       0                  8786  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk                                {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 12.500}     25.000          40.000          
  clk_out2_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 12.500}     25.000          40.000          
  clk_out2_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         20.856        0.000                      0                   58        0.179        0.000                      0                   58       12.000        0.000                       0                    29  
  clk_out2_design_1_clk_wiz_0_0         -4.690   -47925.441                  16920                78401        0.081        0.000                      0                78401        3.750        0.000                       0                  8753  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       20.859        0.000                      0                   58        0.179        0.000                      0                   58       12.000        0.000                       0                    29  
  clk_out2_design_1_clk_wiz_0_0_1       -4.689   -47911.004                  16920                78401        0.081        0.000                      0                78401        3.750        0.000                       0                  8753  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         20.856        0.000                      0                   58        0.092        0.000                      0                   58  
clk_out2_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0         -4.690   -47925.441                  16920                78401        0.006        0.000                      0                78401  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       20.856        0.000                      0                   58        0.092        0.000                      0                   58  
clk_out2_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1       -4.690   -47925.441                  16920                78401        0.006        0.000                      0                78401  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clk_out2_design_1_clk_wiz_0_0                                     
(none)                           clk_out2_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  
(none)                                                            clk_out2_design_1_clk_wiz_0_0    
(none)                                                            clk_out2_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.856ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.072ns (29.738%)  route 2.533ns (70.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 23.475 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          1.023     2.680    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.496    23.475    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/C
                         clock pessimism              0.577    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X40Y134        FDRE (Setup_fdre_C_R)       -0.429    23.536    design_1_i/vga_engine_0/inst/vctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 20.856    

Slack (MET) :             20.998ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.072ns (30.965%)  route 2.390ns (69.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 23.474 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.880     2.537    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.495    23.474    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.577    24.051    
                         clock uncertainty           -0.087    23.964    
    SLICE_X41Y133        FDRE (Setup_fdre_C_R)       -0.429    23.535    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.535    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 20.998    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.556    design_1_i/vga_engine_0/inst/hctr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.556    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.137    

Slack (MET) :             21.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.556    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.556    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.137    

Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.842ns (26.652%)  route 2.317ns (73.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.592     2.231    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.491    23.470    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/C
                         clock pessimism              0.576    24.046    
                         clock uncertainty           -0.087    23.959    
    SLICE_X45Y132        FDRE (Setup_fdre_C_R)       -0.429    23.530    design_1_i/vga_engine_0/inst/hctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.842ns (26.745%)  route 2.306ns (73.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581     2.220    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X44Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                 21.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.222%)  route 0.140ns (49.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.140    -0.325    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.824    -0.849    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.070    -0.504    design_1_i/vga_engine_0/inst/bit_selector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.349%)  route 0.163ns (46.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[0]/Q
                         net (fo=11, routed)          0.163    -0.304    design_1_i/vga_engine_0/inst/vctr_reg[0]
    SLICE_X41Y133        LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  design_1_i/vga_engine_0/inst/vctr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/vga_engine_0/inst/vctr[6]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.092    -0.501    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.610%)  route 0.168ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.298    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/vga_engine_0/inst/hctr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/vga_engine_0/inst/p_0_in[5]
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.092    -0.501    design_1_i/vga_engine_0/inst/hctr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.631%)  route 0.167ns (47.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[7]/Q
                         net (fo=9, routed)           0.167    -0.299    design_1_i/vga_engine_0/inst/hctr_reg[7]
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  design_1_i/vga_engine_0/inst/hctr[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/vga_engine_0/inst/p_0_in[10]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.515    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.968%)  route 0.128ns (36.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/vga_engine_0/inst/hctr_reg[8]/Q
                         net (fo=7, routed)           0.128    -0.351    design_1_i/vga_engine_0/inst/hctr_reg[8]
    SLICE_X43Y133        LUT6 (Prop_lut6_I5_O)        0.099    -0.252 r  design_1_i/vga_engine_0/inst/hctr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/vga_engine_0/inst/p_0_in[9]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.515    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[2]/Q
                         net (fo=15, routed)          0.193    -0.274    design_1_i/vga_engine_0/inst/vctr_reg[2]
    SLICE_X39Y133        LUT4 (Prop_lut4_I3_O)        0.042    -0.232 r  design_1_i/vga_engine_0/inst/vctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/vga_engine_0/inst/p_0_in__0[3]
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X39Y133        FDRE (Hold_fdre_C_D)         0.107    -0.500    design_1_i/vga_engine_0/inst/vctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[2]/Q
                         net (fo=7, routed)           0.195    -0.272    design_1_i/vga_engine_0/inst/hctr_reg__0[2]
    SLICE_X44Y133        LUT4 (Prop_lut4_I1_O)        0.042    -0.230 r  design_1_i/vga_engine_0/inst/hctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/vga_engine_0/inst/hctr[3]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.107    -0.500    design_1_i/vga_engine_0/inst/hctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.193%)  route 0.203ns (51.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  design_1_i/vga_engine_0/inst/hctr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/vga_engine_0/inst/hctr[8]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.107    -0.486    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.268    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y134        LUT2 (Prop_lut2_I0_O)        0.042    -0.226 r  design_1_i/vga_engine_0/inst/hctr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/vga_engine_0/inst/p_0_in[1]
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.826    -0.847    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X44Y134        FDRE (Hold_fdre_C_D)         0.107    -0.499    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.793%)  route 0.203ns (52.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT4 (Prop_lut4_I1_O)        0.045    -0.218 r  design_1_i/vga_engine_0/inst/hctr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/vga_engine_0/inst/hctr[7]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.091    -0.502    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y134    design_1_i/vga_engine_0/inst/hctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X43Y133    design_1_i/vga_engine_0/inst/hctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y134    design_1_i/vga_engine_0/inst/hctr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :        16920  Failing Endpoints,  Worst Slack       -4.690ns,  Total Violation   -47925.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 2.986ns (20.342%)  route 11.693ns (79.658%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.225    12.890    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/nandOut
    SLICE_X72Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.014 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_rep_i_1__77/O
                         net (fo=1, routed)           0.729    13.742    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6_1
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.728     8.707    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/clk
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/C
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.074     9.113    
    SLICE_X73Y48         FDRE (Setup_fdre_C_D)       -0.061     9.052    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.681ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 2.986ns (20.434%)  route 11.627ns (79.566%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.547    13.212    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.336 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14/O
                         net (fo=1, routed)           0.340    13.676    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14_n_0
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.677     8.656    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/C
                         clock pessimism              0.480     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.067     8.995    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 -4.681    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 2.986ns (20.517%)  route 11.568ns (79.483%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.150    12.815    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X77Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.939 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21/O
                         net (fo=1, routed)           0.678    13.617    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21_n_0
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.596     8.576    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/C
                         clock pessimism              0.480     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X76Y57         FDRE (Setup_fdre_C_D)       -0.028     8.954    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 2.986ns (20.691%)  route 11.446ns (79.309%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.113    12.777    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__8/O
                         net (fo=1, routed)           0.593    13.495    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8_1
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X71Y52         FDRE (Setup_fdre_C_D)       -0.067     8.832    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.648ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.426ns  (logic 2.986ns (20.699%)  route 11.440ns (79.301%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.882    12.546    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.670 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43/O
                         net (fo=1, routed)           0.818    13.489    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43_n_0
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/clk
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.058     8.841    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                 -4.648    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 2.986ns (20.618%)  route 11.496ns (79.382%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.980    12.645    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y54         LUT4 (Prop_lut4_I1_O)        0.124    12.769 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__4/O
                         net (fo=1, routed)           0.776    13.545    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4_1
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.595     8.575    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)       -0.058     8.923    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.564ns  (logic 2.986ns (20.502%)  route 11.578ns (79.498%))
  Logic Levels:           16  (LUT5=5 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.501    13.165    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X72Y44         LUT5 (Prop_lut5_I1_O)        0.124    13.289 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__39/O
                         net (fo=1, routed)           0.338    13.627    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7_1
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.727     8.706    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/clk
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/C
                         clock pessimism              0.480     9.187    
                         clock uncertainty           -0.074     9.112    
    SLICE_X72Y44         FDRE (Setup_fdre_C_D)       -0.067     9.045    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 2.986ns (20.838%)  route 11.344ns (79.162%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.707    12.371    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y63         LUT3 (Prop_lut3_I2_O)        0.124    12.495 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11/O
                         net (fo=1, routed)           0.898    13.393    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11_n_0
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X69Y51         FDRE (Setup_fdre_C_D)       -0.081     8.818    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.567ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.375ns  (logic 2.986ns (20.773%)  route 11.389ns (79.227%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.129    12.794    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X67Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.918 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__10/O
                         net (fo=1, routed)           0.519    13.438    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10_1
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X66Y51         FDRE (Setup_fdre_C_D)       -0.028     8.871    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                 -4.567    

Slack (VIOLATED) :        -4.556ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 2.986ns (20.608%)  route 11.503ns (79.392%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.170    12.835    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/nandOut
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    12.959 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/out_rep_i_1__68/O
                         net (fo=1, routed)           0.593    13.552    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10_1
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.678     8.657    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)       -0.067     8.996    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                 -4.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.267    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.267    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X75Y49     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y51     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y54     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y49     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y43     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y43     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y44     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y47     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.859ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.072ns (29.738%)  route 2.533ns (70.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 23.475 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          1.023     2.680    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.496    23.475    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/C
                         clock pessimism              0.577    24.052    
                         clock uncertainty           -0.085    23.967    
    SLICE_X40Y134        FDRE (Setup_fdre_C_R)       -0.429    23.538    design_1_i/vga_engine_0/inst/vctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.538    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 20.859    

Slack (MET) :             21.000ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.072ns (30.965%)  route 2.390ns (69.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 23.474 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.880     2.537    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.495    23.474    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.577    24.051    
                         clock uncertainty           -0.085    23.966    
    SLICE_X41Y133        FDRE (Setup_fdre_C_R)       -0.429    23.537    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.537    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 21.000    

Slack (MET) :             21.019ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.085    23.962    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.533    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.019    

Slack (MET) :             21.019ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.085    23.962    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.533    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.019    

Slack (MET) :             21.019ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.085    23.962    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.533    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.019    

Slack (MET) :             21.019ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.085    23.962    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.533    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.019    

Slack (MET) :             21.139ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.085    23.987    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.558    design_1_i/vga_engine_0/inst/hctr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.558    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.139    

Slack (MET) :             21.139ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.085    23.987    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.558    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.558    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.139    

Slack (MET) :             21.301ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.842ns (26.652%)  route 2.317ns (73.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.592     2.231    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.491    23.470    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/C
                         clock pessimism              0.576    24.046    
                         clock uncertainty           -0.085    23.961    
    SLICE_X45Y132        FDRE (Setup_fdre_C_R)       -0.429    23.532    design_1_i/vga_engine_0/inst/hctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                 21.301    

Slack (MET) :             21.313ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.842ns (26.745%)  route 2.306ns (73.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581     2.220    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.085    23.962    
    SLICE_X44Y133        FDRE (Setup_fdre_C_R)       -0.429    23.533    design_1_i/vga_engine_0/inst/hctr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                 21.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.222%)  route 0.140ns (49.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.140    -0.325    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.824    -0.849    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.070    -0.504    design_1_i/vga_engine_0/inst/bit_selector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.349%)  route 0.163ns (46.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[0]/Q
                         net (fo=11, routed)          0.163    -0.304    design_1_i/vga_engine_0/inst/vctr_reg[0]
    SLICE_X41Y133        LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  design_1_i/vga_engine_0/inst/vctr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/vga_engine_0/inst/vctr[6]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.092    -0.501    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.610%)  route 0.168ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.298    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/vga_engine_0/inst/hctr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/vga_engine_0/inst/p_0_in[5]
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.092    -0.501    design_1_i/vga_engine_0/inst/hctr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.631%)  route 0.167ns (47.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[7]/Q
                         net (fo=9, routed)           0.167    -0.299    design_1_i/vga_engine_0/inst/hctr_reg[7]
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  design_1_i/vga_engine_0/inst/hctr[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/vga_engine_0/inst/p_0_in[10]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.515    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.968%)  route 0.128ns (36.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/vga_engine_0/inst/hctr_reg[8]/Q
                         net (fo=7, routed)           0.128    -0.351    design_1_i/vga_engine_0/inst/hctr_reg[8]
    SLICE_X43Y133        LUT6 (Prop_lut6_I5_O)        0.099    -0.252 r  design_1_i/vga_engine_0/inst/hctr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/vga_engine_0/inst/p_0_in[9]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.515    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[2]/Q
                         net (fo=15, routed)          0.193    -0.274    design_1_i/vga_engine_0/inst/vctr_reg[2]
    SLICE_X39Y133        LUT4 (Prop_lut4_I3_O)        0.042    -0.232 r  design_1_i/vga_engine_0/inst/vctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/vga_engine_0/inst/p_0_in__0[3]
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                         clock pessimism              0.239    -0.607    
    SLICE_X39Y133        FDRE (Hold_fdre_C_D)         0.107    -0.500    design_1_i/vga_engine_0/inst/vctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[2]/Q
                         net (fo=7, routed)           0.195    -0.272    design_1_i/vga_engine_0/inst/hctr_reg__0[2]
    SLICE_X44Y133        LUT4 (Prop_lut4_I1_O)        0.042    -0.230 r  design_1_i/vga_engine_0/inst/hctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/vga_engine_0/inst/hctr[3]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.107    -0.500    design_1_i/vga_engine_0/inst/hctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.193%)  route 0.203ns (51.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  design_1_i/vga_engine_0/inst/hctr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/vga_engine_0/inst/hctr[8]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.107    -0.486    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.268    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y134        LUT2 (Prop_lut2_I0_O)        0.042    -0.226 r  design_1_i/vga_engine_0/inst/hctr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/vga_engine_0/inst/p_0_in[1]
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.826    -0.847    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.241    -0.606    
    SLICE_X44Y134        FDRE (Hold_fdre_C_D)         0.107    -0.499    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.793%)  route 0.203ns (52.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT4 (Prop_lut4_I1_O)        0.045    -0.218 r  design_1_i/vga_engine_0/inst/hctr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/vga_engine_0/inst/hctr[7]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.091    -0.502    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y134    design_1_i/vga_engine_0/inst/hctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X43Y133    design_1_i/vga_engine_0/inst/hctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y134    design_1_i/vga_engine_0/inst/hctr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y134    design_1_i/vga_engine_0/inst/active_pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y133    design_1_i/vga_engine_0/inst/bit_selector_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :        16920  Failing Endpoints,  Worst Slack       -4.689ns,  Total Violation   -47911.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.689ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 2.986ns (20.342%)  route 11.693ns (79.658%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.225    12.890    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/nandOut
    SLICE_X72Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.014 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_rep_i_1__77/O
                         net (fo=1, routed)           0.729    13.742    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6_1
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.728     8.707    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/clk
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/C
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.074     9.114    
    SLICE_X73Y48         FDRE (Setup_fdre_C_D)       -0.061     9.053    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -4.689    

Slack (VIOLATED) :        -4.680ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 2.986ns (20.434%)  route 11.627ns (79.566%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.547    13.212    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.336 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14/O
                         net (fo=1, routed)           0.340    13.676    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14_n_0
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.677     8.656    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/C
                         clock pessimism              0.480     9.137    
                         clock uncertainty           -0.074     9.063    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.067     8.996    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 -4.680    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 2.986ns (20.517%)  route 11.568ns (79.483%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.150    12.815    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X77Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.939 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21/O
                         net (fo=1, routed)           0.678    13.617    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21_n_0
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.596     8.576    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/C
                         clock pessimism              0.480     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X76Y57         FDRE (Setup_fdre_C_D)       -0.028     8.955    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 2.986ns (20.691%)  route 11.446ns (79.309%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.113    12.777    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__8/O
                         net (fo=1, routed)           0.593    13.495    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8_1
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.900    
    SLICE_X71Y52         FDRE (Setup_fdre_C_D)       -0.067     8.833    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.647ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.426ns  (logic 2.986ns (20.699%)  route 11.440ns (79.301%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.882    12.546    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.670 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43/O
                         net (fo=1, routed)           0.818    13.489    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43_n_0
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/clk
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.900    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.058     8.842    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                 -4.647    

Slack (VIOLATED) :        -4.621ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 2.986ns (20.618%)  route 11.496ns (79.382%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.980    12.645    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y54         LUT4 (Prop_lut4_I1_O)        0.124    12.769 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__4/O
                         net (fo=1, routed)           0.776    13.545    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4_1
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.595     8.575    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.982    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)       -0.058     8.924    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                 -4.621    

Slack (VIOLATED) :        -4.581ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.564ns  (logic 2.986ns (20.502%)  route 11.578ns (79.498%))
  Logic Levels:           16  (LUT5=5 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.501    13.165    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X72Y44         LUT5 (Prop_lut5_I1_O)        0.124    13.289 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__39/O
                         net (fo=1, routed)           0.338    13.627    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7_1
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.727     8.706    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/clk
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/C
                         clock pessimism              0.480     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X72Y44         FDRE (Setup_fdre_C_D)       -0.067     9.046    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                 -4.581    

Slack (VIOLATED) :        -4.574ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 2.986ns (20.838%)  route 11.344ns (79.162%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.707    12.371    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y63         LUT3 (Prop_lut3_I2_O)        0.124    12.495 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11/O
                         net (fo=1, routed)           0.898    13.393    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11_n_0
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.900    
    SLICE_X69Y51         FDRE (Setup_fdre_C_D)       -0.081     8.819    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 -4.574    

Slack (VIOLATED) :        -4.566ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.375ns  (logic 2.986ns (20.773%)  route 11.389ns (79.227%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.129    12.794    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X67Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.918 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__10/O
                         net (fo=1, routed)           0.519    13.438    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10_1
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.900    
    SLICE_X66Y51         FDRE (Setup_fdre_C_D)       -0.028     8.872    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                 -4.566    

Slack (VIOLATED) :        -4.555ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 2.986ns (20.608%)  route 11.503ns (79.392%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.170    12.835    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/nandOut
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    12.959 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/out_rep_i_1__68/O
                         net (fo=1, routed)           0.593    13.552    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10_1
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.678     8.657    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     9.138    
                         clock uncertainty           -0.074     9.064    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)       -0.067     8.997    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                 -4.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.270    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.271    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.267    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.577    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.267    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X75Y49     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y51     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y54     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y49     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y43     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y43     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y44     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y47     design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y73     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X80Y68     design_1_i/Computer_0/inst/inst3/inst7/mem_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.856ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.072ns (29.738%)  route 2.533ns (70.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 23.475 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          1.023     2.680    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.496    23.475    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/C
                         clock pessimism              0.577    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X40Y134        FDRE (Setup_fdre_C_R)       -0.429    23.536    design_1_i/vga_engine_0/inst/vctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 20.856    

Slack (MET) :             20.998ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.072ns (30.965%)  route 2.390ns (69.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 23.474 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.880     2.537    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.495    23.474    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.577    24.051    
                         clock uncertainty           -0.087    23.964    
    SLICE_X41Y133        FDRE (Setup_fdre_C_R)       -0.429    23.535    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.535    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 20.998    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.556    design_1_i/vga_engine_0/inst/hctr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.556    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.137    

Slack (MET) :             21.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.556    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.556    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.137    

Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.842ns (26.652%)  route 2.317ns (73.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.592     2.231    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.491    23.470    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/C
                         clock pessimism              0.576    24.046    
                         clock uncertainty           -0.087    23.959    
    SLICE_X45Y132        FDRE (Setup_fdre_C_R)       -0.429    23.530    design_1_i/vga_engine_0/inst/hctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.842ns (26.745%)  route 2.306ns (73.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581     2.220    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X44Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                 21.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.222%)  route 0.140ns (49.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.140    -0.325    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.824    -0.849    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.087    -0.487    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.070    -0.417    design_1_i/vga_engine_0/inst/bit_selector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.349%)  route 0.163ns (46.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[0]/Q
                         net (fo=11, routed)          0.163    -0.304    design_1_i/vga_engine_0/inst/vctr_reg[0]
    SLICE_X41Y133        LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  design_1_i/vga_engine_0/inst/vctr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/vga_engine_0/inst/vctr[6]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.092    -0.414    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.610%)  route 0.168ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.298    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/vga_engine_0/inst/hctr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/vga_engine_0/inst/p_0_in[5]
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.092    -0.414    design_1_i/vga_engine_0/inst/hctr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.631%)  route 0.167ns (47.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[7]/Q
                         net (fo=9, routed)           0.167    -0.299    design_1_i/vga_engine_0/inst/hctr_reg[7]
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  design_1_i/vga_engine_0/inst/hctr[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/vga_engine_0/inst/p_0_in[10]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.428    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.968%)  route 0.128ns (36.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/vga_engine_0/inst/hctr_reg[8]/Q
                         net (fo=7, routed)           0.128    -0.351    design_1_i/vga_engine_0/inst/hctr_reg[8]
    SLICE_X43Y133        LUT6 (Prop_lut6_I5_O)        0.099    -0.252 r  design_1_i/vga_engine_0/inst/hctr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/vga_engine_0/inst/p_0_in[9]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.428    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[2]/Q
                         net (fo=15, routed)          0.193    -0.274    design_1_i/vga_engine_0/inst/vctr_reg[2]
    SLICE_X39Y133        LUT4 (Prop_lut4_I3_O)        0.042    -0.232 r  design_1_i/vga_engine_0/inst/vctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/vga_engine_0/inst/p_0_in__0[3]
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X39Y133        FDRE (Hold_fdre_C_D)         0.107    -0.413    design_1_i/vga_engine_0/inst/vctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[2]/Q
                         net (fo=7, routed)           0.195    -0.272    design_1_i/vga_engine_0/inst/hctr_reg__0[2]
    SLICE_X44Y133        LUT4 (Prop_lut4_I1_O)        0.042    -0.230 r  design_1_i/vga_engine_0/inst/hctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/vga_engine_0/inst/hctr[3]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.107    -0.413    design_1_i/vga_engine_0/inst/hctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.193%)  route 0.203ns (51.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  design_1_i/vga_engine_0/inst/hctr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/vga_engine_0/inst/hctr[8]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.107    -0.399    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.268    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y134        LUT2 (Prop_lut2_I0_O)        0.042    -0.226 r  design_1_i/vga_engine_0/inst/hctr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/vga_engine_0/inst/p_0_in[1]
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.826    -0.847    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.087    -0.519    
    SLICE_X44Y134        FDRE (Hold_fdre_C_D)         0.107    -0.412    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.793%)  route 0.203ns (52.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT4 (Prop_lut4_I1_O)        0.045    -0.218 r  design_1_i/vga_engine_0/inst/hctr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/vga_engine_0/inst/hctr[7]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.091    -0.415    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :        16920  Failing Endpoints,  Worst Slack       -4.690ns,  Total Violation   -47925.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 2.986ns (20.342%)  route 11.693ns (79.658%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.225    12.890    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/nandOut
    SLICE_X72Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.014 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_rep_i_1__77/O
                         net (fo=1, routed)           0.729    13.742    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6_1
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.728     8.707    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/clk
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/C
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.074     9.113    
    SLICE_X73Y48         FDRE (Setup_fdre_C_D)       -0.061     9.052    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.681ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 2.986ns (20.434%)  route 11.627ns (79.566%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.547    13.212    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.336 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14/O
                         net (fo=1, routed)           0.340    13.676    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14_n_0
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.677     8.656    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/C
                         clock pessimism              0.480     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.067     8.995    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 -4.681    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 2.986ns (20.517%)  route 11.568ns (79.483%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.150    12.815    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X77Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.939 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21/O
                         net (fo=1, routed)           0.678    13.617    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21_n_0
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.596     8.576    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/C
                         clock pessimism              0.480     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X76Y57         FDRE (Setup_fdre_C_D)       -0.028     8.954    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 2.986ns (20.691%)  route 11.446ns (79.309%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.113    12.777    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__8/O
                         net (fo=1, routed)           0.593    13.495    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8_1
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X71Y52         FDRE (Setup_fdre_C_D)       -0.067     8.832    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.648ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.426ns  (logic 2.986ns (20.699%)  route 11.440ns (79.301%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.882    12.546    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.670 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43/O
                         net (fo=1, routed)           0.818    13.489    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43_n_0
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/clk
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.058     8.841    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                 -4.648    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 2.986ns (20.618%)  route 11.496ns (79.382%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.980    12.645    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y54         LUT4 (Prop_lut4_I1_O)        0.124    12.769 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__4/O
                         net (fo=1, routed)           0.776    13.545    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4_1
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.595     8.575    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)       -0.058     8.923    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.564ns  (logic 2.986ns (20.502%)  route 11.578ns (79.498%))
  Logic Levels:           16  (LUT5=5 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.501    13.165    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X72Y44         LUT5 (Prop_lut5_I1_O)        0.124    13.289 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__39/O
                         net (fo=1, routed)           0.338    13.627    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7_1
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.727     8.706    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/clk
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/C
                         clock pessimism              0.480     9.187    
                         clock uncertainty           -0.074     9.112    
    SLICE_X72Y44         FDRE (Setup_fdre_C_D)       -0.067     9.045    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 2.986ns (20.838%)  route 11.344ns (79.162%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.707    12.371    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y63         LUT3 (Prop_lut3_I2_O)        0.124    12.495 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11/O
                         net (fo=1, routed)           0.898    13.393    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11_n_0
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X69Y51         FDRE (Setup_fdre_C_D)       -0.081     8.818    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.567ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.375ns  (logic 2.986ns (20.773%)  route 11.389ns (79.227%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.129    12.794    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X67Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.918 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__10/O
                         net (fo=1, routed)           0.519    13.438    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10_1
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X66Y51         FDRE (Setup_fdre_C_D)       -0.028     8.871    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                 -4.567    

Slack (VIOLATED) :        -4.556ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 2.986ns (20.608%)  route 11.503ns (79.392%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.170    12.835    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/nandOut
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    12.959 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/out_rep_i_1__68/O
                         net (fo=1, routed)           0.593    13.552    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10_1
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.678     8.657    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)       -0.067     8.996    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                 -4.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.193    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.193    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.011    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.856ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.072ns (29.738%)  route 2.533ns (70.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 23.475 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          1.023     2.680    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.496    23.475    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X40Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[1]/C
                         clock pessimism              0.577    24.052    
                         clock uncertainty           -0.087    23.965    
    SLICE_X40Y134        FDRE (Setup_fdre_C_R)       -0.429    23.536    design_1_i/vga_engine_0/inst/vctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.536    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 20.856    

Slack (MET) :             20.998ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.072ns (30.965%)  route 2.390ns (69.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 23.474 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.615    -0.925    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.506 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          1.074     0.568    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X39Y134        LUT4 (Prop_lut4_I0_O)        0.327     0.895 r  design_1_i/vga_engine_0/inst/vctr[9]_i_5/O
                         net (fo=1, routed)           0.436     1.331    design_1_i/vga_engine_0/inst/vctr[9]_i_5_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.326     1.657 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.880     2.537    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.495    23.474    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.577    24.051    
                         clock uncertainty           -0.087    23.964    
    SLICE_X41Y133        FDRE (Setup_fdre_C_R)       -0.429    23.535    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.535    
                         arrival time                          -2.537    
  -------------------------------------------------------------------
                         slack                                 20.998    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.016ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.842ns (24.457%)  route 2.601ns (75.543%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875     2.515    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                 21.016    

Slack (MET) :             21.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.556    design_1_i/vga_engine_0/inst/hctr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.556    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.137    

Slack (MET) :             21.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.154%)  route 2.505ns (74.846%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 23.472 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780     2.419    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    23.472    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.600    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X44Y134        FDRE (Setup_fdre_C_R)       -0.429    23.556    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.556    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 21.137    

Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.842ns (26.652%)  route 2.317ns (73.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.592     2.231    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.491    23.470    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/C
                         clock pessimism              0.576    24.046    
                         clock uncertainty           -0.087    23.959    
    SLICE_X45Y132        FDRE (Setup_fdre_C_R)       -0.429    23.530    design_1_i/vga_engine_0/inst/hctr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.311ns  (required time - arrival time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.842ns (26.745%)  route 2.306ns (73.255%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 23.471 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.612    -0.928    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.509 r  design_1_i/vga_engine_0/inst/hctr_reg[1]/Q
                         net (fo=8, routed)           1.056     0.547    design_1_i/vga_engine_0/inst/hctr_reg__0[1]
    SLICE_X45Y133        LUT5 (Prop_lut5_I1_O)        0.299     0.846 r  design_1_i/vga_engine_0/inst/hctr[10]_i_3/O
                         net (fo=6, routed)           0.669     1.515    design_1_i/vga_engine_0/inst/hctr[10]_i_3_n_0
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.124     1.639 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581     2.220    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    23.471    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                         clock pessimism              0.576    24.047    
                         clock uncertainty           -0.087    23.960    
    SLICE_X44Y133        FDRE (Setup_fdre_C_R)       -0.429    23.531    design_1_i/vga_engine_0/inst/hctr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.531    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                 21.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.222%)  route 0.140ns (49.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.140    -0.325    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.824    -0.849    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X47Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[0]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.087    -0.487    
    SLICE_X47Y133        FDRE (Hold_fdre_C_D)         0.070    -0.417    design_1_i/vga_engine_0/inst/bit_selector_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.349%)  route 0.163ns (46.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[0]/Q
                         net (fo=11, routed)          0.163    -0.304    design_1_i/vga_engine_0/inst/vctr_reg[0]
    SLICE_X41Y133        LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  design_1_i/vga_engine_0/inst/vctr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/vga_engine_0/inst/vctr[6]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.092    -0.414    design_1_i/vga_engine_0/inst/vctr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.610%)  route 0.168ns (47.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.168    -0.298    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  design_1_i/vga_engine_0/inst/hctr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/vga_engine_0/inst/p_0_in[5]
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.092    -0.414    design_1_i/vga_engine_0/inst/hctr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.631%)  route 0.167ns (47.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[7]/Q
                         net (fo=9, routed)           0.167    -0.299    design_1_i/vga_engine_0/inst/hctr_reg[7]
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  design_1_i/vga_engine_0/inst/hctr[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/vga_engine_0/inst/p_0_in[10]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.428    design_1_i/vga_engine_0/inst/hctr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.968%)  route 0.128ns (36.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/vga_engine_0/inst/hctr_reg[8]/Q
                         net (fo=7, routed)           0.128    -0.351    design_1_i/vga_engine_0/inst/hctr_reg[8]
    SLICE_X43Y133        LUT6 (Prop_lut6_I5_O)        0.099    -0.252 r  design_1_i/vga_engine_0/inst/hctr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    design_1_i/vga_engine_0/inst/p_0_in[9]
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.092    -0.428    design_1_i/vga_engine_0/inst/hctr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/vctr_reg[2]/Q
                         net (fo=15, routed)          0.193    -0.274    design_1_i/vga_engine_0/inst/vctr_reg[2]
    SLICE_X39Y133        LUT4 (Prop_lut4_I3_O)        0.042    -0.232 r  design_1_i/vga_engine_0/inst/vctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/vga_engine_0/inst/p_0_in__0[3]
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                         clock pessimism              0.239    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X39Y133        FDRE (Hold_fdre_C_D)         0.107    -0.413    design_1_i/vga_engine_0/inst/vctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[2]/Q
                         net (fo=7, routed)           0.195    -0.272    design_1_i/vga_engine_0/inst/hctr_reg__0[2]
    SLICE_X44Y133        LUT4 (Prop_lut4_I1_O)        0.042    -0.230 r  design_1_i/vga_engine_0/inst/hctr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/vga_engine_0/inst/hctr[3]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.087    -0.520    
    SLICE_X44Y133        FDRE (Hold_fdre_C_D)         0.107    -0.413    design_1_i/vga_engine_0/inst/hctr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.193%)  route 0.203ns (51.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT5 (Prop_lut5_I4_O)        0.048    -0.215 r  design_1_i/vga_engine_0/inst/hctr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    design_1_i/vga_engine_0/inst/hctr[8]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.107    -0.399    design_1_i/vga_engine_0/inst/hctr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/hctr_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.268    design_1_i/vga_engine_0/inst/hctr_reg__0[0]
    SLICE_X44Y134        LUT2 (Prop_lut2_I0_O)        0.042    -0.226 r  design_1_i/vga_engine_0/inst/hctr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/vga_engine_0/inst/p_0_in[1]
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.826    -0.847    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C
                         clock pessimism              0.241    -0.606    
                         clock uncertainty            0.087    -0.519    
    SLICE_X44Y134        FDRE (Hold_fdre_C_D)         0.107    -0.412    design_1_i/vga_engine_0/inst/hctr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.793%)  route 0.203ns (52.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[5]/Q
                         net (fo=13, routed)          0.203    -0.263    design_1_i/vga_engine_0/inst/hctr_reg[5]
    SLICE_X43Y133        LUT4 (Prop_lut4_I1_O)        0.045    -0.218 r  design_1_i/vga_engine_0/inst/hctr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/vga_engine_0/inst/hctr[7]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.848    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.087    -0.506    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.091    -0.415    design_1_i/vga_engine_0/inst/hctr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :        16920  Failing Endpoints,  Worst Slack       -4.690ns,  Total Violation   -47925.441ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 2.986ns (20.342%)  route 11.693ns (79.658%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.225    12.890    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/nandOut
    SLICE_X72Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.014 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_rep_i_1__77/O
                         net (fo=1, routed)           0.729    13.742    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6_1
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.728     8.707    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/clk
    SLICE_X73Y48         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6/C
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.074     9.113    
    SLICE_X73Y48         FDRE (Setup_fdre_C_D)       -0.061     9.052    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst4/inst2/out_reg_rep__6
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.681ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.613ns  (logic 2.986ns (20.434%)  route 11.627ns (79.566%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.547    13.212    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.336 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14/O
                         net (fo=1, routed)           0.340    13.676    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__14_n_0
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.677     8.656    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2/C
                         clock pessimism              0.480     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.067     8.995    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__2
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 -4.681    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 2.986ns (20.517%)  route 11.568ns (79.483%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.150    12.815    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X77Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.939 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21/O
                         net (fo=1, routed)           0.678    13.617    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__21_n_0
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.596     8.576    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X76Y57         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9/C
                         clock pessimism              0.480     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X76Y57         FDRE (Setup_fdre_C_D)       -0.028     8.954    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep__9
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.663ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.432ns  (logic 2.986ns (20.691%)  route 11.446ns (79.309%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.113    12.777    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y52         LUT4 (Prop_lut4_I1_O)        0.124    12.901 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__8/O
                         net (fo=1, routed)           0.593    13.495    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8_1
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X71Y52         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X71Y52         FDRE (Setup_fdre_C_D)       -0.067     8.832    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__8
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                 -4.663    

Slack (VIOLATED) :        -4.648ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.426ns  (logic 2.986ns (20.699%)  route 11.440ns (79.301%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.882    12.546    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.670 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43/O
                         net (fo=1, routed)           0.818    13.489    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__43_n_0
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/clk
    SLICE_X65Y50         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.058     8.841    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                         -13.489    
  -------------------------------------------------------------------
                         slack                                 -4.648    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 2.986ns (20.618%)  route 11.496ns (79.382%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.980    12.645    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X71Y54         LUT4 (Prop_lut4_I1_O)        0.124    12.769 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__4/O
                         net (fo=1, routed)           0.776    13.545    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4_1
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.595     8.575    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/C
                         clock pessimism              0.480     9.055    
                         clock uncertainty           -0.074     8.981    
    SLICE_X72Y54         FDRE (Setup_fdre_C_D)       -0.058     8.923    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                 -4.622    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.564ns  (logic 2.986ns (20.502%)  route 11.578ns (79.498%))
  Logic Levels:           16  (LUT5=5 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.501    13.165    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X72Y44         LUT5 (Prop_lut5_I1_O)        0.124    13.289 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__39/O
                         net (fo=1, routed)           0.338    13.627    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7_1
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.727     8.706    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/clk
    SLICE_X72Y44         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7/C
                         clock pessimism              0.480     9.187    
                         clock uncertainty           -0.074     9.112    
    SLICE_X72Y44         FDRE (Setup_fdre_C_D)       -0.067     9.045    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst3/inst2/out_reg_rep__7
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.330ns  (logic 2.986ns (20.838%)  route 11.344ns (79.162%))
  Logic Levels:           16  (LUT3=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          0.707    12.371    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/nandOut
    SLICE_X69Y63         LUT3 (Prop_lut3_I2_O)        0.124    12.495 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11/O
                         net (fo=1, routed)           0.898    13.393    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_rep_i_1__11_n_0
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/clk
    SLICE_X69Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X69Y51         FDRE (Setup_fdre_C_D)       -0.081     8.818    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst1/inst2/out_reg_rep
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.567ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.375ns  (logic 2.986ns (20.773%)  route 11.389ns (79.227%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.129    12.794    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_265
    SLICE_X67Y51         LUT4 (Prop_lut4_I1_O)        0.124    12.918 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_rep_i_1__10/O
                         net (fo=1, routed)           0.519    13.438    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10_1
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.513     8.493    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X66Y51         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X66Y51         FDRE (Setup_fdre_C_D)       -0.028     8.871    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                 -4.567    

Slack (VIOLATED) :        -4.556ns  (required time - arrival time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 2.986ns (20.608%)  route 11.503ns (79.392%))
  Logic Levels:           16  (LUT5=4 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 8.657 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.603    -0.937    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.481 r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica/Q
                         net (fo=1330, routed)        1.960     1.479    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/A2
    SLICE_X62Y99         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     1.603 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000     1.603    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/SPO0
    SLICE_X62Y99         MUXF7 (Prop_muxf7_I0_O)      0.241     1.844 f  design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3/F7.SP/O
                         net (fo=1, routed)           1.193     3.037    design_1_i/Screen_0/inst/ram_reg_3968_4095_3_3_n_1
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.298     3.335 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.335    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_24_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     3.552 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.552    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_10_n_0
    SLICE_X65Y103        MUXF8 (Prop_muxf8_I1_O)      0.094     3.646 f  design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.016     4.662    design_1_i/Screen_0/inst/out_a[3]_INST_0_i_3_n_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I3_O)        0.316     4.978 f  design_1_i/Screen_0/inst/out_a[3]_INST_0/O
                         net (fo=1, routed)           1.029     6.007    design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/out_a[0]
    SLICE_X69Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.131 r  design_1_i/Computer_0/inst/inst2/inst6/inst14/inst2/in_a[3]_INST_0_i_4_comp/O
                         net (fo=3, routed)           0.466     6.597    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/nandOut_9
    SLICE_X69Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.721 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20/O
                         net (fo=1, routed)           1.017     7.738    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_20_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.862 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.162     8.024    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_14_n_0
    SLICE_X68Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.148 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_9/O
                         net (fo=2, routed)           0.585     8.733    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c6
    SLICE_X68Y64         LUT5 (Prop_lut5_I0_O)        0.124     8.857 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.702     9.559    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c8
    SLICE_X69Y64         LUT5 (Prop_lut5_I0_O)        0.124     9.683 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.330    10.013    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/inst10/inst8/c10
    SLICE_X68Y63         LUT5 (Prop_lut5_I0_O)        0.124    10.137 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/in_a[10]_INST_0/O
                         net (fo=385, routed)         0.658    10.795    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_reg_272
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4/O
                         net (fo=1, routed)           0.622    11.541    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_4_n_0
    SLICE_X67Y63         LUT5 (Prop_lut5_I3_O)        0.124    11.665 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst5/inst2/out_i_2_comp/O
                         net (fo=94, routed)          1.170    12.835    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/nandOut
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    12.959 r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst11/inst2/out_rep_i_1__68/O
                         net (fo=1, routed)           0.593    13.552    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10_1
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.678     8.657    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/clk
    SLICE_X65Y47         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10/C
                         clock pessimism              0.480     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)       -0.067     8.996    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst13/inst2/out_reg_rep__10
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                 -4.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.831%)  route 0.264ns (65.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.264    -0.189    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/A1
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/WCLK
    SLICE_X12Y65         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y65         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.196    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_14592_14847_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.570    -0.594    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y66         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__1_replica_3/Q
                         net (fo=8, routed)           0.265    -0.188    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/A1
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.839    -0.834    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/WCLK
    SLICE_X12Y66         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X12Y66         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.197    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_15104_15359_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A/CLK
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.193    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.232%)  route 0.271ns (65.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.571    -0.593    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__2_replica_2/Q
                         net (fo=8, routed)           0.271    -0.181    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/A0
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/WCLK
    SLICE_X30Y55         RAMS64E                                      r  design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B/CLK
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X30Y55         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.193    design_1_i/Computer_0/inst/inst3/inst7/mem_reg_3840_4095_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.011    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.239ns  (logic 5.752ns (9.710%)  route 53.487ns (90.290%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.636    54.776    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    58.315 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    58.315    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.095ns  (logic 5.749ns (9.729%)  route 53.345ns (90.271%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.495    54.635    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    58.171 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    58.171    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.955ns  (logic 5.760ns (9.771%)  route 53.194ns (90.229%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.344    54.484    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    58.030 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    58.030    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.804ns  (logic 5.760ns (9.796%)  route 53.043ns (90.204%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.193    54.333    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    57.880 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    57.880    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.651ns  (logic 5.759ns (9.818%)  route 52.892ns (90.182%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.042    54.182    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    57.727 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    57.727    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.307ns  (logic 5.762ns (9.883%)  route 52.545ns (90.117%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.695    53.835    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    57.383 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    57.383    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.170ns  (logic 5.766ns (9.912%)  route 52.404ns (90.088%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.554    53.694    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    57.245 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    57.245    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.011ns  (logic 5.768ns (9.943%)  route 52.243ns (90.057%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.393    53.533    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    57.087 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    57.087    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.404ns (48.461%)  route 4.683ns (51.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.611    -0.929    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.510 f  design_1_i/vga_engine_0/inst/hctr_reg[4]/Q
                         net (fo=11, routed)          1.292     0.782    design_1_i/vga_engine_0/inst/hctr_reg[4]
    SLICE_X43Y134        LUT4 (Prop_lut4_I0_O)        0.296     1.078 r  design_1_i/vga_engine_0/inst/hsync_INST_0_i_1/O
                         net (fo=1, routed)           0.670     1.749    design_1_i/vga_engine_0/inst/hsync_INST_0_i_1_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I1_O)        0.124     1.873 r  design_1_i/vga_engine_0/inst/hsync_INST_0/O
                         net (fo=1, routed)           2.720     4.593    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.158 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.158    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.405ns (48.886%)  route 4.606ns (51.114%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.505 f  design_1_i/vga_engine_0/inst/vctr_reg[9]/Q
                         net (fo=5, routed)           0.989     0.484    design_1_i/vga_engine_0/inst/vctr_reg[9]
    SLICE_X41Y133        LUT3 (Prop_lut3_I0_O)        0.297     0.781 r  design_1_i/vga_engine_0/inst/vsync_INST_0_i_1/O
                         net (fo=1, routed)           0.789     1.570    design_1_i/vga_engine_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I2_O)        0.124     1.694 r  design_1_i/vga_engine_0/inst/vsync_INST_0/O
                         net (fo=1, routed)           2.828     4.522    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.087 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.087    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.493ns (58.860%)  route 1.043ns (41.140%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          0.191    -0.288    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X40Y134        LUT6 (Prop_lut6_I1_O)        0.099    -0.189 r  design_1_i/vga_engine_0/inst/vsync_INST_0/O
                         net (fo=1, routed)           0.852     0.663    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.929 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.929    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.451ns (57.122%)  route 1.089ns (42.878%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[7]/Q
                         net (fo=9, routed)           0.274    -0.192    design_1_i/vga_engine_0/inst/hctr_reg[7]
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.045    -0.147 r  design_1_i/vga_engine_0/inst/hsync_INST_0/O
                         net (fo=1, routed)           0.815     0.668    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.933 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.933    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.440ns (55.438%)  route 1.158ns (44.562%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.717     0.737    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.991 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.991    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/active_pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.365ns (51.354%)  route 1.293ns (48.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/active_pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/active_pixel_reg/Q
                         net (fo=5, routed)           1.293     0.828    B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.053 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.053    B[2]
    D7                                                                r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.438ns (53.847%)  route 1.233ns (46.153%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.792     0.812    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.064 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.064    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.435ns (52.704%)  route 1.288ns (47.296%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.847     0.867    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.116 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.116    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/active_pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.393ns (48.599%)  route 1.473ns (51.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/active_pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/active_pixel_reg/Q
                         net (fo=5, routed)           1.473     1.008    B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.260 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.260    B[1]
    C7                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.431ns (49.849%)  route 1.440ns (50.150%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.999     1.019    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.264 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.264    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/active_pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.393ns (48.378%)  route 1.487ns (51.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/active_pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/active_pixel_reg/Q
                         net (fo=5, routed)           1.487     1.021    B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.274 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.274    B[3]
    D8                                                                r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.938ns  (logic 1.433ns (48.779%)  route 1.505ns (51.221%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.064     1.084    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.331 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.331    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.239ns  (logic 5.752ns (9.710%)  route 53.487ns (90.290%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.636    54.776    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    58.315 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    58.315    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.095ns  (logic 5.749ns (9.729%)  route 53.345ns (90.271%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.495    54.635    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    58.171 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    58.171    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.955ns  (logic 5.760ns (9.771%)  route 53.194ns (90.229%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.344    54.484    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    58.030 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    58.030    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.804ns  (logic 5.760ns (9.796%)  route 53.043ns (90.204%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.193    54.333    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    57.880 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    57.880    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.651ns  (logic 5.759ns (9.818%)  route 52.892ns (90.182%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.042    54.182    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    57.727 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    57.727    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.307ns  (logic 5.762ns (9.883%)  route 52.545ns (90.117%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.695    53.835    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    57.383 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    57.383    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.170ns  (logic 5.766ns (9.912%)  route 52.404ns (90.088%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.554    53.694    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    57.245 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    57.245    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.011ns  (logic 5.768ns (9.943%)  route 52.243ns (90.057%))
  Logic Levels:           11  (LUT6=6 MUXF7=2 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/vga_engine_0/inst/vctr_reg[4]/Q
                         net (fo=12, routed)          1.071     0.603    design_1_i/vga_engine_0/inst/vctr_reg[4]
    SLICE_X40Y134        LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.010     1.737    design_1_i/vga_engine_0/inst/ram_addr[11]_INST_0_i_1_n_0
    SLICE_X43Y132        LUT6 (Prop_lut6_I1_O)        0.124     1.861 r  design_1_i/vga_engine_0/inst/ram_addr[0]_INST_0/O
                         net (fo=2048, routed)       42.373    44.234    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPRA0
    SLICE_X88Y119        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    44.358 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/DPO1
    SLICE_X88Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    44.572 f  design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14/F7.DP/O
                         net (fo=1, routed)           1.296    45.868    design_1_i/Screen_0/inst/ram_reg_5888_6015_14_14_n_0
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.297    46.165 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    46.165    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_20_n_0
    SLICE_X85Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    46.382 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    46.382    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_8_n_0
    SLICE_X85Y110        MUXF8 (Prop_muxf8_I1_O)      0.094    46.476 f  design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.178    47.654    design_1_i/Screen_0/inst/out_b[14]_INST_0_i_2_n_0
    SLICE_X79Y110        LUT6 (Prop_lut6_I1_O)        0.316    47.970 f  design_1_i/Screen_0/inst/out_b[14]_INST_0/O
                         net (fo=1, routed)           1.413    49.383    design_1_i/vga_engine_0/inst/ram_data_in[14]
    SLICE_X64Y114        LUT6 (Prop_lut6_I1_O)        0.124    49.507 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.509    51.016    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_3_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I5_O)        0.124    51.140 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.393    53.533    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    57.087 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    57.087    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.404ns (48.461%)  route 4.683ns (51.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.611    -0.929    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.510 f  design_1_i/vga_engine_0/inst/hctr_reg[4]/Q
                         net (fo=11, routed)          1.292     0.782    design_1_i/vga_engine_0/inst/hctr_reg[4]
    SLICE_X43Y134        LUT4 (Prop_lut4_I0_O)        0.296     1.078 r  design_1_i/vga_engine_0/inst/hsync_INST_0_i_1/O
                         net (fo=1, routed)           0.670     1.749    design_1_i/vga_engine_0/inst/hsync_INST_0_i_1_n_0
    SLICE_X43Y134        LUT5 (Prop_lut5_I1_O)        0.124     1.873 r  design_1_i/vga_engine_0/inst/hsync_INST_0/O
                         net (fo=1, routed)           2.720     4.593    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.158 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.158    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.405ns (48.886%)  route 4.606ns (51.114%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.616    -0.924    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.419    -0.505 f  design_1_i/vga_engine_0/inst/vctr_reg[9]/Q
                         net (fo=5, routed)           0.989     0.484    design_1_i/vga_engine_0/inst/vctr_reg[9]
    SLICE_X41Y133        LUT3 (Prop_lut3_I0_O)        0.297     0.781 r  design_1_i/vga_engine_0/inst/vsync_INST_0_i_1/O
                         net (fo=1, routed)           0.789     1.570    design_1_i/vga_engine_0/inst/vsync_INST_0_i_1_n_0
    SLICE_X40Y134        LUT6 (Prop_lut6_I2_O)        0.124     1.694 r  design_1_i/vga_engine_0/inst/vsync_INST_0/O
                         net (fo=1, routed)           2.828     4.522    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.087 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.087    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/vctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.493ns (58.860%)  route 1.043ns (41.140%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  design_1_i/vga_engine_0/inst/vctr_reg[3]/Q
                         net (fo=14, routed)          0.191    -0.288    design_1_i/vga_engine_0/inst/vctr_reg[3]
    SLICE_X40Y134        LUT6 (Prop_lut6_I1_O)        0.099    -0.189 r  design_1_i/vga_engine_0/inst/vsync_INST_0/O
                         net (fo=1, routed)           0.852     0.663    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.929 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.929    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/hctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.451ns (57.122%)  route 1.089ns (42.878%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/hctr_reg[7]/Q
                         net (fo=9, routed)           0.274    -0.192    design_1_i/vga_engine_0/inst/hctr_reg[7]
    SLICE_X43Y134        LUT5 (Prop_lut5_I0_O)        0.045    -0.147 r  design_1_i/vga_engine_0/inst/hsync_INST_0/O
                         net (fo=1, routed)           0.815     0.668    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.933 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.933    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.440ns (55.438%)  route 1.158ns (44.562%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.717     0.737    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.991 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.991    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/active_pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.365ns (51.354%)  route 1.293ns (48.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/active_pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/active_pixel_reg/Q
                         net (fo=5, routed)           1.293     0.828    B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.053 r  B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.053    B[2]
    D7                                                                r  B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.438ns (53.847%)  route 1.233ns (46.153%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.792     0.812    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.064 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.064    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.435ns (52.704%)  route 1.288ns (47.296%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.847     0.867    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.116 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.116    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/active_pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.393ns (48.599%)  route 1.473ns (51.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/active_pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/active_pixel_reg/Q
                         net (fo=5, routed)           1.473     1.008    B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.260 r  B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.260    B[1]
    C7                                                                r  B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.431ns (49.849%)  route 1.440ns (50.150%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.999     1.019    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.264 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.264    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/active_pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.393ns (48.378%)  route 1.487ns (51.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.558    -0.606    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/active_pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/vga_engine_0/inst/active_pixel_reg/Q
                         net (fo=5, routed)           1.487     1.021    B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.274 r  B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.274    B[3]
    D8                                                                r  B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.938ns  (logic 1.433ns (48.779%)  route 1.505ns (51.221%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.557    -0.607    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/vga_engine_0/inst/bit_selector_reg[2]/Q
                         net (fo=2, routed)           0.441    -0.025    design_1_i/vga_engine_0/inst/bit_selector[2]
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.045     0.020 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.064     1.084    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.331 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.331    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.676ns  (logic 6.661ns (39.946%)  route 10.014ns (60.054%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.636    12.207    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    15.745 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.745    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.532ns  (logic 6.658ns (40.276%)  route 9.873ns (59.724%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.495    12.066    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    15.601 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.601    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.391ns  (logic 6.669ns (40.688%)  route 9.722ns (59.312%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.344    11.915    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.461 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.461    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.241ns  (logic 6.669ns (41.067%)  route 9.571ns (58.933%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.193    11.764    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.310 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.310    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.088ns  (logic 6.668ns (41.445%)  route 9.420ns (58.555%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.042    11.613    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    15.158 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.158    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.744ns  (logic 6.671ns (42.373%)  route 9.073ns (57.627%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.695    11.266    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    14.814 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.814    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.606ns  (logic 6.675ns (42.768%)  route 8.932ns (57.232%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.554    11.125    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.676 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.676    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.448ns  (logic 6.677ns (43.222%)  route 8.771ns (56.778%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.393    10.964    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    14.518 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.518    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.956ns  (logic 2.098ns (53.050%)  route 1.857ns (46.950%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.717     2.123    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.377 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.377    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.028ns  (logic 2.096ns (52.038%)  route 1.932ns (47.962%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.792     2.198    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.450 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.450    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.080ns  (logic 2.093ns (51.299%)  route 1.987ns (48.701%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.847     2.253    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.502 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.229ns  (logic 2.089ns (49.410%)  route 2.139ns (50.590%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.999     2.405    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.650 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.650    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.295ns  (logic 2.091ns (48.685%)  route 2.204ns (51.315%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.064     2.470    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.717 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.717    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.360ns  (logic 2.091ns (47.958%)  route 2.269ns (52.042%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.129     2.535    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.782 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.782    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.418ns  (logic 2.080ns (47.075%)  route 2.338ns (52.925%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.198     2.604    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.840 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.840    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.476ns  (logic 2.083ns (46.532%)  route 2.393ns (53.468%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.253     2.659    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.898 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.898    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.676ns  (logic 6.661ns (39.946%)  route 10.014ns (60.054%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.636    12.207    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    15.745 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.745    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.532ns  (logic 6.658ns (40.276%)  route 9.873ns (59.724%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.495    12.066    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    15.601 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.601    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.391ns  (logic 6.669ns (40.688%)  route 9.722ns (59.312%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.344    11.915    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.461 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.461    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.241ns  (logic 6.669ns (41.067%)  route 9.571ns (58.933%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.193    11.764    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.310 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.310    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.088ns  (logic 6.668ns (41.445%)  route 9.420ns (58.555%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           3.042    11.613    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    15.158 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.158    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.744ns  (logic 6.671ns (42.373%)  route 9.073ns (57.627%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.695    11.266    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    14.814 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.814    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.606ns  (logic 6.675ns (42.768%)  route 8.932ns (57.232%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.554    11.125    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.676 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.676    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.448ns  (logic 6.677ns (43.222%)  route 8.771ns (56.778%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.610    -0.930    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/WCLK
    SLICE_X34Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.387 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DP.LOW/O
                         net (fo=1, routed)           0.000     0.387    design_1_i/Screen_0/inst/ram_reg_640_767_0_0/DPO0
    SLICE_X34Y121        MUXF7 (Prop_muxf7_I0_O)      0.209     0.596 f  design_1_i/Screen_0/inst/ram_reg_640_767_0_0/F7.DP/O
                         net (fo=1, routed)           1.682     2.278    design_1_i/Screen_0/inst/ram_reg_640_767_0_0_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I3_O)        0.297     2.575 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.575    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_26_n_0
    SLICE_X51Y125        MUXF7 (Prop_muxf7_I1_O)      0.245     2.820 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.820    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_11_n_0
    SLICE_X51Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     2.924 f  design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4/O
                         net (fo=1, routed)           1.623     4.547    design_1_i/Screen_0/inst/out_b[0]_INST_0_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.316     4.863 f  design_1_i/Screen_0/inst/out_b[0]_INST_0/O
                         net (fo=1, routed)           1.187     6.049    design_1_i/vga_engine_0/inst/ram_data_in[0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I5_O)        0.124     6.173 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.173    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_4_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     6.385 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.887     8.272    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I1_O)        0.299     8.571 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           2.393    10.964    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    14.518 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.518    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.956ns  (logic 2.098ns (53.050%)  route 1.857ns (46.950%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.717     2.123    R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.377 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.377    R[0]
    A3                                                                r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.028ns  (logic 2.096ns (52.038%)  route 1.932ns (47.962%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.792     2.198    R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.450 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.450    R[3]
    A4                                                                r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.080ns  (logic 2.093ns (51.299%)  route 1.987ns (48.701%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.847     2.253    R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.502 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.502    R[1]
    B4                                                                r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.229ns  (logic 2.089ns (49.410%)  route 2.139ns (50.590%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           0.999     2.405    G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.650 r  G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.650    G[1]
    A5                                                                r  G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.295ns  (logic 2.091ns (48.685%)  route 2.204ns (51.315%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.064     2.470    G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.717 r  G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.717    G[3]
    A6                                                                r  G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.360ns  (logic 2.091ns (47.958%)  route 2.269ns (52.042%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.129     2.535    G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.782 r  G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.782    G[2]
    B6                                                                r  G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.418ns  (logic 2.080ns (47.075%)  route 2.338ns (52.925%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.198     2.604    R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.840 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.840    R[2]
    C5                                                                r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.476ns  (logic 2.083ns (46.532%)  route 2.393ns (53.468%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.586    -0.578    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/WCLK
    SLICE_X80Y121        RAMD64E                                      r  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.190 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DP.LOW/O
                         net (fo=1, routed)           0.000    -0.190    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/DPO0
    SLICE_X80Y121        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.128 f  design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8/F7.DP/O
                         net (fo=1, routed)           0.188     0.060    design_1_i/Screen_0/inst/ram_reg_7808_7935_8_8_n_0
    SLICE_X77Y121        LUT6 (Prop_lut6_I3_O)        0.108     0.168 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.168    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_16_n_0
    SLICE_X77Y121        MUXF7 (Prop_muxf7_I1_O)      0.065     0.233 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_6_n_0
    SLICE_X77Y121        MUXF8 (Prop_muxf8_I1_O)      0.019     0.252 f  design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.208     0.460    design_1_i/Screen_0/inst/out_b[8]_INST_0_i_1_n_0
    SLICE_X75Y123        LUT6 (Prop_lut6_I0_O)        0.112     0.572 f  design_1_i/Screen_0/inst/out_b[8]_INST_0/O
                         net (fo=1, routed)           0.314     0.886    design_1_i/vga_engine_0/inst/ram_data_in[8]
    SLICE_X64Y123        LUT6 (Prop_lut6_I5_O)        0.045     0.931 f  design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.431     1.361    design_1_i/vga_engine_0/inst/G[0]_INST_0_i_2_n_0
    SLICE_X64Y133        LUT6 (Prop_lut6_I3_O)        0.045     1.406 r  design_1_i/vga_engine_0/inst/G[0]_INST_0/O
                         net (fo=8, routed)           1.253     2.659    G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.898 r  G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.898    G[0]
    C6                                                                r  G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.293ns  (logic 1.601ns (12.041%)  route 11.692ns (87.959%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780    13.293    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    -1.528    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.293ns  (logic 1.601ns (12.041%)  route 11.692ns (87.959%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780    13.293    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    -1.528    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.105ns  (logic 1.601ns (12.214%)  route 11.504ns (87.786%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.592    13.105    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.491    -1.530    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.094ns  (logic 1.601ns (12.224%)  route 11.493ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581    13.094    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.094ns  (logic 1.601ns (12.224%)  route 11.493ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581    13.094    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.094ns  (logic 1.601ns (12.224%)  route 11.493ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581    13.094    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vtrig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.945ns  (logic 0.286ns (5.793%)  route 4.659ns (94.207%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=558, routed)         4.533     4.778    design_1_i/vga_engine_0/inst/rst
    SLICE_X41Y133        LUT4 (Prop_lut4_I0_O)        0.042     4.820 r  design_1_i/vga_engine_0/inst/vtrig_i_1/O
                         net (fo=1, routed)           0.125     4.945    design_1_i/vga_engine_0/inst/vtrig_i_1_n_0
    SLICE_X40Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vtrig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X40Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vtrig_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.144ns  (logic 0.289ns (5.627%)  route 4.855ns (94.373%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.323     5.144    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.388ns  (logic 1.601ns (11.955%)  route 11.788ns (88.045%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.875    13.388    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X43Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.293ns  (logic 1.601ns (12.041%)  route 11.692ns (87.959%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780    13.293    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    -1.528    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.293ns  (logic 1.601ns (12.041%)  route 11.692ns (87.959%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.780    13.293    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.493    -1.528    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.105ns  (logic 1.601ns (12.214%)  route 11.504ns (87.786%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.592    13.105    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.491    -1.530    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X45Y132        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.094ns  (logic 1.601ns (12.224%)  route 11.493ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581    13.094    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.094ns  (logic 1.601ns (12.224%)  route 11.493ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581    13.094    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/hctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.094ns  (logic 1.601ns (12.224%)  route 11.493ns (87.776%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        10.912    12.389    design_1_i/vga_engine_0/inst/rst
    SLICE_X44Y133        LUT4 (Prop_lut4_I0_O)        0.124    12.513 r  design_1_i/vga_engine_0/inst/hctr[10]_i_1/O
                         net (fo=11, routed)          0.581    13.094    design_1_i/vga_engine_0/inst/hctr[10]_i_1_n_0
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.492    -1.529    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X44Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/hctr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.941ns  (logic 0.289ns (5.859%)  route 4.651ns (94.141%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.119     4.941    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828    -0.845    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y134        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vtrig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.945ns  (logic 0.286ns (5.793%)  route 4.659ns (94.207%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=558, routed)         4.533     4.778    design_1_i/vga_engine_0/inst/rst
    SLICE_X41Y133        LUT4 (Prop_lut4_I0_O)        0.042     4.820 r  design_1_i/vga_engine_0/inst/vtrig_i_1/O
                         net (fo=1, routed)           0.125     4.945    design_1_i/vga_engine_0/inst/vtrig_i_1_n_0
    SLICE_X40Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vtrig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X40Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vtrig_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.037ns  (logic 0.289ns (5.747%)  route 4.748ns (94.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.216     5.037    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X39Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/vga_engine_0/inst/vctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        5.144ns  (logic 0.289ns (5.627%)  route 4.855ns (94.373%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         4.532     4.776    design_1_i/vga_engine_0/inst/rst
    SLICE_X39Y134        LUT6 (Prop_lut6_I0_O)        0.045     4.821 r  design_1_i/vga_engine_0/inst/vctr[9]_i_1/O
                         net (fo=10, routed)          0.323     5.144    design_1_i/vga_engine_0/inst/vctr[9]_i_1_n_0
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.827    -0.846    design_1_i/vga_engine_0/inst/clk_40
    SLICE_X41Y133        FDRE                                         r  design_1_i/vga_engine_0/inst/vctr_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Max Delay           559 Endpoints
Min Delay           559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.547ns  (logic 1.477ns (10.899%)  route 12.071ns (89.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        12.071    13.547    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/reset
    SLICE_X13Y114        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.503    -1.518    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X13Y114        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_26/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.442ns  (logic 1.477ns (10.984%)  route 11.966ns (89.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.966    13.442    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X15Y117        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_26/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.500    -1.521    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X15Y117        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_26/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_replica_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.404ns  (logic 1.477ns (11.016%)  route 11.928ns (88.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.928    13.404    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/reset
    SLICE_X13Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.501    -1.520    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/clk
    SLICE_X13Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_replica_8/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica_16/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.204ns  (logic 1.477ns (11.183%)  route 11.727ns (88.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.727    13.204    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/reset
    SLICE_X33Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica_16/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.494    -1.527    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X33Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica_16/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.041ns  (logic 1.477ns (11.322%)  route 11.565ns (88.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.565    13.041    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X29Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.498    -1.523    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X29Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_16/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.883ns  (logic 1.477ns (11.461%)  route 11.407ns (88.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.407    12.883    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X31Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_16/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.494    -1.527    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_16/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.879ns  (logic 1.477ns (11.465%)  route 11.402ns (88.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.402    12.879    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X37Y122        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.489    -1.532    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X37Y122        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_9/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_13/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.706ns  (logic 1.477ns (11.621%)  route 11.230ns (88.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.230    12.706    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X31Y123        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.489    -1.532    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X31Y123        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_13/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.679ns  (logic 1.477ns (11.646%)  route 11.203ns (88.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.203    12.679    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/reset
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.595    -1.425    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.672ns  (logic 1.477ns (11.652%)  route 11.196ns (88.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.196    12.672    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/reset
    SLICE_X35Y121        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.491    -1.530    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/clk
    SLICE_X35Y121        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.244ns (27.633%)  route 0.640ns (72.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.640     0.885    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X9Y89          FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.844    -0.829    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X9Y89          FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.244ns (22.948%)  route 0.821ns (77.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.821     1.065    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X15Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.846    -0.827    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X15Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3/C

Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.278ns (24.562%)  route 0.853ns (75.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.131    design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk
    SLICE_X31Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/my_ps2/clk
    SLICE_X31Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/out_reg_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.244ns (21.214%)  route 0.908ns (78.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.908     1.152    design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/reset
    SLICE_X15Y86         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/out_reg_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.841    -0.832    design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/clk
    SLICE_X15Y86         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/out_reg_rep__15/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.244ns (20.297%)  route 0.960ns (79.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.960     1.204    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/reset
    SLICE_X15Y96         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.846    -0.827    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/clk
    SLICE_X15Y96         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_9/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__16/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.244ns (20.212%)  route 0.965ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.209    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__16/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.835    -0.838    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__16/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.244ns (20.212%)  route 0.965ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.209    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.835    -0.838    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__13/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.244ns (20.212%)  route 0.965ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.209    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/reset
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.835    -0.838    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_rep__13/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.244ns (20.211%)  route 0.965ns (79.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.210    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X13Y84         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X13Y84         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__15/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.244ns (19.532%)  route 1.007ns (80.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         1.007     1.252    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/reset
    SLICE_X15Y89         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.844    -0.829    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y89         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Max Delay           559 Endpoints
Min Delay           559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.547ns  (logic 1.477ns (10.899%)  route 12.071ns (89.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        12.071    13.547    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/reset
    SLICE_X13Y114        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.503    -1.518    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X13Y114        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_26/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.442ns  (logic 1.477ns (10.984%)  route 11.966ns (89.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.966    13.442    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X15Y117        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_26/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.500    -1.521    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X15Y117        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_26/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_replica_8/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.404ns  (logic 1.477ns (11.016%)  route 11.928ns (88.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.928    13.404    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/reset
    SLICE_X13Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.501    -1.520    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/clk
    SLICE_X13Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_replica_8/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica_16/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.204ns  (logic 1.477ns (11.183%)  route 11.727ns (88.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.727    13.204    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/reset
    SLICE_X33Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica_16/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.494    -1.527    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X33Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_replica_16/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.041ns  (logic 1.477ns (11.322%)  route 11.565ns (88.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.565    13.041    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X29Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.498    -1.523    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X29Y116        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_3/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_16/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.883ns  (logic 1.477ns (11.461%)  route 11.407ns (88.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.407    12.883    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X31Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_16/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.494    -1.527    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_16/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.879ns  (logic 1.477ns (11.465%)  route 11.402ns (88.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.402    12.879    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X37Y122        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.489    -1.532    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X37Y122        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_replica_9/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_13/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.706ns  (logic 1.477ns (11.621%)  route 11.230ns (88.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.230    12.706    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X31Y123        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.489    -1.532    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X31Y123        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_replica_13/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.679ns  (logic 1.477ns (11.646%)  route 11.203ns (88.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.203    12.679    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/reset
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.595    -1.425    design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/clk
    SLICE_X72Y54         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst20/inst5/inst2/inst2/out_reg_rep__4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.672ns  (logic 1.477ns (11.652%)  route 11.196ns (88.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=558, routed)        11.196    12.672    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/reset
    SLICE_X35Y121        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        1.491    -1.530    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/clk
    SLICE_X35Y121        FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.244ns (27.633%)  route 0.640ns (72.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.640     0.885    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X9Y89          FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.844    -0.829    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X9Y89          FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.244ns (22.948%)  route 0.821ns (77.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.821     1.065    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X15Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.846    -0.827    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X15Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__3/C

Slack:                    inf
  Source:                 ps2_clk
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.278ns (24.562%)  route 0.853ns (75.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2_clk (IN)
                         net (fo=0)                   0.000     0.000    ps2_clk
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  ps2_clk_IBUF_inst/O
                         net (fo=1, routed)           0.853     1.131    design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk
    SLICE_X31Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.842    -0.831    design_1_i/Computer_0/inst/inst3/my_ps2/clk
    SLICE_X31Y93         FDRE                                         r  design_1_i/Computer_0/inst/inst3/my_ps2/ps2_clk_sync_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/out_reg_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.244ns (21.214%)  route 0.908ns (78.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.908     1.152    design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/reset
    SLICE_X15Y86         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/out_reg_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.841    -0.832    design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/clk
    SLICE_X15Y86         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst7/inst2/out_reg_rep__15/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_9/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.244ns (20.297%)  route 0.960ns (79.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.960     1.204    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/reset
    SLICE_X15Y96         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_9/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.846    -0.827    design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/clk
    SLICE_X15Y96         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst4/inst2/out_reg_replica_9/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__16/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.244ns (20.212%)  route 0.965ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.209    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/reset
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__16/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.835    -0.838    design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst1/inst2/out_reg_rep__16/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.244ns (20.212%)  route 0.965ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.209    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.835    -0.838    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__13/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_rep__13/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.244ns (20.212%)  route 0.965ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.209    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/reset
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_rep__13/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.835    -0.838    design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst5/inst2/out_reg_rep__13/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__15/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.244ns (20.211%)  route 0.965ns (79.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         0.965     1.210    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/reset
    SLICE_X13Y84         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__15/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.840    -0.833    design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/clk
    SLICE_X13Y84         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst3/inst2/out_reg_rep__15/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.244ns (19.532%)  route 1.007ns (80.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=558, routed)         1.007     1.252    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/reset
    SLICE_X15Y89         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8751, routed)        0.844    -0.829    design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/clk
    SLICE_X15Y89         FDRE                                         r  design_1_i/Computer_0/inst/inst2/inst6/inst2/inst2/out_reg_rep__2/C





