GLOBAL:
   NLP: YES
   UPF:
      USE_RTL_TOP: YES
   SETUP:
      - GCC_HOME = /usr/intel/pkgs/gcc/4.8.1
      - EMUL_CFG_DIR = $ENV{MODEL_ROOT}/tools/effm
   ACE_METAFILES:
      EMULATION:
         FILE:  target/$ENV{DUT}/emu/$ENV{MODEL}/$ENV{EMU_SCOPE}.M$ENV{MODEL}.filelist.pl
   NETBATCH_FILE: $ENV{EMUL_CFG_DIR}/cfg/nb.yml      
############################
# MOD_LIBS 
############################
   REMOVE_LIBS:
     # NOT EFFM COMPLIANT
     - soc_collage_assemble_lib 
     - .*_bfm_lib
     - .*_tb_lib
     - .*_env_lib
     - .*_ti_lib
     - common_intfs_lib
     - ext_shared_lib
# extra libs may need to be removed if using fc model, instead of fc_effm
#     - mby_common_lib
#     - svt_ahb_lib
#     - shdv_shared_lib
#     - csr_bfm_lib
#     - mby_wm_dpi_lib
#     #- ovm_lib 
#     #- sip_shared_lib
#     #- sla_lib
   MOD_LIBS:
      .*:
          DEFINES:
             ADD:
               - INTEL_EMULATION
               - EMULATION
               - SYNTHESIS
############################
# EFFM Configurations Starts
############################
CONFIGURATIONS:
   ZSE:
      WORKDIR: zse 
      ABSTRACT: NO
      PLATFORM: ZSE2
      BOARDS: 1
      UNIFIED_COMPILE: 1
      USE_HBL: NO
      SETUP:
         - ZSE_PATH=/p/vt/tools/sim/vendor/zse/release/V17.03-6-SP1-2
         - SYNOPSYS=/p/hdk/rtl/cad/x86-64_linux26/synopsys/designcompiler/M-2016.12-SP3
      USER:
         VCS_ELAB_APPEND:
            - -Xzebu_opt=enable_hwtop_ports
      CFG_FILES:
         - $ENV{EMUL_CFG_DIR}/zebu/zse.utf
   VELOCE:
      WORKDIR: veloce
      ABSTRACT: NO
      BOARDS: 32 
      PLATFORM: D2 
      CFG_FILES:
         - $ENV{EMUL_CFG_DIR}/veloce/tbx.config
      SETUP:
         - VELOCE_HOME=/nfs/site/eda/group/SYSNAME/emu/mentor/veloce/v18.0.3
   FPGA:
      WORKDIR: fpga 
      ABSTRACT: NO
      BOARDS: 1
      PLATFORM: FPGA_PROTOCOMPILER
      UNIFIED_COMPILE: 1
      CFG_FILES:
         - $ENV{EMUL_CFG_DIR}/fpga/protocompiler_opts.tcl
      FPGA_OPTIONS:
         HARDWARE: HAPS-80
         DIRECTIVES:
            COMPILE:
               - -hdl_define {__USELIBGROUPORDER__ __SYN_COMPATIBLE_INCLUDEPATH__}
      SETUP:
         - SNPSLMD_LICENSE_FILE=26586@synopsys03p.elic.intel.com:26586@synopsys10p.elic.intel.com:$SNPSLMD_LICENSE_FILE
         - PROTOCOMPILER_PATH=/p/hdk/rtl/cad/x86-64_linux26/synopsys/protocompiler/M-2016.12-SP2-2-T
         - VCS_HOME=/p/hdk/rtl/cad/x86-64_linux26/synopsys/vcsmx/M-2017.03-SP2-2
         - LD_LIBRARY_PATH=/p/hdk/rtl/cad/x86-64_linux26/synopsys/vggnu/2016.06/gcc-4.8.3_64-shared/lib64:/usr/lib64
         - SYNOPSYS=/p/hdk/rtl/cad/x86-64_linux26/synopsys/designcompiler/M-2016.12-SP3
         - VIVADO_PATH=/nfs/site/eda/tools/xilinx/vivado/2017.1/common
##########################
# EFFM Configurations Ends
##########################
