# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Multiplier_28bits.srcs/sources_1/new/Adder_Unsigned_16bits.vhd" \
"../../../../Multiplier_28bits.srcs/sources_1/imports/vhdl code/Adder_Unsigned_1bit.vhd" \
"../../../../Multiplier_28bits.srcs/sources_1/new/Adder_Unsigned_32bits.vhd" \
"../../../../Multiplier_28bits.srcs/sources_1/imports/vhdl code/Adder_Unsigned_4bits.vhd" \
"../../../../Multiplier_28bits.srcs/sources_1/new/Adder_Unsigned_56bits.vhd" \
"../../../../Multiplier_28bits.srcs/sources_1/new/Adder_Unsigned_8bits.vhd" \
"../../../../Multiplier_28bits.srcs/sources_1/new/Multiplier_28bits.vhd" \
"../../../../Multiplier_28bits.srcs/sim_1/new/Multiplier_28bits_tb.vhd" \

# Do not sort compile order
nosort
