
spudglo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08008c10  08008c10  00018c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e08  08008e08  0002034c  2**0
                  CONTENTS
  4 .ARM          00000000  08008e08  08008e08  0002034c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008e08  08008e08  0002034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e08  08008e08  00018e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e0c  08008e0c  00018e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000034c  20000000  08008e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002830  2000034c  0800915c  0002034c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b7c  0800915c  00022b7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002034c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002037c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f6c7  00000000  00000000  000203bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f8b  00000000  00000000  0003fa86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d48  00000000  00000000  00044a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016d2  00000000  00000000  00046760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029060  00000000  00000000  00047e32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023ea3  00000000  00000000  00070e92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7e77  00000000  00000000  00094d35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000832c  00000000  00000000  0018cbac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00194ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000034c 	.word	0x2000034c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008bf8 	.word	0x08008bf8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000350 	.word	0x20000350
 80001cc:	08008bf8 	.word	0x08008bf8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <current_monitor_init>:
    return g_max_current_ratio;
}


void current_monitor_init(void)
{
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8000274:	e009      	b.n	800028a <current_monitor_init+0x1a>
    {
        g_max_current_ratio -= 0.05f;
 8000276:	4b17      	ldr	r3, [pc, #92]	; (80002d4 <current_monitor_init+0x64>)
 8000278:	edd3 7a00 	vldr	s15, [r3]
 800027c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80002d8 <current_monitor_init+0x68>
 8000280:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000284:	4b13      	ldr	r3, [pc, #76]	; (80002d4 <current_monitor_init+0x64>)
 8000286:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 800028a:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <current_monitor_init+0x64>)
 800028c:	edd3 7a00 	vldr	s15, [r3]
 8000290:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80002dc <current_monitor_init+0x6c>
 8000294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000298:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80002e0 <current_monitor_init+0x70>
 800029c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80002a0:	eeb2 7a03 	vmov.f32	s14, #35	; 0x41180000  9.5
 80002a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80002a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002ac:	dce3      	bgt.n	8000276 <current_monitor_init+0x6>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <current_monitor_init+0x64>)
 80002b0:	edd3 7a00 	vldr	s15, [r3]
 80002b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80002b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002bc:	d800      	bhi.n	80002c0 <current_monitor_init+0x50>
 80002be:	e7fe      	b.n	80002be <current_monitor_init+0x4e>
    g_absolute_max_current_ratio = g_max_current_ratio;
 80002c0:	4b04      	ldr	r3, [pc, #16]	; (80002d4 <current_monitor_init+0x64>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <current_monitor_init+0x74>)
 80002c6:	6013      	str	r3, [r2, #0]
}
 80002c8:	bf00      	nop
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	20000000 	.word	0x20000000
 80002d8:	3d4ccccd 	.word	0x3d4ccccd
 80002dc:	3d23d70a 	.word	0x3d23d70a
 80002e0:	43700000 	.word	0x43700000
 80002e4:	20000368 	.word	0x20000368

080002e8 <animate_led_show_strip>:
 * @brief   Write data stored in `gp_ws28128b_strip` array to the strip
 * @param   strip_mask - the strip to write to
 * @return  void
 */
void animate_led_show_strip(const strip_mask_t strip_mask)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	80fb      	strh	r3, [r7, #6]
    if (strip_mask & STRIP_BIT_1)
 80002f2:	88fb      	ldrh	r3, [r7, #6]
 80002f4:	f003 0301 	and.w	r3, r3, #1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <animate_led_show_strip+0x18>
    {
        ws2812b_show_strip_one();
 80002fc:	f000 fabe 	bl	800087c <ws2812b_show_strip_one>
    {
        // STRIP_BIT_3
        ws2812b_show_strip_three();
    }
#endif
}
 8000300:	bf00      	nop
 8000302:	3708      	adds	r7, #8
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}

08000308 <animate_led_set_all_pixels>:
    //animate_led_show_strip(mask);
}


void animate_led_set_all_pixels(const strip_mask_t mask, const uint8_t red, const uint8_t green, const uint8_t blue)
{
 8000308:	b590      	push	{r4, r7, lr}
 800030a:	b089      	sub	sp, #36	; 0x24
 800030c:	af02      	add	r7, sp, #8
 800030e:	4604      	mov	r4, r0
 8000310:	4608      	mov	r0, r1
 8000312:	4611      	mov	r1, r2
 8000314:	461a      	mov	r2, r3
 8000316:	4623      	mov	r3, r4
 8000318:	80fb      	strh	r3, [r7, #6]
 800031a:	4603      	mov	r3, r0
 800031c:	717b      	strb	r3, [r7, #5]
 800031e:	460b      	mov	r3, r1
 8000320:	713b      	strb	r3, [r7, #4]
 8000322:	4613      	mov	r3, r2
 8000324:	70fb      	strb	r3, [r7, #3]
    uint16_t strip_size = 0;
 8000326:	2300      	movs	r3, #0
 8000328:	81fb      	strh	r3, [r7, #14]
    if (mask == g_all_strip_mask)
 800032a:	4b2b      	ldr	r3, [pc, #172]	; (80003d8 <animate_led_set_all_pixels+0xd0>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	88fa      	ldrh	r2, [r7, #6]
 8000330:	429a      	cmp	r2, r3
 8000332:	d122      	bne.n	800037a <animate_led_set_all_pixels+0x72>
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 8000334:	2301      	movs	r3, #1
 8000336:	75fb      	strb	r3, [r7, #23]
 8000338:	e01b      	b.n	8000372 <animate_led_set_all_pixels+0x6a>
        {
            strip_size = ws2812_get_strip_size(strip_bit);
 800033a:	7dfb      	ldrb	r3, [r7, #23]
 800033c:	4618      	mov	r0, r3
 800033e:	f000 f8f5 	bl	800052c <ws2812_get_strip_size>
 8000342:	4603      	mov	r3, r0
 8000344:	81fb      	strh	r3, [r7, #14]
            //offset = animate_led_get_strip_offset(strip_bit);
            for (uint16_t iii = 0; iii < strip_size; iii++) ws2812b_set_led(strip_bit, iii, red, green, blue);
 8000346:	2300      	movs	r3, #0
 8000348:	82bb      	strh	r3, [r7, #20]
 800034a:	e00b      	b.n	8000364 <animate_led_set_all_pixels+0x5c>
 800034c:	793c      	ldrb	r4, [r7, #4]
 800034e:	797a      	ldrb	r2, [r7, #5]
 8000350:	8ab9      	ldrh	r1, [r7, #20]
 8000352:	7df8      	ldrb	r0, [r7, #23]
 8000354:	78fb      	ldrb	r3, [r7, #3]
 8000356:	9300      	str	r3, [sp, #0]
 8000358:	4623      	mov	r3, r4
 800035a:	f000 f909 	bl	8000570 <ws2812b_set_led>
 800035e:	8abb      	ldrh	r3, [r7, #20]
 8000360:	3301      	adds	r3, #1
 8000362:	82bb      	strh	r3, [r7, #20]
 8000364:	8aba      	ldrh	r2, [r7, #20]
 8000366:	89fb      	ldrh	r3, [r7, #14]
 8000368:	429a      	cmp	r2, r3
 800036a:	d3ef      	bcc.n	800034c <animate_led_set_all_pixels+0x44>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 800036c:	7dfb      	ldrb	r3, [r7, #23]
 800036e:	3301      	adds	r3, #1
 8000370:	75fb      	strb	r3, [r7, #23]
 8000372:	7dfb      	ldrb	r3, [r7, #23]
 8000374:	2b01      	cmp	r3, #1
 8000376:	d9e0      	bls.n	800033a <animate_led_set_all_pixels+0x32>
 8000378:	e026      	b.n	80003c8 <animate_led_set_all_pixels+0xc0>
        }
    }
    else
    {
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 800037a:	2301      	movs	r3, #1
 800037c:	74fb      	strb	r3, [r7, #19]
 800037e:	e020      	b.n	80003c2 <animate_led_set_all_pixels+0xba>
        {
            if (mask & strip_bit)
 8000380:	88fa      	ldrh	r2, [r7, #6]
 8000382:	7cfb      	ldrb	r3, [r7, #19]
 8000384:	4013      	ands	r3, r2
 8000386:	2b00      	cmp	r3, #0
 8000388:	d018      	beq.n	80003bc <animate_led_set_all_pixels+0xb4>
            {
                strip_size = ws2812_get_strip_size(strip_bit);
 800038a:	7cfb      	ldrb	r3, [r7, #19]
 800038c:	4618      	mov	r0, r3
 800038e:	f000 f8cd 	bl	800052c <ws2812_get_strip_size>
 8000392:	4603      	mov	r3, r0
 8000394:	81fb      	strh	r3, [r7, #14]
                for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_bit, yyy, red, green, blue);
 8000396:	2300      	movs	r3, #0
 8000398:	823b      	strh	r3, [r7, #16]
 800039a:	e00b      	b.n	80003b4 <animate_led_set_all_pixels+0xac>
 800039c:	793c      	ldrb	r4, [r7, #4]
 800039e:	797a      	ldrb	r2, [r7, #5]
 80003a0:	8a39      	ldrh	r1, [r7, #16]
 80003a2:	7cf8      	ldrb	r0, [r7, #19]
 80003a4:	78fb      	ldrb	r3, [r7, #3]
 80003a6:	9300      	str	r3, [sp, #0]
 80003a8:	4623      	mov	r3, r4
 80003aa:	f000 f8e1 	bl	8000570 <ws2812b_set_led>
 80003ae:	8a3b      	ldrh	r3, [r7, #16]
 80003b0:	3301      	adds	r3, #1
 80003b2:	823b      	strh	r3, [r7, #16]
 80003b4:	8a3a      	ldrh	r2, [r7, #16]
 80003b6:	89fb      	ldrh	r3, [r7, #14]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d3ef      	bcc.n	800039c <animate_led_set_all_pixels+0x94>
        for (strip_bit_e strip_bit = STRIP_BIT_1; strip_bit <= STRIP_BIT_NUM_STRIPS; strip_bit = (strip_bit_e)(strip_bit + 1))
 80003bc:	7cfb      	ldrb	r3, [r7, #19]
 80003be:	3301      	adds	r3, #1
 80003c0:	74fb      	strb	r3, [r7, #19]
 80003c2:	7cfb      	ldrb	r3, [r7, #19]
 80003c4:	2b01      	cmp	r3, #1
 80003c6:	d9db      	bls.n	8000380 <animate_led_set_all_pixels+0x78>
            }
        }
    }
    animate_led_show_strip(mask);
 80003c8:	88fb      	ldrh	r3, [r7, #6]
 80003ca:	4618      	mov	r0, r3
 80003cc:	f7ff ff8c 	bl	80002e8 <animate_led_show_strip>
}
 80003d0:	bf00      	nop
 80003d2:	371c      	adds	r7, #28
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd90      	pop	{r4, r7, pc}
 80003d8:	2000063e 	.word	0x2000063e

080003dc <animate_led_solid_custom_color>:
	}
}


void animate_led_solid_custom_color(const strip_mask_t mask_solid, const color_hex_code_e color_solid)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	4603      	mov	r3, r0
 80003e4:	6039      	str	r1, [r7, #0]
 80003e6:	80fb      	strh	r3, [r7, #6]
    uint8_t color_solid_rgb[sizeof(ws2812b_led_t)] = {0};
 80003e8:	4b0c      	ldr	r3, [pc, #48]	; (800041c <animate_led_solid_custom_color+0x40>)
 80003ea:	881b      	ldrh	r3, [r3, #0]
 80003ec:	81bb      	strh	r3, [r7, #12]
 80003ee:	2300      	movs	r3, #0
 80003f0:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color_solid, color_solid_rgb);
 80003f2:	f107 030c 	add.w	r3, r7, #12
 80003f6:	4619      	mov	r1, r3
 80003f8:	6838      	ldr	r0, [r7, #0]
 80003fa:	f000 f811 	bl	8000420 <color_led_hex_to_rgb>
    animate_led_set_all_pixels(mask_solid, color_solid_rgb[offsetof(ws2812b_led_t, red)],
 80003fe:	7b39      	ldrb	r1, [r7, #12]
 8000400:	7b7a      	ldrb	r2, [r7, #13]
 8000402:	7bbb      	ldrb	r3, [r7, #14]
 8000404:	88f8      	ldrh	r0, [r7, #6]
 8000406:	f7ff ff7f 	bl	8000308 <animate_led_set_all_pixels>
                               color_solid_rgb[offsetof(ws2812b_led_t, green)],
                               color_solid_rgb[offsetof(ws2812b_led_t, blue)]);
    animate_led_show_strip(mask_solid);
 800040a:	88fb      	ldrh	r3, [r7, #6]
 800040c:	4618      	mov	r0, r3
 800040e:	f7ff ff6b 	bl	80002e8 <animate_led_show_strip>
}
 8000412:	bf00      	nop
 8000414:	3710      	adds	r7, #16
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	08008c10 	.word	0x08008c10

08000420 <color_led_hex_to_rgb>:
    [COLORS_BROWN] = COLOR_HEX_BROWN
};


void color_led_hex_to_rgb(const color_hex_code_e color, uint8_t *color_array)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, red))));
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	0c1b      	lsrs	r3, r3, #16
 800042e:	b2da      	uxtb	r2, r3
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0x00FF00) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, green))));
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	0a1a      	lsrs	r2, r3, #8
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	3301      	adds	r3, #1
 800043c:	b2d2      	uxtb	r2, r2
 800043e:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0x0000FF) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, blue))));
 8000440:	683b      	ldr	r3, [r7, #0]
 8000442:	3302      	adds	r3, #2
 8000444:	687a      	ldr	r2, [r7, #4]
 8000446:	b2d2      	uxtb	r2, r2
 8000448:	701a      	strb	r2, [r3, #0]
}
 800044a:	bf00      	nop
 800044c:	370c      	adds	r7, #12
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr
	...

08000458 <reset_ws2812b>:

extern volatile int datasentflag;

uint16_t pwm_reset[50] = {0};
void reset_ws2812b(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
    //xSemaphoreTake(g_dma_transfer_semaphore, portMAX_DELAY);
    //xTaskNotify(g_dma_transfer_handle, 0, eSetValueWithOverwrite);
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 800045c:	2364      	movs	r3, #100	; 0x64
 800045e:	4a09      	ldr	r2, [pc, #36]	; (8000484 <reset_ws2812b+0x2c>)
 8000460:	2100      	movs	r1, #0
 8000462:	4809      	ldr	r0, [pc, #36]	; (8000488 <reset_ws2812b+0x30>)
 8000464:	f005 f9f6 	bl	8005854 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8000468:	2364      	movs	r3, #100	; 0x64
 800046a:	4a06      	ldr	r2, [pc, #24]	; (8000484 <reset_ws2812b+0x2c>)
 800046c:	2104      	movs	r1, #4
 800046e:	4806      	ldr	r0, [pc, #24]	; (8000488 <reset_ws2812b+0x30>)
 8000470:	f005 f9f0 	bl	8005854 <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)pwm_reset, sizeof(pwm_reset));
 8000474:	2364      	movs	r3, #100	; 0x64
 8000476:	4a03      	ldr	r2, [pc, #12]	; (8000484 <reset_ws2812b+0x2c>)
 8000478:	2108      	movs	r1, #8
 800047a:	4803      	ldr	r0, [pc, #12]	; (8000488 <reset_ws2812b+0x30>)
 800047c:	f005 f9ea 	bl	8005854 <HAL_TIM_PWM_Start_DMA>
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	2000064c 	.word	0x2000064c
 8000488:	2000216c 	.word	0x2000216c

0800048c <ws2812_convert_strip_num_to_strip_bit>:

static strip_bit_e ws2812_convert_strip_num_to_strip_bit(const strip_num_e strip_num)
{
 800048c:	b480      	push	{r7}
 800048e:	b083      	sub	sp, #12
 8000490:	af00      	add	r7, sp, #0
 8000492:	4603      	mov	r3, r0
 8000494:	71fb      	strb	r3, [r7, #7]
	return (strip_bit_e)(strip_num + 1);
 8000496:	79fb      	ldrb	r3, [r7, #7]
 8000498:	3301      	adds	r3, #1
 800049a:	b2db      	uxtb	r3, r3
}
 800049c:	4618      	mov	r0, r3
 800049e:	370c      	adds	r7, #12
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <ws2812_convert_strip_bit_to_strip_num>:


static strip_num_e ws2812_convert_strip_bit_to_strip_num(const strip_bit_e strip_bit)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	4603      	mov	r3, r0
 80004b0:	71fb      	strb	r3, [r7, #7]
	return (strip_num_e)(strip_bit - 1);
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	3b01      	subs	r3, #1
 80004b6:	b2db      	uxtb	r3, r3
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	370c      	adds	r7, #12
 80004bc:	46bd      	mov	sp, r7
 80004be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c2:	4770      	bx	lr

080004c4 <ws2812_get_pwm_strip_offset>:


uint16_t ws2812_get_pwm_strip_offset(const strip_bit_e strip_bit)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b085      	sub	sp, #20
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	4603      	mov	r3, r0
 80004cc:	71fb      	strb	r3, [r7, #7]
    uint16_t offset = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	81fb      	strh	r3, [r7, #14]
    uint8_t strip_num = 0;
 80004d2:	2300      	movs	r3, #0
 80004d4:	737b      	strb	r3, [r7, #13]
    switch (strip_bit)
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	2b01      	cmp	r3, #1
 80004da:	d104      	bne.n	80004e6 <ws2812_get_pwm_strip_offset+0x22>
    {
#if defined(STRIP_1_LENGTH)
        case STRIP_BIT_1:
            offset = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	81fb      	strh	r3, [r7, #14]
            strip_num = 1;
 80004e0:	2301      	movs	r3, #1
 80004e2:	737b      	strb	r3, [r7, #13]
        break;
 80004e4:	e000      	b.n	80004e8 <ws2812_get_pwm_strip_offset+0x24>
        case STRIP_BIT_5:
            offset = STRIP_1_LENGTH + STRIP_2_LENGTH + STRIP_3_LENGTH + STRIP_4_LENGTH;
        break;
#endif
        default:
        break;
 80004e6:	bf00      	nop
    }
    return ((offset * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + (strip_num * WS2812B_RESET_TIME_CYCLES));
 80004e8:	89fa      	ldrh	r2, [r7, #14]
 80004ea:	4613      	mov	r3, r2
 80004ec:	005b      	lsls	r3, r3, #1
 80004ee:	4413      	add	r3, r2
 80004f0:	00db      	lsls	r3, r3, #3
 80004f2:	ee07 3a90 	vmov	s15, r3
 80004f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80004fa:	7b7b      	ldrb	r3, [r7, #13]
 80004fc:	ee07 3a90 	vmov	s15, r3
 8000500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000504:	eddf 6a08 	vldr	s13, [pc, #32]	; 8000528 <ws2812_get_pwm_strip_offset+0x64>
 8000508:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800050c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000514:	ee17 3a90 	vmov	r3, s15
 8000518:	b29b      	uxth	r3, r3
}
 800051a:	4618      	mov	r0, r3
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	453b8000 	.word	0x453b8000

0800052c <ws2812_get_strip_size>:


uint16_t ws2812_get_strip_size(const strip_bit_e strip_bit)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	71fb      	strb	r3, [r7, #7]
	uint16_t strip_size = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	81fb      	strh	r3, [r7, #14]
	if (STRIP_BIT_ALL_SET == strip_bit) strip_size = g_max_strip_length;
 800053a:	79fb      	ldrb	r3, [r7, #7]
 800053c:	2b01      	cmp	r3, #1
 800053e:	d103      	bne.n	8000548 <ws2812_get_strip_size+0x1c>
 8000540:	4b09      	ldr	r3, [pc, #36]	; (8000568 <ws2812_get_strip_size+0x3c>)
 8000542:	881b      	ldrh	r3, [r3, #0]
 8000544:	81fb      	strh	r3, [r7, #14]
 8000546:	e009      	b.n	800055c <ws2812_get_strip_size+0x30>
	else strip_size = strip_length[ws2812_convert_strip_num_to_strip_bit(strip_bit)];
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	4618      	mov	r0, r3
 800054c:	f7ff ff9e 	bl	800048c <ws2812_convert_strip_num_to_strip_bit>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
 8000554:	4b05      	ldr	r3, [pc, #20]	; (800056c <ws2812_get_strip_size+0x40>)
 8000556:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800055a:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 800055c:	89fb      	ldrh	r3, [r7, #14]
}
 800055e:	4618      	mov	r0, r3
 8000560:	3710      	adds	r7, #16
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000640 	.word	0x20000640
 800056c:	20000004 	.word	0x20000004

08000570 <ws2812b_set_led>:
}


void ws2812b_set_led(const strip_bit_e strip_bit, const uint16_t led_num, const color_t red, const color_t green,
                     const color_t blue)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b087      	sub	sp, #28
 8000574:	af00      	add	r7, sp, #0
 8000576:	4604      	mov	r4, r0
 8000578:	4608      	mov	r0, r1
 800057a:	4611      	mov	r1, r2
 800057c:	461a      	mov	r2, r3
 800057e:	4623      	mov	r3, r4
 8000580:	73fb      	strb	r3, [r7, #15]
 8000582:	4603      	mov	r3, r0
 8000584:	81bb      	strh	r3, [r7, #12]
 8000586:	460b      	mov	r3, r1
 8000588:	73bb      	strb	r3, [r7, #14]
 800058a:	4613      	mov	r3, r2
 800058c:	72fb      	strb	r3, [r7, #11]
	strip_num_e strip_num = ws2812_convert_strip_bit_to_strip_num(strip_bit);
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	4618      	mov	r0, r3
 8000592:	f7ff ff89 	bl	80004a8 <ws2812_convert_strip_bit_to_strip_num>
 8000596:	4603      	mov	r3, r0
 8000598:	75fb      	strb	r3, [r7, #23]
    (gp_ws28128b_strip[strip_num] + led_num)->red = red * g_max_current_ratio;
 800059a:	7bbb      	ldrb	r3, [r7, #14]
 800059c:	ee07 3a90 	vmov	s15, r3
 80005a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80005a4:	4b26      	ldr	r3, [pc, #152]	; (8000640 <ws2812b_set_led+0xd0>)
 80005a6:	edd3 7a00 	vldr	s15, [r3]
 80005aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005ae:	7dfb      	ldrb	r3, [r7, #23]
 80005b0:	4a24      	ldr	r2, [pc, #144]	; (8000644 <ws2812b_set_led+0xd4>)
 80005b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80005b6:	89ba      	ldrh	r2, [r7, #12]
 80005b8:	4613      	mov	r3, r2
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	4413      	add	r3, r2
 80005be:	440b      	add	r3, r1
 80005c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005c4:	edc7 7a01 	vstr	s15, [r7, #4]
 80005c8:	793a      	ldrb	r2, [r7, #4]
 80005ca:	b2d2      	uxtb	r2, r2
 80005cc:	701a      	strb	r2, [r3, #0]
    (gp_ws28128b_strip[strip_num] + led_num)->green = green * g_max_current_ratio;
 80005ce:	7afb      	ldrb	r3, [r7, #11]
 80005d0:	ee07 3a90 	vmov	s15, r3
 80005d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80005d8:	4b19      	ldr	r3, [pc, #100]	; (8000640 <ws2812b_set_led+0xd0>)
 80005da:	edd3 7a00 	vldr	s15, [r3]
 80005de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005e2:	7dfb      	ldrb	r3, [r7, #23]
 80005e4:	4a17      	ldr	r2, [pc, #92]	; (8000644 <ws2812b_set_led+0xd4>)
 80005e6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80005ea:	89ba      	ldrh	r2, [r7, #12]
 80005ec:	4613      	mov	r3, r2
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	4413      	add	r3, r2
 80005f2:	440b      	add	r3, r1
 80005f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80005fc:	793a      	ldrb	r2, [r7, #4]
 80005fe:	b2d2      	uxtb	r2, r2
 8000600:	705a      	strb	r2, [r3, #1]
    (gp_ws28128b_strip[strip_num] + led_num)->blue = blue * g_max_current_ratio;
 8000602:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000606:	ee07 3a90 	vmov	s15, r3
 800060a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <ws2812b_set_led+0xd0>)
 8000610:	edd3 7a00 	vldr	s15, [r3]
 8000614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000618:	7dfb      	ldrb	r3, [r7, #23]
 800061a:	4a0a      	ldr	r2, [pc, #40]	; (8000644 <ws2812b_set_led+0xd4>)
 800061c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000620:	89ba      	ldrh	r2, [r7, #12]
 8000622:	4613      	mov	r3, r2
 8000624:	005b      	lsls	r3, r3, #1
 8000626:	4413      	add	r3, r2
 8000628:	440b      	add	r3, r1
 800062a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800062e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000632:	793a      	ldrb	r2, [r7, #4]
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	709a      	strb	r2, [r3, #2]
}
 8000638:	bf00      	nop
 800063a:	371c      	adds	r7, #28
 800063c:	46bd      	mov	sp, r7
 800063e:	bd90      	pop	{r4, r7, pc}
 8000640:	20000000 	.word	0x20000000
 8000644:	20000648 	.word	0x20000648

08000648 <ws2812b_fill_pwm_buffer_strip_one>:



#if defined(STRIP_1_LENGTH)
void ws2812b_fill_pwm_buffer_strip_one(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
    uint32_t color = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
    uint32_t strip_size = STRIP_1_LENGTH;
 8000652:	23f0      	movs	r3, #240	; 0xf0
 8000654:	60bb      	str	r3, [r7, #8]
    uint32_t strip_pwm_offset = ws2812_get_pwm_strip_offset(STRIP_BIT_1);
 8000656:	2001      	movs	r0, #1
 8000658:	f7ff ff34 	bl	80004c4 <ws2812_get_pwm_strip_offset>
 800065c:	4603      	mov	r3, r0
 800065e:	607b      	str	r3, [r7, #4]
    while (!gb_dma_cmplt_strip_2)
 8000660:	e002      	b.n	8000668 <ws2812b_fill_pwm_buffer_strip_one+0x20>
    {
        osDelay(1);
 8000662:	2001      	movs	r0, #1
 8000664:	f000 fa50 	bl	8000b08 <osDelay>
    while (!gb_dma_cmplt_strip_2)
 8000668:	4b44      	ldr	r3, [pc, #272]	; (800077c <ws2812b_fill_pwm_buffer_strip_one+0x134>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	f083 0301 	eor.w	r3, r3, #1
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	d1f5      	bne.n	8000662 <ws2812b_fill_pwm_buffer_strip_one+0x1a>
    }
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8000676:	2300      	movs	r3, #0
 8000678:	82fb      	strh	r3, [r7, #22]
 800067a:	e046      	b.n	800070a <ws2812b_fill_pwm_buffer_strip_one+0xc2>
    {
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 800067c:	4b40      	ldr	r3, [pc, #256]	; (8000780 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 800067e:	6819      	ldr	r1, [r3, #0]
 8000680:	8afa      	ldrh	r2, [r7, #22]
 8000682:	4613      	mov	r3, r2
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	4413      	add	r3, r2
 8000688:	440b      	add	r3, r1
 800068a:	785b      	ldrb	r3, [r3, #1]
 800068c:	0419      	lsls	r1, r3, #16
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 800068e:	4b3c      	ldr	r3, [pc, #240]	; (8000780 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 8000690:	6818      	ldr	r0, [r3, #0]
 8000692:	8afa      	ldrh	r2, [r7, #22]
 8000694:	4613      	mov	r3, r2
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	4413      	add	r3, r2
 800069a:	4403      	add	r3, r0
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	021b      	lsls	r3, r3, #8
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80006a0:	4319      	orrs	r1, r3
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->blue));
 80006a2:	4b37      	ldr	r3, [pc, #220]	; (8000780 <ws2812b_fill_pwm_buffer_strip_one+0x138>)
 80006a4:	6818      	ldr	r0, [r3, #0]
 80006a6:	8afa      	ldrh	r2, [r7, #22]
 80006a8:	4613      	mov	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	4413      	add	r3, r2
 80006ae:	4403      	add	r3, r0
 80006b0:	789b      	ldrb	r3, [r3, #2]
                                (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->red) << 8) | \
 80006b2:	430b      	orrs	r3, r1
        color = (((gp_ws28128b_strip[STRIP_NUM_1] + iii)->green) << 16) | \
 80006b4:	60fb      	str	r3, [r7, #12]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 80006b6:	2300      	movs	r3, #0
 80006b8:	757b      	strb	r3, [r7, #21]
 80006ba:	e020      	b.n	80006fe <ws2812b_fill_pwm_buffer_strip_one+0xb6>
        {
            gp_pwm_data_fill[strip_pwm_offset + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = (color & (1 << (23 - yyy))) ? (uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
 80006bc:	7d7b      	ldrb	r3, [r7, #21]
 80006be:	f1c3 0317 	rsb	r3, r3, #23
 80006c2:	2201      	movs	r2, #1
 80006c4:	fa02 f303 	lsl.w	r3, r2, r3
 80006c8:	461a      	mov	r2, r3
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	4013      	ands	r3, r2
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <ws2812b_fill_pwm_buffer_strip_one+0x8e>
 80006d2:	2028      	movs	r0, #40	; 0x28
 80006d4:	e000      	b.n	80006d8 <ws2812b_fill_pwm_buffer_strip_one+0x90>
 80006d6:	2014      	movs	r0, #20
 80006d8:	4b2a      	ldr	r3, [pc, #168]	; (8000784 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 80006da:	6819      	ldr	r1, [r3, #0]
 80006dc:	8afa      	ldrh	r2, [r7, #22]
 80006de:	4613      	mov	r3, r2
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	4413      	add	r3, r2
 80006e4:	00db      	lsls	r3, r3, #3
 80006e6:	461a      	mov	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	441a      	add	r2, r3
 80006ec:	7d7b      	ldrb	r3, [r7, #21]
 80006ee:	4413      	add	r3, r2
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	440b      	add	r3, r1
 80006f4:	4602      	mov	r2, r0
 80006f6:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 80006f8:	7d7b      	ldrb	r3, [r7, #21]
 80006fa:	3301      	adds	r3, #1
 80006fc:	757b      	strb	r3, [r7, #21]
 80006fe:	7d7b      	ldrb	r3, [r7, #21]
 8000700:	2b17      	cmp	r3, #23
 8000702:	d9db      	bls.n	80006bc <ws2812b_fill_pwm_buffer_strip_one+0x74>
    for (uint16_t iii = 0; iii < strip_size; iii++)
 8000704:	8afb      	ldrh	r3, [r7, #22]
 8000706:	3301      	adds	r3, #1
 8000708:	82fb      	strh	r3, [r7, #22]
 800070a:	8afb      	ldrh	r3, [r7, #22]
 800070c:	68ba      	ldr	r2, [r7, #8]
 800070e:	429a      	cmp	r2, r3
 8000710:	d8b4      	bhi.n	800067c <ws2812b_fill_pwm_buffer_strip_one+0x34>
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8000712:	2300      	movs	r3, #0
 8000714:	827b      	strh	r3, [r7, #18]
 8000716:	e012      	b.n	800073e <ws2812b_fill_pwm_buffer_strip_one+0xf6>
    {
        gp_pwm_data_fill[(strip_pwm_offset + (strip_size * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 8000718:	4b1a      	ldr	r3, [pc, #104]	; (8000784 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 800071a:	6819      	ldr	r1, [r3, #0]
 800071c:	68ba      	ldr	r2, [r7, #8]
 800071e:	4613      	mov	r3, r2
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	4413      	add	r3, r2
 8000724:	00db      	lsls	r3, r3, #3
 8000726:	461a      	mov	r2, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	441a      	add	r2, r3
 800072c:	8a7b      	ldrh	r3, [r7, #18]
 800072e:	4413      	add	r3, r2
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	440b      	add	r3, r1
 8000734:	2200      	movs	r2, #0
 8000736:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8000738:	8a7b      	ldrh	r3, [r7, #18]
 800073a:	3301      	adds	r3, #1
 800073c:	827b      	strh	r3, [r7, #18]
 800073e:	8a7b      	ldrh	r3, [r7, #18]
 8000740:	ee07 3a90 	vmov	s15, r3
 8000744:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000748:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000788 <ws2812b_fill_pwm_buffer_strip_one+0x140>
 800074c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000754:	d4e0      	bmi.n	8000718 <ws2812b_fill_pwm_buffer_strip_one+0xd0>
    }
    gb_dma_cmplt_strip_1 = false;
 8000756:	4b0d      	ldr	r3, [pc, #52]	; (800078c <ws2812b_fill_pwm_buffer_strip_one+0x144>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)(gp_pwm_data_fill + strip_pwm_offset), (STRIP_1_LENGTH * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <ws2812b_fill_pwm_buffer_strip_one+0x13c>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	441a      	add	r2, r3
 8000766:	f242 2338 	movw	r3, #8760	; 0x2238
 800076a:	2100      	movs	r1, #0
 800076c:	4808      	ldr	r0, [pc, #32]	; (8000790 <ws2812b_fill_pwm_buffer_strip_one+0x148>)
 800076e:	f005 f871 	bl	8005854 <HAL_TIM_PWM_Start_DMA>
}
 8000772:	bf00      	nop
 8000774:	3718      	adds	r7, #24
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	200002e9 	.word	0x200002e9
 8000780:	20000648 	.word	0x20000648
 8000784:	20000644 	.word	0x20000644
 8000788:	453b8000 	.word	0x453b8000
 800078c:	200002e8 	.word	0x200002e8
 8000790:	2000216c 	.word	0x2000216c

08000794 <ws2812b_init>:


uint32_t g_size = 0;

void ws2812b_init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0

#if defined(STRIP_1_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_1] = g_strip_1;
 800079a:	4b30      	ldr	r3, [pc, #192]	; (800085c <ws2812b_init+0xc8>)
 800079c:	4a30      	ldr	r2, [pc, #192]	; (8000860 <ws2812b_init+0xcc>)
 800079e:	601a      	str	r2, [r3, #0]
#endif
#if defined(STRIP_4_LENGTH)
	gp_ws28128b_strip[STRIP_NUM_4] = g_strip_4;
#endif

	uint8_t num_strips = NUM_STRIPS;
 80007a0:	2301      	movs	r3, #1
 80007a2:	70fb      	strb	r3, [r7, #3]
	for (int iii = 0; iii < NUM_STRIPS; iii++) g_all_strip_mask |= 1 << iii;
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	e00f      	b.n	80007ca <ws2812b_init+0x36>
 80007aa:	2201      	movs	r2, #1
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	4b2b      	ldr	r3, [pc, #172]	; (8000864 <ws2812b_init+0xd0>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b21b      	sxth	r3, r3
 80007ba:	4313      	orrs	r3, r2
 80007bc:	b21b      	sxth	r3, r3
 80007be:	b29a      	uxth	r2, r3
 80007c0:	4b28      	ldr	r3, [pc, #160]	; (8000864 <ws2812b_init+0xd0>)
 80007c2:	801a      	strh	r2, [r3, #0]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	3301      	adds	r3, #1
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	ddec      	ble.n	80007aa <ws2812b_init+0x16>
	switch (num_strips)
 80007d0:	78fb      	ldrb	r3, [r7, #3]
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d10d      	bne.n	80007f2 <ws2812b_init+0x5e>
		case 2:
			g_num_leds += STRIP_2_LENGTH;
			if (STRIP_2_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_2_LENGTH;
#endif
		case 1:
			g_num_leds += STRIP_1_LENGTH;
 80007d6:	4b24      	ldr	r3, [pc, #144]	; (8000868 <ws2812b_init+0xd4>)
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	33f0      	adds	r3, #240	; 0xf0
 80007dc:	b29a      	uxth	r2, r3
 80007de:	4b22      	ldr	r3, [pc, #136]	; (8000868 <ws2812b_init+0xd4>)
 80007e0:	801a      	strh	r2, [r3, #0]
			if (STRIP_1_LENGTH > g_max_strip_length) g_max_strip_length = STRIP_1_LENGTH;
 80007e2:	4b22      	ldr	r3, [pc, #136]	; (800086c <ws2812b_init+0xd8>)
 80007e4:	881b      	ldrh	r3, [r3, #0]
 80007e6:	2bef      	cmp	r3, #239	; 0xef
 80007e8:	d802      	bhi.n	80007f0 <ws2812b_init+0x5c>
 80007ea:	4b20      	ldr	r3, [pc, #128]	; (800086c <ws2812b_init+0xd8>)
 80007ec:	22f0      	movs	r2, #240	; 0xf0
 80007ee:	801a      	strh	r2, [r3, #0]
		break;
 80007f0:	bf00      	nop
	}
    gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
 80007f2:	4b1d      	ldr	r3, [pc, #116]	; (8000868 <ws2812b_init+0xd4>)
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	461a      	mov	r2, r3
 80007f8:	4613      	mov	r3, r2
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	4413      	add	r3, r2
 80007fe:	00db      	lsls	r3, r3, #3
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000808:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000870 <ws2812b_init+0xdc>
 800080c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000810:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000814:	ee17 0a90 	vmov	r0, s15
 8000818:	f007 f9d6 	bl	8007bc8 <malloc>
 800081c:	4603      	mov	r3, r0
 800081e:	461a      	mov	r2, r3
 8000820:	4b14      	ldr	r3, [pc, #80]	; (8000874 <ws2812b_init+0xe0>)
 8000822:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_ping = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    //gp_pwm_data_pong = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
    g_size = (sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_num_leds) + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES);
 8000824:	4b10      	ldr	r3, [pc, #64]	; (8000868 <ws2812b_init+0xd4>)
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	461a      	mov	r2, r3
 800082a:	4613      	mov	r3, r2
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	4413      	add	r3, r2
 8000830:	00db      	lsls	r3, r3, #3
 8000832:	ee07 3a90 	vmov	s15, r3
 8000836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800083a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000870 <ws2812b_init+0xdc>
 800083e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000846:	ee17 2a90 	vmov	r2, s15
 800084a:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <ws2812b_init+0xe4>)
 800084c:	601a      	str	r2, [r3, #0]
    //gp_pwm_data_fill = malloc((sizeof(ws2812b_led_t) * BITS_PER_BYTE * g_max_strip_length) + WS2812B_RESET_TIME_CYCLES);
	current_monitor_init();
 800084e:	f7ff fd0f 	bl	8000270 <current_monitor_init>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000648 	.word	0x20000648
 8000860:	2000036c 	.word	0x2000036c
 8000864:	2000063e 	.word	0x2000063e
 8000868:	2000063c 	.word	0x2000063c
 800086c:	20000640 	.word	0x20000640
 8000870:	453b8000 	.word	0x453b8000
 8000874:	20000644 	.word	0x20000644
 8000878:	200006b0 	.word	0x200006b0

0800087c <ws2812b_show_strip_one>:


void ws2812b_show_strip_one(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
    ws2812b_fill_pwm_buffer_strip_one();
 8000880:	f7ff fee2 	bl	8000648 <ws2812b_fill_pwm_buffer_strip_one>
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}

08000888 <task_led_ctrl_strip_one>:
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state()) task_led_ctrl_color_random();
}


void task_led_ctrl_strip_one(void *argument)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
//    board_init_specific_orange_led_off();
//
//
    while (1)
    {
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_1, COLOR_HEX_RED);
 8000890:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
 8000894:	2001      	movs	r0, #1
 8000896:	f7ff fda1 	bl	80003dc <animate_led_solid_custom_color>
        osDelay(5000);
 800089a:	f241 3088 	movw	r0, #5000	; 0x1388
 800089e:	f000 f933 	bl	8000b08 <osDelay>
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_1, COLOR_HEX_GREEN);
 80008a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008a6:	2001      	movs	r0, #1
 80008a8:	f7ff fd98 	bl	80003dc <animate_led_solid_custom_color>
        osDelay(5000);
 80008ac:	f241 3088 	movw	r0, #5000	; 0x1388
 80008b0:	f000 f92a 	bl	8000b08 <osDelay>
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_1, COLOR_HEX_BLUE);
 80008b4:	21ff      	movs	r1, #255	; 0xff
 80008b6:	2001      	movs	r0, #1
 80008b8:	f7ff fd90 	bl	80003dc <animate_led_solid_custom_color>
        osDelay(5000);
 80008bc:	f241 3088 	movw	r0, #5000	; 0x1388
 80008c0:	f000 f922 	bl	8000b08 <osDelay>
        animate_led_solid_custom_color((uint16_t)STRIP_BIT_1, COLOR_HEX_RED);
 80008c4:	e7e4      	b.n	8000890 <task_led_ctrl_strip_one+0x8>
	...

080008c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	6039      	str	r1, [r7, #0]
 80008d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db0a      	blt.n	80008f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	490c      	ldr	r1, [pc, #48]	; (8000914 <__NVIC_SetPriority+0x4c>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	0112      	lsls	r2, r2, #4
 80008e8:	b2d2      	uxtb	r2, r2
 80008ea:	440b      	add	r3, r1
 80008ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008f0:	e00a      	b.n	8000908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	4908      	ldr	r1, [pc, #32]	; (8000918 <__NVIC_SetPriority+0x50>)
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	3b04      	subs	r3, #4
 8000900:	0112      	lsls	r2, r2, #4
 8000902:	b2d2      	uxtb	r2, r2
 8000904:	440b      	add	r3, r1
 8000906:	761a      	strb	r2, [r3, #24]
}
 8000908:	bf00      	nop
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	e000e100 	.word	0xe000e100
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8000920:	4b05      	ldr	r3, [pc, #20]	; (8000938 <SysTick_Handler+0x1c>)
 8000922:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8000924:	f001 fd10 	bl	8002348 <xTaskGetSchedulerState>
 8000928:	4603      	mov	r3, r0
 800092a:	2b01      	cmp	r3, #1
 800092c:	d001      	beq.n	8000932 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800092e:	f002 fafb 	bl	8002f28 <xPortSysTickHandler>
  }
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	e000e010 	.word	0xe000e010

0800093c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8000940:	2100      	movs	r1, #0
 8000942:	f06f 0004 	mvn.w	r0, #4
 8000946:	f7ff ffbf 	bl	80008c8 <__NVIC_SetPriority>
#endif
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000956:	f3ef 8305 	mrs	r3, IPSR
 800095a:	603b      	str	r3, [r7, #0]
  return(result);
 800095c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800095e:	2b00      	cmp	r3, #0
 8000960:	d003      	beq.n	800096a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8000962:	f06f 0305 	mvn.w	r3, #5
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	e00c      	b.n	8000984 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800096a:	4b0a      	ldr	r3, [pc, #40]	; (8000994 <osKernelInitialize+0x44>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d105      	bne.n	800097e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8000972:	4b08      	ldr	r3, [pc, #32]	; (8000994 <osKernelInitialize+0x44>)
 8000974:	2201      	movs	r2, #1
 8000976:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8000978:	2300      	movs	r3, #0
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	e002      	b.n	8000984 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800097e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000982:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8000984:	687b      	ldr	r3, [r7, #4]
}
 8000986:	4618      	mov	r0, r3
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	200006d4 	.word	0x200006d4

08000998 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800099e:	f3ef 8305 	mrs	r3, IPSR
 80009a2:	603b      	str	r3, [r7, #0]
  return(result);
 80009a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d003      	beq.n	80009b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80009aa:	f06f 0305 	mvn.w	r3, #5
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	e010      	b.n	80009d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80009b2:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <osKernelStart+0x48>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d109      	bne.n	80009ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80009ba:	f7ff ffbf 	bl	800093c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <osKernelStart+0x48>)
 80009c0:	2202      	movs	r2, #2
 80009c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80009c4:	f001 f866 	bl	8001a94 <vTaskStartScheduler>
      stat = osOK;
 80009c8:	2300      	movs	r3, #0
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	e002      	b.n	80009d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80009ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80009d4:	687b      	ldr	r3, [r7, #4]
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	200006d4 	.word	0x200006d4

080009e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08e      	sub	sp, #56	; 0x38
 80009e8:	af04      	add	r7, sp, #16
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80009f4:	f3ef 8305 	mrs	r3, IPSR
 80009f8:	617b      	str	r3, [r7, #20]
  return(result);
 80009fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d17e      	bne.n	8000afe <osThreadNew+0x11a>
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d07b      	beq.n	8000afe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8000a06:	2380      	movs	r3, #128	; 0x80
 8000a08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8000a0a:	2318      	movs	r3, #24
 8000a0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d045      	beq.n	8000aaa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d002      	beq.n	8000a2c <osThreadNew+0x48>
        name = attr->name;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d002      	beq.n	8000a3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	699b      	ldr	r3, [r3, #24]
 8000a38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d008      	beq.n	8000a52 <osThreadNew+0x6e>
 8000a40:	69fb      	ldr	r3, [r7, #28]
 8000a42:	2b38      	cmp	r3, #56	; 0x38
 8000a44:	d805      	bhi.n	8000a52 <osThreadNew+0x6e>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <osThreadNew+0x72>
        return (NULL);
 8000a52:	2300      	movs	r3, #0
 8000a54:	e054      	b.n	8000b00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	695b      	ldr	r3, [r3, #20]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d003      	beq.n	8000a66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	089b      	lsrs	r3, r3, #2
 8000a64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d00e      	beq.n	8000a8c <osThreadNew+0xa8>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	2b5b      	cmp	r3, #91	; 0x5b
 8000a74:	d90a      	bls.n	8000a8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d006      	beq.n	8000a8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	695b      	ldr	r3, [r3, #20]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d002      	beq.n	8000a8c <osThreadNew+0xa8>
        mem = 1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	61bb      	str	r3, [r7, #24]
 8000a8a:	e010      	b.n	8000aae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d10c      	bne.n	8000aae <osThreadNew+0xca>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	68db      	ldr	r3, [r3, #12]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d108      	bne.n	8000aae <osThreadNew+0xca>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	691b      	ldr	r3, [r3, #16]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d104      	bne.n	8000aae <osThreadNew+0xca>
          mem = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61bb      	str	r3, [r7, #24]
 8000aa8:	e001      	b.n	8000aae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d110      	bne.n	8000ad6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8000abc:	9202      	str	r2, [sp, #8]
 8000abe:	9301      	str	r3, [sp, #4]
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	9300      	str	r3, [sp, #0]
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	6a3a      	ldr	r2, [r7, #32]
 8000ac8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000aca:	68f8      	ldr	r0, [r7, #12]
 8000acc:	f000 fe0c 	bl	80016e8 <xTaskCreateStatic>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	e013      	b.n	8000afe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d110      	bne.n	8000afe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8000adc:	6a3b      	ldr	r3, [r7, #32]
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	9301      	str	r3, [sp, #4]
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	9300      	str	r3, [sp, #0]
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000aee:	68f8      	ldr	r0, [r7, #12]
 8000af0:	f000 fe57 	bl	80017a2 <xTaskCreate>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d001      	beq.n	8000afe <osThreadNew+0x11a>
            hTask = NULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8000afe:	693b      	ldr	r3, [r7, #16]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3728      	adds	r7, #40	; 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8000b10:	f3ef 8305 	mrs	r3, IPSR
 8000b14:	60bb      	str	r3, [r7, #8]
  return(result);
 8000b16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d003      	beq.n	8000b24 <osDelay+0x1c>
    stat = osErrorISR;
 8000b1c:	f06f 0305 	mvn.w	r3, #5
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	e007      	b.n	8000b34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8000b24:	2300      	movs	r3, #0
 8000b26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d002      	beq.n	8000b34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f000 ff7c 	bl	8001a2c <vTaskDelay>
    }
  }

  return (stat);
 8000b34:	68fb      	ldr	r3, [r7, #12]
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	4a07      	ldr	r2, [pc, #28]	; (8000b6c <vApplicationGetIdleTaskMemory+0x2c>)
 8000b50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	4a06      	ldr	r2, [pc, #24]	; (8000b70 <vApplicationGetIdleTaskMemory+0x30>)
 8000b56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2280      	movs	r2, #128	; 0x80
 8000b5c:	601a      	str	r2, [r3, #0]
}
 8000b5e:	bf00      	nop
 8000b60:	3714      	adds	r7, #20
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	200006d8 	.word	0x200006d8
 8000b70:	20000734 	.word	0x20000734

08000b74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <vApplicationGetTimerTaskMemory+0x2c>)
 8000b84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	4a06      	ldr	r2, [pc, #24]	; (8000ba4 <vApplicationGetTimerTaskMemory+0x30>)
 8000b8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b92:	601a      	str	r2, [r3, #0]
}
 8000b94:	bf00      	nop
 8000b96:	3714      	adds	r7, #20
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	20000934 	.word	0x20000934
 8000ba4:	20000990 	.word	0x20000990

08000ba8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	f103 0208 	add.w	r2, r3, #8
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000bc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	f103 0208 	add.w	r2, r3, #8
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f103 0208 	add.w	r2, r3, #8
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000bdc:	bf00      	nop
 8000bde:	370c      	adds	r7, #12
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	689a      	ldr	r2, [r3, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	683a      	ldr	r2, [r7, #0]
 8000c26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	1c5a      	adds	r2, r3, #1
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	601a      	str	r2, [r3, #0]
}
 8000c3e:	bf00      	nop
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b085      	sub	sp, #20
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c60:	d103      	bne.n	8000c6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	e00c      	b.n	8000c84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	3308      	adds	r3, #8
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	e002      	b.n	8000c78 <vListInsert+0x2e>
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	68ba      	ldr	r2, [r7, #8]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d2f6      	bcs.n	8000c72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	685a      	ldr	r2, [r3, #4]
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	683a      	ldr	r2, [r7, #0]
 8000c92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	683a      	ldr	r2, [r7, #0]
 8000c9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	601a      	str	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	691b      	ldr	r3, [r3, #16]
 8000cc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	687a      	ldr	r2, [r7, #4]
 8000cd0:	6892      	ldr	r2, [r2, #8]
 8000cd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	6852      	ldr	r2, [r2, #4]
 8000cdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d103      	bne.n	8000cf0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	1e5a      	subs	r2, r3, #1
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3714      	adds	r7, #20
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d10a      	bne.n	8000d3a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d28:	f383 8811 	msr	BASEPRI, r3
 8000d2c:	f3bf 8f6f 	isb	sy
 8000d30:	f3bf 8f4f 	dsb	sy
 8000d34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000d36:	bf00      	nop
 8000d38:	e7fe      	b.n	8000d38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8000d3a:	f002 f863 	bl	8002e04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d46:	68f9      	ldr	r1, [r7, #12]
 8000d48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000d4a:	fb01 f303 	mul.w	r3, r1, r3
 8000d4e:	441a      	add	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	2200      	movs	r2, #0
 8000d58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d6a:	3b01      	subs	r3, #1
 8000d6c:	68f9      	ldr	r1, [r7, #12]
 8000d6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000d70:	fb01 f303 	mul.w	r3, r1, r3
 8000d74:	441a      	add	r2, r3
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	22ff      	movs	r2, #255	; 0xff
 8000d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	22ff      	movs	r2, #255	; 0xff
 8000d86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d114      	bne.n	8000dba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	691b      	ldr	r3, [r3, #16]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d01a      	beq.n	8000dce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	3310      	adds	r3, #16
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 f915 	bl	8001fcc <xTaskRemoveFromEventList>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d012      	beq.n	8000dce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <xQueueGenericReset+0xcc>)
 8000daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	f3bf 8f4f 	dsb	sy
 8000db4:	f3bf 8f6f 	isb	sy
 8000db8:	e009      	b.n	8000dce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	3310      	adds	r3, #16
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fef2 	bl	8000ba8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3324      	adds	r3, #36	; 0x24
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff feed 	bl	8000ba8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000dce:	f002 f849 	bl	8002e64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000dd2:	2301      	movs	r3, #1
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	e000ed04 	.word	0xe000ed04

08000de0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08e      	sub	sp, #56	; 0x38
 8000de4:	af02      	add	r7, sp, #8
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d10a      	bne.n	8000e0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8000df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000df8:	f383 8811 	msr	BASEPRI, r3
 8000dfc:	f3bf 8f6f 	isb	sy
 8000e00:	f3bf 8f4f 	dsb	sy
 8000e04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000e06:	bf00      	nop
 8000e08:	e7fe      	b.n	8000e08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d10a      	bne.n	8000e26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8000e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e14:	f383 8811 	msr	BASEPRI, r3
 8000e18:	f3bf 8f6f 	isb	sy
 8000e1c:	f3bf 8f4f 	dsb	sy
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000e22:	bf00      	nop
 8000e24:	e7fe      	b.n	8000e24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d002      	beq.n	8000e32 <xQueueGenericCreateStatic+0x52>
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <xQueueGenericCreateStatic+0x56>
 8000e32:	2301      	movs	r3, #1
 8000e34:	e000      	b.n	8000e38 <xQueueGenericCreateStatic+0x58>
 8000e36:	2300      	movs	r3, #0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d10a      	bne.n	8000e52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8000e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e40:	f383 8811 	msr	BASEPRI, r3
 8000e44:	f3bf 8f6f 	isb	sy
 8000e48:	f3bf 8f4f 	dsb	sy
 8000e4c:	623b      	str	r3, [r7, #32]
}
 8000e4e:	bf00      	nop
 8000e50:	e7fe      	b.n	8000e50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <xQueueGenericCreateStatic+0x7e>
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d101      	bne.n	8000e62 <xQueueGenericCreateStatic+0x82>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e000      	b.n	8000e64 <xQueueGenericCreateStatic+0x84>
 8000e62:	2300      	movs	r3, #0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10a      	bne.n	8000e7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8000e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e6c:	f383 8811 	msr	BASEPRI, r3
 8000e70:	f3bf 8f6f 	isb	sy
 8000e74:	f3bf 8f4f 	dsb	sy
 8000e78:	61fb      	str	r3, [r7, #28]
}
 8000e7a:	bf00      	nop
 8000e7c:	e7fe      	b.n	8000e7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8000e7e:	2350      	movs	r3, #80	; 0x50
 8000e80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	2b50      	cmp	r3, #80	; 0x50
 8000e86:	d00a      	beq.n	8000e9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8000e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e8c:	f383 8811 	msr	BASEPRI, r3
 8000e90:	f3bf 8f6f 	isb	sy
 8000e94:	f3bf 8f4f 	dsb	sy
 8000e98:	61bb      	str	r3, [r7, #24]
}
 8000e9a:	bf00      	nop
 8000e9c:	e7fe      	b.n	8000e9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8000e9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8000ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d00d      	beq.n	8000ec6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8000eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eac:	2201      	movs	r2, #1
 8000eae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000eb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8000eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	68b9      	ldr	r1, [r7, #8]
 8000ec0:	68f8      	ldr	r0, [r7, #12]
 8000ec2:	f000 f805 	bl	8000ed0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3730      	adds	r7, #48	; 0x30
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d103      	bne.n	8000eec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	e002      	b.n	8000ef2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	687a      	ldr	r2, [r7, #4]
 8000ef0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000efe:	2101      	movs	r1, #1
 8000f00:	69b8      	ldr	r0, [r7, #24]
 8000f02:	f7ff ff05 	bl	8000d10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	78fa      	ldrb	r2, [r7, #3]
 8000f0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08e      	sub	sp, #56	; 0x38
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
 8000f24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000f26:	2300      	movs	r3, #0
 8000f28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8000f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10a      	bne.n	8000f4a <xQueueGenericSend+0x32>
	__asm volatile
 8000f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f38:	f383 8811 	msr	BASEPRI, r3
 8000f3c:	f3bf 8f6f 	isb	sy
 8000f40:	f3bf 8f4f 	dsb	sy
 8000f44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000f46:	bf00      	nop
 8000f48:	e7fe      	b.n	8000f48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d103      	bne.n	8000f58 <xQueueGenericSend+0x40>
 8000f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d101      	bne.n	8000f5c <xQueueGenericSend+0x44>
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e000      	b.n	8000f5e <xQueueGenericSend+0x46>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d10a      	bne.n	8000f78 <xQueueGenericSend+0x60>
	__asm volatile
 8000f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f66:	f383 8811 	msr	BASEPRI, r3
 8000f6a:	f3bf 8f6f 	isb	sy
 8000f6e:	f3bf 8f4f 	dsb	sy
 8000f72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000f74:	bf00      	nop
 8000f76:	e7fe      	b.n	8000f76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d103      	bne.n	8000f86 <xQueueGenericSend+0x6e>
 8000f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d101      	bne.n	8000f8a <xQueueGenericSend+0x72>
 8000f86:	2301      	movs	r3, #1
 8000f88:	e000      	b.n	8000f8c <xQueueGenericSend+0x74>
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d10a      	bne.n	8000fa6 <xQueueGenericSend+0x8e>
	__asm volatile
 8000f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f94:	f383 8811 	msr	BASEPRI, r3
 8000f98:	f3bf 8f6f 	isb	sy
 8000f9c:	f3bf 8f4f 	dsb	sy
 8000fa0:	623b      	str	r3, [r7, #32]
}
 8000fa2:	bf00      	nop
 8000fa4:	e7fe      	b.n	8000fa4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000fa6:	f001 f9cf 	bl	8002348 <xTaskGetSchedulerState>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d102      	bne.n	8000fb6 <xQueueGenericSend+0x9e>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <xQueueGenericSend+0xa2>
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e000      	b.n	8000fbc <xQueueGenericSend+0xa4>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d10a      	bne.n	8000fd6 <xQueueGenericSend+0xbe>
	__asm volatile
 8000fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fc4:	f383 8811 	msr	BASEPRI, r3
 8000fc8:	f3bf 8f6f 	isb	sy
 8000fcc:	f3bf 8f4f 	dsb	sy
 8000fd0:	61fb      	str	r3, [r7, #28]
}
 8000fd2:	bf00      	nop
 8000fd4:	e7fe      	b.n	8000fd4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000fd6:	f001 ff15 	bl	8002e04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d302      	bcc.n	8000fec <xQueueGenericSend+0xd4>
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d129      	bne.n	8001040 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000fec:	683a      	ldr	r2, [r7, #0]
 8000fee:	68b9      	ldr	r1, [r7, #8]
 8000ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ff2:	f000 fa0b 	bl	800140c <prvCopyDataToQueue>
 8000ff6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d010      	beq.n	8001022 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001002:	3324      	adds	r3, #36	; 0x24
 8001004:	4618      	mov	r0, r3
 8001006:	f000 ffe1 	bl	8001fcc <xTaskRemoveFromEventList>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d013      	beq.n	8001038 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001010:	4b3f      	ldr	r3, [pc, #252]	; (8001110 <xQueueGenericSend+0x1f8>)
 8001012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	f3bf 8f4f 	dsb	sy
 800101c:	f3bf 8f6f 	isb	sy
 8001020:	e00a      	b.n	8001038 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001024:	2b00      	cmp	r3, #0
 8001026:	d007      	beq.n	8001038 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001028:	4b39      	ldr	r3, [pc, #228]	; (8001110 <xQueueGenericSend+0x1f8>)
 800102a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	f3bf 8f4f 	dsb	sy
 8001034:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001038:	f001 ff14 	bl	8002e64 <vPortExitCritical>
				return pdPASS;
 800103c:	2301      	movs	r3, #1
 800103e:	e063      	b.n	8001108 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d103      	bne.n	800104e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001046:	f001 ff0d 	bl	8002e64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800104a:	2300      	movs	r3, #0
 800104c:	e05c      	b.n	8001108 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800104e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001050:	2b00      	cmp	r3, #0
 8001052:	d106      	bne.n	8001062 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4618      	mov	r0, r3
 800105a:	f001 f81b 	bl	8002094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800105e:	2301      	movs	r3, #1
 8001060:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001062:	f001 feff 	bl	8002e64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001066:	f000 fd7b 	bl	8001b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800106a:	f001 fecb 	bl	8002e04 <vPortEnterCritical>
 800106e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001070:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001074:	b25b      	sxtb	r3, r3
 8001076:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800107a:	d103      	bne.n	8001084 <xQueueGenericSend+0x16c>
 800107c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800107e:	2200      	movs	r2, #0
 8001080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001086:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800108a:	b25b      	sxtb	r3, r3
 800108c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001090:	d103      	bne.n	800109a <xQueueGenericSend+0x182>
 8001092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800109a:	f001 fee3 	bl	8002e64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800109e:	1d3a      	adds	r2, r7, #4
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4611      	mov	r1, r2
 80010a6:	4618      	mov	r0, r3
 80010a8:	f001 f80a 	bl	80020c0 <xTaskCheckForTimeOut>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d124      	bne.n	80010fc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80010b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010b4:	f000 faa2 	bl	80015fc <prvIsQueueFull>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d018      	beq.n	80010f0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80010be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010c0:	3310      	adds	r3, #16
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 ff30 	bl	8001f2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80010cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010ce:	f000 fa2d 	bl	800152c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80010d2:	f000 fd53 	bl	8001b7c <xTaskResumeAll>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f47f af7c 	bne.w	8000fd6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80010de:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <xQueueGenericSend+0x1f8>)
 80010e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	f3bf 8f6f 	isb	sy
 80010ee:	e772      	b.n	8000fd6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80010f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010f2:	f000 fa1b 	bl	800152c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80010f6:	f000 fd41 	bl	8001b7c <xTaskResumeAll>
 80010fa:	e76c      	b.n	8000fd6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80010fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010fe:	f000 fa15 	bl	800152c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001102:	f000 fd3b 	bl	8001b7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001106:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001108:	4618      	mov	r0, r3
 800110a:	3738      	adds	r7, #56	; 0x38
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	e000ed04 	.word	0xe000ed04

08001114 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b090      	sub	sp, #64	; 0x40
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
 8001120:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8001126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001128:	2b00      	cmp	r3, #0
 800112a:	d10a      	bne.n	8001142 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800112c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001130:	f383 8811 	msr	BASEPRI, r3
 8001134:	f3bf 8f6f 	isb	sy
 8001138:	f3bf 8f4f 	dsb	sy
 800113c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800113e:	bf00      	nop
 8001140:	e7fe      	b.n	8001140 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d103      	bne.n	8001150 <xQueueGenericSendFromISR+0x3c>
 8001148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800114a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114c:	2b00      	cmp	r3, #0
 800114e:	d101      	bne.n	8001154 <xQueueGenericSendFromISR+0x40>
 8001150:	2301      	movs	r3, #1
 8001152:	e000      	b.n	8001156 <xQueueGenericSendFromISR+0x42>
 8001154:	2300      	movs	r3, #0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d10a      	bne.n	8001170 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800115a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800115e:	f383 8811 	msr	BASEPRI, r3
 8001162:	f3bf 8f6f 	isb	sy
 8001166:	f3bf 8f4f 	dsb	sy
 800116a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800116c:	bf00      	nop
 800116e:	e7fe      	b.n	800116e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d103      	bne.n	800117e <xQueueGenericSendFromISR+0x6a>
 8001176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800117a:	2b01      	cmp	r3, #1
 800117c:	d101      	bne.n	8001182 <xQueueGenericSendFromISR+0x6e>
 800117e:	2301      	movs	r3, #1
 8001180:	e000      	b.n	8001184 <xQueueGenericSendFromISR+0x70>
 8001182:	2300      	movs	r3, #0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d10a      	bne.n	800119e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8001188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800118c:	f383 8811 	msr	BASEPRI, r3
 8001190:	f3bf 8f6f 	isb	sy
 8001194:	f3bf 8f4f 	dsb	sy
 8001198:	623b      	str	r3, [r7, #32]
}
 800119a:	bf00      	nop
 800119c:	e7fe      	b.n	800119c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800119e:	f001 ff13 	bl	8002fc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80011a2:	f3ef 8211 	mrs	r2, BASEPRI
 80011a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011aa:	f383 8811 	msr	BASEPRI, r3
 80011ae:	f3bf 8f6f 	isb	sy
 80011b2:	f3bf 8f4f 	dsb	sy
 80011b6:	61fa      	str	r2, [r7, #28]
 80011b8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80011ba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80011bc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80011be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d302      	bcc.n	80011d0 <xQueueGenericSendFromISR+0xbc>
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d12f      	bne.n	8001230 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80011d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80011d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80011da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011de:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80011e6:	f000 f911 	bl	800140c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80011ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80011ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011f2:	d112      	bne.n	800121a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80011f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d016      	beq.n	800122a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80011fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011fe:	3324      	adds	r3, #36	; 0x24
 8001200:	4618      	mov	r0, r3
 8001202:	f000 fee3 	bl	8001fcc <xTaskRemoveFromEventList>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d00e      	beq.n	800122a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00b      	beq.n	800122a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2201      	movs	r2, #1
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	e007      	b.n	800122a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800121a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800121e:	3301      	adds	r3, #1
 8001220:	b2db      	uxtb	r3, r3
 8001222:	b25a      	sxtb	r2, r3
 8001224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800122a:	2301      	movs	r3, #1
 800122c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800122e:	e001      	b.n	8001234 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001230:	2300      	movs	r3, #0
 8001232:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001236:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800123e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001242:	4618      	mov	r0, r3
 8001244:	3740      	adds	r7, #64	; 0x40
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08c      	sub	sp, #48	; 0x30
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001258:	2300      	movs	r3, #0
 800125a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10a      	bne.n	800127c <xQueueReceive+0x30>
	__asm volatile
 8001266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800126a:	f383 8811 	msr	BASEPRI, r3
 800126e:	f3bf 8f6f 	isb	sy
 8001272:	f3bf 8f4f 	dsb	sy
 8001276:	623b      	str	r3, [r7, #32]
}
 8001278:	bf00      	nop
 800127a:	e7fe      	b.n	800127a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d103      	bne.n	800128a <xQueueReceive+0x3e>
 8001282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <xQueueReceive+0x42>
 800128a:	2301      	movs	r3, #1
 800128c:	e000      	b.n	8001290 <xQueueReceive+0x44>
 800128e:	2300      	movs	r3, #0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10a      	bne.n	80012aa <xQueueReceive+0x5e>
	__asm volatile
 8001294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001298:	f383 8811 	msr	BASEPRI, r3
 800129c:	f3bf 8f6f 	isb	sy
 80012a0:	f3bf 8f4f 	dsb	sy
 80012a4:	61fb      	str	r3, [r7, #28]
}
 80012a6:	bf00      	nop
 80012a8:	e7fe      	b.n	80012a8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80012aa:	f001 f84d 	bl	8002348 <xTaskGetSchedulerState>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <xQueueReceive+0x6e>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <xQueueReceive+0x72>
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <xQueueReceive+0x74>
 80012be:	2300      	movs	r3, #0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10a      	bne.n	80012da <xQueueReceive+0x8e>
	__asm volatile
 80012c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012c8:	f383 8811 	msr	BASEPRI, r3
 80012cc:	f3bf 8f6f 	isb	sy
 80012d0:	f3bf 8f4f 	dsb	sy
 80012d4:	61bb      	str	r3, [r7, #24]
}
 80012d6:	bf00      	nop
 80012d8:	e7fe      	b.n	80012d8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80012da:	f001 fd93 	bl	8002e04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80012de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d01f      	beq.n	800132a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80012ea:	68b9      	ldr	r1, [r7, #8]
 80012ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80012ee:	f000 f8f7 	bl	80014e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80012f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f4:	1e5a      	subs	r2, r3, #1
 80012f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80012fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d00f      	beq.n	8001322 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001304:	3310      	adds	r3, #16
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fe60 	bl	8001fcc <xTaskRemoveFromEventList>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d007      	beq.n	8001322 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001312:	4b3d      	ldr	r3, [pc, #244]	; (8001408 <xQueueReceive+0x1bc>)
 8001314:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	f3bf 8f4f 	dsb	sy
 800131e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001322:	f001 fd9f 	bl	8002e64 <vPortExitCritical>
				return pdPASS;
 8001326:	2301      	movs	r3, #1
 8001328:	e069      	b.n	80013fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d103      	bne.n	8001338 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001330:	f001 fd98 	bl	8002e64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001334:	2300      	movs	r3, #0
 8001336:	e062      	b.n	80013fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800133a:	2b00      	cmp	r3, #0
 800133c:	d106      	bne.n	800134c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fea6 	bl	8002094 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001348:	2301      	movs	r3, #1
 800134a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800134c:	f001 fd8a 	bl	8002e64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001350:	f000 fc06 	bl	8001b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001354:	f001 fd56 	bl	8002e04 <vPortEnterCritical>
 8001358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800135a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800135e:	b25b      	sxtb	r3, r3
 8001360:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001364:	d103      	bne.n	800136e <xQueueReceive+0x122>
 8001366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800136e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001370:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001374:	b25b      	sxtb	r3, r3
 8001376:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800137a:	d103      	bne.n	8001384 <xQueueReceive+0x138>
 800137c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800137e:	2200      	movs	r2, #0
 8001380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001384:	f001 fd6e 	bl	8002e64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001388:	1d3a      	adds	r2, r7, #4
 800138a:	f107 0310 	add.w	r3, r7, #16
 800138e:	4611      	mov	r1, r2
 8001390:	4618      	mov	r0, r3
 8001392:	f000 fe95 	bl	80020c0 <xTaskCheckForTimeOut>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d123      	bne.n	80013e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800139c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800139e:	f000 f917 	bl	80015d0 <prvIsQueueEmpty>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d017      	beq.n	80013d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80013a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013aa:	3324      	adds	r3, #36	; 0x24
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	4611      	mov	r1, r2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fdbb 	bl	8001f2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80013b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80013b8:	f000 f8b8 	bl	800152c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80013bc:	f000 fbde 	bl	8001b7c <xTaskResumeAll>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d189      	bne.n	80012da <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80013c6:	4b10      	ldr	r3, [pc, #64]	; (8001408 <xQueueReceive+0x1bc>)
 80013c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	f3bf 8f4f 	dsb	sy
 80013d2:	f3bf 8f6f 	isb	sy
 80013d6:	e780      	b.n	80012da <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80013d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80013da:	f000 f8a7 	bl	800152c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80013de:	f000 fbcd 	bl	8001b7c <xTaskResumeAll>
 80013e2:	e77a      	b.n	80012da <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80013e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80013e6:	f000 f8a1 	bl	800152c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80013ea:	f000 fbc7 	bl	8001b7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80013ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80013f0:	f000 f8ee 	bl	80015d0 <prvIsQueueEmpty>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	f43f af6f 	beq.w	80012da <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80013fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3730      	adds	r7, #48	; 0x30
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	e000ed04 	.word	0xe000ed04

0800140c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001418:	2300      	movs	r3, #0
 800141a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001420:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	2b00      	cmp	r3, #0
 8001428:	d10d      	bne.n	8001446 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d14d      	bne.n	80014ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 ffa4 	bl	8002384 <xTaskPriorityDisinherit>
 800143c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	e043      	b.n	80014ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d119      	bne.n	8001480 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	6858      	ldr	r0, [r3, #4]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	461a      	mov	r2, r3
 8001456:	68b9      	ldr	r1, [r7, #8]
 8001458:	f006 fdcb 	bl	8007ff2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	441a      	add	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	685a      	ldr	r2, [r3, #4]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	429a      	cmp	r2, r3
 8001474:	d32b      	bcc.n	80014ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	e026      	b.n	80014ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	68d8      	ldr	r0, [r3, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001488:	461a      	mov	r2, r3
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	f006 fdb1 	bl	8007ff2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001498:	425b      	negs	r3, r3
 800149a:	441a      	add	r2, r3
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d207      	bcs.n	80014bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b4:	425b      	negs	r3, r3
 80014b6:	441a      	add	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d105      	bne.n	80014ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	3b01      	subs	r3, #1
 80014cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1c5a      	adds	r2, r3, #1
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80014d6:	697b      	ldr	r3, [r7, #20]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d018      	beq.n	8001524 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68da      	ldr	r2, [r3, #12]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fa:	441a      	add	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	429a      	cmp	r2, r3
 800150a:	d303      	bcc.n	8001514 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68d9      	ldr	r1, [r3, #12]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151c:	461a      	mov	r2, r3
 800151e:	6838      	ldr	r0, [r7, #0]
 8001520:	f006 fd67 	bl	8007ff2 <memcpy>
	}
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001534:	f001 fc66 	bl	8002e04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800153e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001540:	e011      	b.n	8001566 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001546:	2b00      	cmp	r3, #0
 8001548:	d012      	beq.n	8001570 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	3324      	adds	r3, #36	; 0x24
 800154e:	4618      	mov	r0, r3
 8001550:	f000 fd3c 	bl	8001fcc <xTaskRemoveFromEventList>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800155a:	f000 fe13 	bl	8002184 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	3b01      	subs	r3, #1
 8001562:	b2db      	uxtb	r3, r3
 8001564:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800156a:	2b00      	cmp	r3, #0
 800156c:	dce9      	bgt.n	8001542 <prvUnlockQueue+0x16>
 800156e:	e000      	b.n	8001572 <prvUnlockQueue+0x46>
					break;
 8001570:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	22ff      	movs	r2, #255	; 0xff
 8001576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800157a:	f001 fc73 	bl	8002e64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800157e:	f001 fc41 	bl	8002e04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001588:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800158a:	e011      	b.n	80015b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d012      	beq.n	80015ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3310      	adds	r3, #16
 8001598:	4618      	mov	r0, r3
 800159a:	f000 fd17 	bl	8001fcc <xTaskRemoveFromEventList>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80015a4:	f000 fdee 	bl	8002184 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80015a8:	7bbb      	ldrb	r3, [r7, #14]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80015b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	dce9      	bgt.n	800158c <prvUnlockQueue+0x60>
 80015b8:	e000      	b.n	80015bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80015ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	22ff      	movs	r2, #255	; 0xff
 80015c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80015c4:	f001 fc4e 	bl	8002e64 <vPortExitCritical>
}
 80015c8:	bf00      	nop
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80015d8:	f001 fc14 	bl	8002e04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d102      	bne.n	80015ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80015e4:	2301      	movs	r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	e001      	b.n	80015ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80015ee:	f001 fc39 	bl	8002e64 <vPortExitCritical>

	return xReturn;
 80015f2:	68fb      	ldr	r3, [r7, #12]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001604:	f001 fbfe 	bl	8002e04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001610:	429a      	cmp	r2, r3
 8001612:	d102      	bne.n	800161a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001614:	2301      	movs	r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	e001      	b.n	800161e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800161e:	f001 fc21 	bl	8002e64 <vPortExitCritical>

	return xReturn;
 8001622:	68fb      	ldr	r3, [r7, #12]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	e014      	b.n	8001666 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800163c:	4a0f      	ldr	r2, [pc, #60]	; (800167c <vQueueAddToRegistry+0x50>)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d10b      	bne.n	8001660 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001648:	490c      	ldr	r1, [pc, #48]	; (800167c <vQueueAddToRegistry+0x50>)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	683a      	ldr	r2, [r7, #0]
 800164e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001652:	4a0a      	ldr	r2, [pc, #40]	; (800167c <vQueueAddToRegistry+0x50>)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	4413      	add	r3, r2
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800165e:	e006      	b.n	800166e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	3301      	adds	r3, #1
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2b07      	cmp	r3, #7
 800166a:	d9e7      	bls.n	800163c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000d90 	.word	0x20000d90

08001680 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8001690:	f001 fbb8 	bl	8002e04 <vPortEnterCritical>
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800169a:	b25b      	sxtb	r3, r3
 800169c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016a0:	d103      	bne.n	80016aa <vQueueWaitForMessageRestricted+0x2a>
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80016b0:	b25b      	sxtb	r3, r3
 80016b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016b6:	d103      	bne.n	80016c0 <vQueueWaitForMessageRestricted+0x40>
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80016c0:	f001 fbd0 	bl	8002e64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d106      	bne.n	80016da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	3324      	adds	r3, #36	; 0x24
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	68b9      	ldr	r1, [r7, #8]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 fc4d 	bl	8001f74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80016da:	6978      	ldr	r0, [r7, #20]
 80016dc:	f7ff ff26 	bl	800152c <prvUnlockQueue>
	}
 80016e0:	bf00      	nop
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08e      	sub	sp, #56	; 0x38
 80016ec:	af04      	add	r7, sp, #16
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
 80016f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80016f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d10a      	bne.n	8001712 <xTaskCreateStatic+0x2a>
	__asm volatile
 80016fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001700:	f383 8811 	msr	BASEPRI, r3
 8001704:	f3bf 8f6f 	isb	sy
 8001708:	f3bf 8f4f 	dsb	sy
 800170c:	623b      	str	r3, [r7, #32]
}
 800170e:	bf00      	nop
 8001710:	e7fe      	b.n	8001710 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001714:	2b00      	cmp	r3, #0
 8001716:	d10a      	bne.n	800172e <xTaskCreateStatic+0x46>
	__asm volatile
 8001718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800171c:	f383 8811 	msr	BASEPRI, r3
 8001720:	f3bf 8f6f 	isb	sy
 8001724:	f3bf 8f4f 	dsb	sy
 8001728:	61fb      	str	r3, [r7, #28]
}
 800172a:	bf00      	nop
 800172c:	e7fe      	b.n	800172c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800172e:	235c      	movs	r3, #92	; 0x5c
 8001730:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	2b5c      	cmp	r3, #92	; 0x5c
 8001736:	d00a      	beq.n	800174e <xTaskCreateStatic+0x66>
	__asm volatile
 8001738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800173c:	f383 8811 	msr	BASEPRI, r3
 8001740:	f3bf 8f6f 	isb	sy
 8001744:	f3bf 8f4f 	dsb	sy
 8001748:	61bb      	str	r3, [r7, #24]
}
 800174a:	bf00      	nop
 800174c:	e7fe      	b.n	800174c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800174e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001752:	2b00      	cmp	r3, #0
 8001754:	d01e      	beq.n	8001794 <xTaskCreateStatic+0xac>
 8001756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01b      	beq.n	8001794 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800175c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001764:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	2202      	movs	r2, #2
 800176a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800176e:	2300      	movs	r3, #0
 8001770:	9303      	str	r3, [sp, #12]
 8001772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001774:	9302      	str	r3, [sp, #8]
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	68b9      	ldr	r1, [r7, #8]
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f000 f850 	bl	800182c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800178c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800178e:	f000 f8dd 	bl	800194c <prvAddNewTaskToReadyList>
 8001792:	e001      	b.n	8001798 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001798:	697b      	ldr	r3, [r7, #20]
	}
 800179a:	4618      	mov	r0, r3
 800179c:	3728      	adds	r7, #40	; 0x28
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b08c      	sub	sp, #48	; 0x30
 80017a6:	af04      	add	r7, sp, #16
 80017a8:	60f8      	str	r0, [r7, #12]
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	603b      	str	r3, [r7, #0]
 80017ae:	4613      	mov	r3, r2
 80017b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4618      	mov	r0, r3
 80017b8:	f001 fc46 	bl	8003048 <pvPortMalloc>
 80017bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d00e      	beq.n	80017e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80017c4:	205c      	movs	r0, #92	; 0x5c
 80017c6:	f001 fc3f 	bl	8003048 <pvPortMalloc>
 80017ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d003      	beq.n	80017da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	697a      	ldr	r2, [r7, #20]
 80017d6:	631a      	str	r2, [r3, #48]	; 0x30
 80017d8:	e005      	b.n	80017e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80017da:	6978      	ldr	r0, [r7, #20]
 80017dc:	f001 fd00 	bl	80031e0 <vPortFree>
 80017e0:	e001      	b.n	80017e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d017      	beq.n	800181c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	2200      	movs	r2, #0
 80017f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80017f4:	88fa      	ldrh	r2, [r7, #6]
 80017f6:	2300      	movs	r3, #0
 80017f8:	9303      	str	r3, [sp, #12]
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	9302      	str	r3, [sp, #8]
 80017fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001800:	9301      	str	r3, [sp, #4]
 8001802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	f000 f80e 	bl	800182c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001810:	69f8      	ldr	r0, [r7, #28]
 8001812:	f000 f89b 	bl	800194c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001816:	2301      	movs	r3, #1
 8001818:	61bb      	str	r3, [r7, #24]
 800181a:	e002      	b.n	8001822 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800181c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001820:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001822:	69bb      	ldr	r3, [r7, #24]
	}
 8001824:	4618      	mov	r0, r3
 8001826:	3720      	adds	r7, #32
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
 8001838:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800183a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800183c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	461a      	mov	r2, r3
 8001844:	21a5      	movs	r1, #165	; 0xa5
 8001846:	f006 fb63 	bl	8007f10 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800184a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800184c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001854:	3b01      	subs	r3, #1
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4413      	add	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	f023 0307 	bic.w	r3, r3, #7
 8001862:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00a      	beq.n	8001884 <prvInitialiseNewTask+0x58>
	__asm volatile
 800186e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001872:	f383 8811 	msr	BASEPRI, r3
 8001876:	f3bf 8f6f 	isb	sy
 800187a:	f3bf 8f4f 	dsb	sy
 800187e:	617b      	str	r3, [r7, #20]
}
 8001880:	bf00      	nop
 8001882:	e7fe      	b.n	8001882 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d01f      	beq.n	80018ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
 800188e:	e012      	b.n	80018b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	4413      	add	r3, r2
 8001896:	7819      	ldrb	r1, [r3, #0]
 8001898:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	4413      	add	r3, r2
 800189e:	3334      	adds	r3, #52	; 0x34
 80018a0:	460a      	mov	r2, r1
 80018a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80018a4:	68ba      	ldr	r2, [r7, #8]
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	4413      	add	r3, r2
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d006      	beq.n	80018be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	3301      	adds	r3, #1
 80018b4:	61fb      	str	r3, [r7, #28]
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	2b0f      	cmp	r3, #15
 80018ba:	d9e9      	bls.n	8001890 <prvInitialiseNewTask+0x64>
 80018bc:	e000      	b.n	80018c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80018be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80018c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018c2:	2200      	movs	r2, #0
 80018c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80018c8:	e003      	b.n	80018d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80018ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018cc:	2200      	movs	r2, #0
 80018ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80018d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d4:	2b37      	cmp	r3, #55	; 0x37
 80018d6:	d901      	bls.n	80018dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80018d8:	2337      	movs	r3, #55	; 0x37
 80018da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80018dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80018e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80018e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ea:	2200      	movs	r2, #0
 80018ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80018ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018f0:	3304      	adds	r3, #4
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff f978 	bl	8000be8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80018f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018fa:	3318      	adds	r3, #24
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff f973 	bl	8000be8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001906:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800190e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001910:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001916:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800191a:	2200      	movs	r2, #0
 800191c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800191e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	68f9      	ldr	r1, [r7, #12]
 800192a:	69b8      	ldr	r0, [r7, #24]
 800192c:	f001 f93a 	bl	8002ba4 <pxPortInitialiseStack>
 8001930:	4602      	mov	r2, r0
 8001932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001934:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800193c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001942:	bf00      	nop
 8001944:	3720      	adds	r7, #32
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001954:	f001 fa56 	bl	8002e04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001958:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <prvAddNewTaskToReadyList+0xc4>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	4a2c      	ldr	r2, [pc, #176]	; (8001a10 <prvAddNewTaskToReadyList+0xc4>)
 8001960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001962:	4b2c      	ldr	r3, [pc, #176]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d109      	bne.n	800197e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800196a:	4a2a      	ldr	r2, [pc, #168]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001970:	4b27      	ldr	r3, [pc, #156]	; (8001a10 <prvAddNewTaskToReadyList+0xc4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d110      	bne.n	800199a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001978:	f000 fc28 	bl	80021cc <prvInitialiseTaskLists>
 800197c:	e00d      	b.n	800199a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800197e:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <prvAddNewTaskToReadyList+0xcc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d109      	bne.n	800199a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001986:	4b23      	ldr	r3, [pc, #140]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	429a      	cmp	r2, r3
 8001992:	d802      	bhi.n	800199a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001994:	4a1f      	ldr	r2, [pc, #124]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800199a:	4b20      	ldr	r3, [pc, #128]	; (8001a1c <prvAddNewTaskToReadyList+0xd0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	3301      	adds	r3, #1
 80019a0:	4a1e      	ldr	r2, [pc, #120]	; (8001a1c <prvAddNewTaskToReadyList+0xd0>)
 80019a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80019a4:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <prvAddNewTaskToReadyList+0xd0>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019b0:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <prvAddNewTaskToReadyList+0xd4>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d903      	bls.n	80019c0 <prvAddNewTaskToReadyList+0x74>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019bc:	4a18      	ldr	r2, [pc, #96]	; (8001a20 <prvAddNewTaskToReadyList+0xd4>)
 80019be:	6013      	str	r3, [r2, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019c4:	4613      	mov	r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <prvAddNewTaskToReadyList+0xd8>)
 80019ce:	441a      	add	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	3304      	adds	r3, #4
 80019d4:	4619      	mov	r1, r3
 80019d6:	4610      	mov	r0, r2
 80019d8:	f7ff f913 	bl	8000c02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80019dc:	f001 fa42 	bl	8002e64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80019e0:	4b0d      	ldr	r3, [pc, #52]	; (8001a18 <prvAddNewTaskToReadyList+0xcc>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00e      	beq.n	8001a06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <prvAddNewTaskToReadyList+0xc8>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d207      	bcs.n	8001a06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <prvAddNewTaskToReadyList+0xdc>)
 80019f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	f3bf 8f4f 	dsb	sy
 8001a02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001a06:	bf00      	nop
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200012a4 	.word	0x200012a4
 8001a14:	20000dd0 	.word	0x20000dd0
 8001a18:	200012b0 	.word	0x200012b0
 8001a1c:	200012c0 	.word	0x200012c0
 8001a20:	200012ac 	.word	0x200012ac
 8001a24:	20000dd4 	.word	0x20000dd4
 8001a28:	e000ed04 	.word	0xe000ed04

08001a2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d017      	beq.n	8001a6e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001a3e:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <vTaskDelay+0x60>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00a      	beq.n	8001a5c <vTaskDelay+0x30>
	__asm volatile
 8001a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a4a:	f383 8811 	msr	BASEPRI, r3
 8001a4e:	f3bf 8f6f 	isb	sy
 8001a52:	f3bf 8f4f 	dsb	sy
 8001a56:	60bb      	str	r3, [r7, #8]
}
 8001a58:	bf00      	nop
 8001a5a:	e7fe      	b.n	8001a5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001a5c:	f000 f880 	bl	8001b60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001a60:	2100      	movs	r1, #0
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f000 fcfc 	bl	8002460 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001a68:	f000 f888 	bl	8001b7c <xTaskResumeAll>
 8001a6c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d107      	bne.n	8001a84 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <vTaskDelay+0x64>)
 8001a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	f3bf 8f4f 	dsb	sy
 8001a80:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001a84:	bf00      	nop
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	200012cc 	.word	0x200012cc
 8001a90:	e000ed04 	.word	0xe000ed04

08001a94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	; 0x28
 8001a98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001aa2:	463a      	mov	r2, r7
 8001aa4:	1d39      	adds	r1, r7, #4
 8001aa6:	f107 0308 	add.w	r3, r7, #8
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff f848 	bl	8000b40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001ab0:	6839      	ldr	r1, [r7, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	9202      	str	r2, [sp, #8]
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	2300      	movs	r3, #0
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	2300      	movs	r3, #0
 8001ac0:	460a      	mov	r2, r1
 8001ac2:	4921      	ldr	r1, [pc, #132]	; (8001b48 <vTaskStartScheduler+0xb4>)
 8001ac4:	4821      	ldr	r0, [pc, #132]	; (8001b4c <vTaskStartScheduler+0xb8>)
 8001ac6:	f7ff fe0f 	bl	80016e8 <xTaskCreateStatic>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a20      	ldr	r2, [pc, #128]	; (8001b50 <vTaskStartScheduler+0xbc>)
 8001ace:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <vTaskStartScheduler+0xbc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d002      	beq.n	8001ade <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e001      	b.n	8001ae2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d102      	bne.n	8001aee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8001ae8:	f000 fd0e 	bl	8002508 <xTimerCreateTimerTask>
 8001aec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d116      	bne.n	8001b22 <vTaskStartScheduler+0x8e>
	__asm volatile
 8001af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af8:	f383 8811 	msr	BASEPRI, r3
 8001afc:	f3bf 8f6f 	isb	sy
 8001b00:	f3bf 8f4f 	dsb	sy
 8001b04:	613b      	str	r3, [r7, #16]
}
 8001b06:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <vTaskStartScheduler+0xc0>)
 8001b0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <vTaskStartScheduler+0xc4>)
 8001b12:	2201      	movs	r2, #1
 8001b14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001b16:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <vTaskStartScheduler+0xc8>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001b1c:	f001 f8d0 	bl	8002cc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001b20:	e00e      	b.n	8001b40 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b28:	d10a      	bne.n	8001b40 <vTaskStartScheduler+0xac>
	__asm volatile
 8001b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b2e:	f383 8811 	msr	BASEPRI, r3
 8001b32:	f3bf 8f6f 	isb	sy
 8001b36:	f3bf 8f4f 	dsb	sy
 8001b3a:	60fb      	str	r3, [r7, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	e7fe      	b.n	8001b3e <vTaskStartScheduler+0xaa>
}
 8001b40:	bf00      	nop
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	08008c14 	.word	0x08008c14
 8001b4c:	0800219d 	.word	0x0800219d
 8001b50:	200012c8 	.word	0x200012c8
 8001b54:	200012c4 	.word	0x200012c4
 8001b58:	200012b0 	.word	0x200012b0
 8001b5c:	200012a8 	.word	0x200012a8

08001b60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001b64:	4b04      	ldr	r3, [pc, #16]	; (8001b78 <vTaskSuspendAll+0x18>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	4a03      	ldr	r2, [pc, #12]	; (8001b78 <vTaskSuspendAll+0x18>)
 8001b6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	200012cc 	.word	0x200012cc

08001b7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001b8a:	4b42      	ldr	r3, [pc, #264]	; (8001c94 <xTaskResumeAll+0x118>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10a      	bne.n	8001ba8 <xTaskResumeAll+0x2c>
	__asm volatile
 8001b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b96:	f383 8811 	msr	BASEPRI, r3
 8001b9a:	f3bf 8f6f 	isb	sy
 8001b9e:	f3bf 8f4f 	dsb	sy
 8001ba2:	603b      	str	r3, [r7, #0]
}
 8001ba4:	bf00      	nop
 8001ba6:	e7fe      	b.n	8001ba6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001ba8:	f001 f92c 	bl	8002e04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001bac:	4b39      	ldr	r3, [pc, #228]	; (8001c94 <xTaskResumeAll+0x118>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	4a38      	ldr	r2, [pc, #224]	; (8001c94 <xTaskResumeAll+0x118>)
 8001bb4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001bb6:	4b37      	ldr	r3, [pc, #220]	; (8001c94 <xTaskResumeAll+0x118>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d162      	bne.n	8001c84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001bbe:	4b36      	ldr	r3, [pc, #216]	; (8001c98 <xTaskResumeAll+0x11c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d05e      	beq.n	8001c84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001bc6:	e02f      	b.n	8001c28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001bc8:	4b34      	ldr	r3, [pc, #208]	; (8001c9c <xTaskResumeAll+0x120>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3318      	adds	r3, #24
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff f871 	bl	8000cbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff f86c 	bl	8000cbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001be8:	4b2d      	ldr	r3, [pc, #180]	; (8001ca0 <xTaskResumeAll+0x124>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d903      	bls.n	8001bf8 <xTaskResumeAll+0x7c>
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf4:	4a2a      	ldr	r2, [pc, #168]	; (8001ca0 <xTaskResumeAll+0x124>)
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4a27      	ldr	r2, [pc, #156]	; (8001ca4 <xTaskResumeAll+0x128>)
 8001c06:	441a      	add	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	f7fe fff7 	bl	8000c02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c18:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <xTaskResumeAll+0x12c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d302      	bcc.n	8001c28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8001c22:	4b22      	ldr	r3, [pc, #136]	; (8001cac <xTaskResumeAll+0x130>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001c28:	4b1c      	ldr	r3, [pc, #112]	; (8001c9c <xTaskResumeAll+0x120>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1cb      	bne.n	8001bc8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001c36:	f000 fb67 	bl	8002308 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <xTaskResumeAll+0x134>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d010      	beq.n	8001c68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001c46:	f000 f859 	bl	8001cfc <xTaskIncrementTick>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8001c50:	4b16      	ldr	r3, [pc, #88]	; (8001cac <xTaskResumeAll+0x130>)
 8001c52:	2201      	movs	r2, #1
 8001c54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f1      	bne.n	8001c46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8001c62:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <xTaskResumeAll+0x134>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001c68:	4b10      	ldr	r3, [pc, #64]	; (8001cac <xTaskResumeAll+0x130>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d009      	beq.n	8001c84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001c70:	2301      	movs	r3, #1
 8001c72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001c74:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <xTaskResumeAll+0x138>)
 8001c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	f3bf 8f4f 	dsb	sy
 8001c80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001c84:	f001 f8ee 	bl	8002e64 <vPortExitCritical>

	return xAlreadyYielded;
 8001c88:	68bb      	ldr	r3, [r7, #8]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200012cc 	.word	0x200012cc
 8001c98:	200012a4 	.word	0x200012a4
 8001c9c:	20001264 	.word	0x20001264
 8001ca0:	200012ac 	.word	0x200012ac
 8001ca4:	20000dd4 	.word	0x20000dd4
 8001ca8:	20000dd0 	.word	0x20000dd0
 8001cac:	200012b8 	.word	0x200012b8
 8001cb0:	200012b4 	.word	0x200012b4
 8001cb4:	e000ed04 	.word	0xe000ed04

08001cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <xTaskGetTickCount+0x1c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001cc4:	687b      	ldr	r3, [r7, #4]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	200012a8 	.word	0x200012a8

08001cd8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001cde:	f001 f973 	bl	8002fc8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8001ce6:	4b04      	ldr	r3, [pc, #16]	; (8001cf8 <xTaskGetTickCountFromISR+0x20>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001cec:	683b      	ldr	r3, [r7, #0]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	200012a8 	.word	0x200012a8

08001cfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001d06:	4b4f      	ldr	r3, [pc, #316]	; (8001e44 <xTaskIncrementTick+0x148>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 808f 	bne.w	8001e2e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001d10:	4b4d      	ldr	r3, [pc, #308]	; (8001e48 <xTaskIncrementTick+0x14c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3301      	adds	r3, #1
 8001d16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001d18:	4a4b      	ldr	r2, [pc, #300]	; (8001e48 <xTaskIncrementTick+0x14c>)
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d120      	bne.n	8001d66 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8001d24:	4b49      	ldr	r3, [pc, #292]	; (8001e4c <xTaskIncrementTick+0x150>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00a      	beq.n	8001d44 <xTaskIncrementTick+0x48>
	__asm volatile
 8001d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d32:	f383 8811 	msr	BASEPRI, r3
 8001d36:	f3bf 8f6f 	isb	sy
 8001d3a:	f3bf 8f4f 	dsb	sy
 8001d3e:	603b      	str	r3, [r7, #0]
}
 8001d40:	bf00      	nop
 8001d42:	e7fe      	b.n	8001d42 <xTaskIncrementTick+0x46>
 8001d44:	4b41      	ldr	r3, [pc, #260]	; (8001e4c <xTaskIncrementTick+0x150>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b41      	ldr	r3, [pc, #260]	; (8001e50 <xTaskIncrementTick+0x154>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a3f      	ldr	r2, [pc, #252]	; (8001e4c <xTaskIncrementTick+0x150>)
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	4a3f      	ldr	r2, [pc, #252]	; (8001e50 <xTaskIncrementTick+0x154>)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	4b3e      	ldr	r3, [pc, #248]	; (8001e54 <xTaskIncrementTick+0x158>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	4a3d      	ldr	r2, [pc, #244]	; (8001e54 <xTaskIncrementTick+0x158>)
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	f000 fad1 	bl	8002308 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001d66:	4b3c      	ldr	r3, [pc, #240]	; (8001e58 <xTaskIncrementTick+0x15c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d349      	bcc.n	8001e04 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d70:	4b36      	ldr	r3, [pc, #216]	; (8001e4c <xTaskIncrementTick+0x150>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d104      	bne.n	8001d84 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d7a:	4b37      	ldr	r3, [pc, #220]	; (8001e58 <xTaskIncrementTick+0x15c>)
 8001d7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d80:	601a      	str	r2, [r3, #0]
					break;
 8001d82:	e03f      	b.n	8001e04 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d84:	4b31      	ldr	r3, [pc, #196]	; (8001e4c <xTaskIncrementTick+0x150>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d203      	bcs.n	8001da4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001d9c:	4a2e      	ldr	r2, [pc, #184]	; (8001e58 <xTaskIncrementTick+0x15c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001da2:	e02f      	b.n	8001e04 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	3304      	adds	r3, #4
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe ff87 	bl	8000cbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d004      	beq.n	8001dc0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	3318      	adds	r3, #24
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7fe ff7e 	bl	8000cbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc4:	4b25      	ldr	r3, [pc, #148]	; (8001e5c <xTaskIncrementTick+0x160>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d903      	bls.n	8001dd4 <xTaskIncrementTick+0xd8>
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd0:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <xTaskIncrementTick+0x160>)
 8001dd2:	6013      	str	r3, [r2, #0]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd8:	4613      	mov	r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4a1f      	ldr	r2, [pc, #124]	; (8001e60 <xTaskIncrementTick+0x164>)
 8001de2:	441a      	add	r2, r3
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	3304      	adds	r3, #4
 8001de8:	4619      	mov	r1, r3
 8001dea:	4610      	mov	r0, r2
 8001dec:	f7fe ff09 	bl	8000c02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001df4:	4b1b      	ldr	r3, [pc, #108]	; (8001e64 <xTaskIncrementTick+0x168>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d3b8      	bcc.n	8001d70 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e02:	e7b5      	b.n	8001d70 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001e04:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <xTaskIncrementTick+0x168>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e0a:	4915      	ldr	r1, [pc, #84]	; (8001e60 <xTaskIncrementTick+0x164>)
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d901      	bls.n	8001e20 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <xTaskIncrementTick+0x16c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d007      	beq.n	8001e38 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	617b      	str	r3, [r7, #20]
 8001e2c:	e004      	b.n	8001e38 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001e2e:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <xTaskIncrementTick+0x170>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	3301      	adds	r3, #1
 8001e34:	4a0d      	ldr	r2, [pc, #52]	; (8001e6c <xTaskIncrementTick+0x170>)
 8001e36:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001e38:	697b      	ldr	r3, [r7, #20]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	200012cc 	.word	0x200012cc
 8001e48:	200012a8 	.word	0x200012a8
 8001e4c:	2000125c 	.word	0x2000125c
 8001e50:	20001260 	.word	0x20001260
 8001e54:	200012bc 	.word	0x200012bc
 8001e58:	200012c4 	.word	0x200012c4
 8001e5c:	200012ac 	.word	0x200012ac
 8001e60:	20000dd4 	.word	0x20000dd4
 8001e64:	20000dd0 	.word	0x20000dd0
 8001e68:	200012b8 	.word	0x200012b8
 8001e6c:	200012b4 	.word	0x200012b4

08001e70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001e76:	4b28      	ldr	r3, [pc, #160]	; (8001f18 <vTaskSwitchContext+0xa8>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001e7e:	4b27      	ldr	r3, [pc, #156]	; (8001f1c <vTaskSwitchContext+0xac>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001e84:	e041      	b.n	8001f0a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8001e86:	4b25      	ldr	r3, [pc, #148]	; (8001f1c <vTaskSwitchContext+0xac>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e8c:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <vTaskSwitchContext+0xb0>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	e010      	b.n	8001eb6 <vTaskSwitchContext+0x46>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10a      	bne.n	8001eb0 <vTaskSwitchContext+0x40>
	__asm volatile
 8001e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e9e:	f383 8811 	msr	BASEPRI, r3
 8001ea2:	f3bf 8f6f 	isb	sy
 8001ea6:	f3bf 8f4f 	dsb	sy
 8001eaa:	607b      	str	r3, [r7, #4]
}
 8001eac:	bf00      	nop
 8001eae:	e7fe      	b.n	8001eae <vTaskSwitchContext+0x3e>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	491b      	ldr	r1, [pc, #108]	; (8001f24 <vTaskSwitchContext+0xb4>)
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	440b      	add	r3, r1
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0e4      	beq.n	8001e94 <vTaskSwitchContext+0x24>
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4a13      	ldr	r2, [pc, #76]	; (8001f24 <vTaskSwitchContext+0xb4>)
 8001ed6:	4413      	add	r3, r2
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	685a      	ldr	r2, [r3, #4]
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	3308      	adds	r3, #8
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d104      	bne.n	8001efa <vTaskSwitchContext+0x8a>
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	4a09      	ldr	r2, [pc, #36]	; (8001f28 <vTaskSwitchContext+0xb8>)
 8001f02:	6013      	str	r3, [r2, #0]
 8001f04:	4a06      	ldr	r2, [pc, #24]	; (8001f20 <vTaskSwitchContext+0xb0>)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6013      	str	r3, [r2, #0]
}
 8001f0a:	bf00      	nop
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	200012cc 	.word	0x200012cc
 8001f1c:	200012b8 	.word	0x200012b8
 8001f20:	200012ac 	.word	0x200012ac
 8001f24:	20000dd4 	.word	0x20000dd4
 8001f28:	20000dd0 	.word	0x20000dd0

08001f2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d10a      	bne.n	8001f52 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8001f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f40:	f383 8811 	msr	BASEPRI, r3
 8001f44:	f3bf 8f6f 	isb	sy
 8001f48:	f3bf 8f4f 	dsb	sy
 8001f4c:	60fb      	str	r3, [r7, #12]
}
 8001f4e:	bf00      	nop
 8001f50:	e7fe      	b.n	8001f50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001f52:	4b07      	ldr	r3, [pc, #28]	; (8001f70 <vTaskPlaceOnEventList+0x44>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	3318      	adds	r3, #24
 8001f58:	4619      	mov	r1, r3
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7fe fe75 	bl	8000c4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001f60:	2101      	movs	r1, #1
 8001f62:	6838      	ldr	r0, [r7, #0]
 8001f64:	f000 fa7c 	bl	8002460 <prvAddCurrentTaskToDelayedList>
}
 8001f68:	bf00      	nop
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000dd0 	.word	0x20000dd0

08001f74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10a      	bne.n	8001f9c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8001f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f8a:	f383 8811 	msr	BASEPRI, r3
 8001f8e:	f3bf 8f6f 	isb	sy
 8001f92:	f3bf 8f4f 	dsb	sy
 8001f96:	617b      	str	r3, [r7, #20]
}
 8001f98:	bf00      	nop
 8001f9a:	e7fe      	b.n	8001f9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3318      	adds	r3, #24
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	68f8      	ldr	r0, [r7, #12]
 8001fa6:	f7fe fe2c 	bl	8000c02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d002      	beq.n	8001fb6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8001fb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001fb4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	68b8      	ldr	r0, [r7, #8]
 8001fba:	f000 fa51 	bl	8002460 <prvAddCurrentTaskToDelayedList>
	}
 8001fbe:	bf00      	nop
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000dd0 	.word	0x20000dd0

08001fcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d10a      	bne.n	8001ff8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8001fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe6:	f383 8811 	msr	BASEPRI, r3
 8001fea:	f3bf 8f6f 	isb	sy
 8001fee:	f3bf 8f4f 	dsb	sy
 8001ff2:	60fb      	str	r3, [r7, #12]
}
 8001ff4:	bf00      	nop
 8001ff6:	e7fe      	b.n	8001ff6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	3318      	adds	r3, #24
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe fe5d 	bl	8000cbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002002:	4b1e      	ldr	r3, [pc, #120]	; (800207c <xTaskRemoveFromEventList+0xb0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d11d      	bne.n	8002046 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	3304      	adds	r3, #4
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fe54 	bl	8000cbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002018:	4b19      	ldr	r3, [pc, #100]	; (8002080 <xTaskRemoveFromEventList+0xb4>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	429a      	cmp	r2, r3
 800201e:	d903      	bls.n	8002028 <xTaskRemoveFromEventList+0x5c>
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002024:	4a16      	ldr	r2, [pc, #88]	; (8002080 <xTaskRemoveFromEventList+0xb4>)
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800202c:	4613      	mov	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4413      	add	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4a13      	ldr	r2, [pc, #76]	; (8002084 <xTaskRemoveFromEventList+0xb8>)
 8002036:	441a      	add	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	3304      	adds	r3, #4
 800203c:	4619      	mov	r1, r3
 800203e:	4610      	mov	r0, r2
 8002040:	f7fe fddf 	bl	8000c02 <vListInsertEnd>
 8002044:	e005      	b.n	8002052 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	3318      	adds	r3, #24
 800204a:	4619      	mov	r1, r3
 800204c:	480e      	ldr	r0, [pc, #56]	; (8002088 <xTaskRemoveFromEventList+0xbc>)
 800204e:	f7fe fdd8 	bl	8000c02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <xTaskRemoveFromEventList+0xc0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	429a      	cmp	r2, r3
 800205e:	d905      	bls.n	800206c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002060:	2301      	movs	r3, #1
 8002062:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <xTaskRemoveFromEventList+0xc4>)
 8002066:	2201      	movs	r2, #1
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	e001      	b.n	8002070 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002070:	697b      	ldr	r3, [r7, #20]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	200012cc 	.word	0x200012cc
 8002080:	200012ac 	.word	0x200012ac
 8002084:	20000dd4 	.word	0x20000dd4
 8002088:	20001264 	.word	0x20001264
 800208c:	20000dd0 	.word	0x20000dd0
 8002090:	200012b8 	.word	0x200012b8

08002094 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <vTaskInternalSetTimeOutState+0x24>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <vTaskInternalSetTimeOutState+0x28>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	605a      	str	r2, [r3, #4]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	200012bc 	.word	0x200012bc
 80020bc:	200012a8 	.word	0x200012a8

080020c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b088      	sub	sp, #32
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d10a      	bne.n	80020e6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80020d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020d4:	f383 8811 	msr	BASEPRI, r3
 80020d8:	f3bf 8f6f 	isb	sy
 80020dc:	f3bf 8f4f 	dsb	sy
 80020e0:	613b      	str	r3, [r7, #16]
}
 80020e2:	bf00      	nop
 80020e4:	e7fe      	b.n	80020e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10a      	bne.n	8002102 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80020ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020f0:	f383 8811 	msr	BASEPRI, r3
 80020f4:	f3bf 8f6f 	isb	sy
 80020f8:	f3bf 8f4f 	dsb	sy
 80020fc:	60fb      	str	r3, [r7, #12]
}
 80020fe:	bf00      	nop
 8002100:	e7fe      	b.n	8002100 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002102:	f000 fe7f 	bl	8002e04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002106:	4b1d      	ldr	r3, [pc, #116]	; (800217c <xTaskCheckForTimeOut+0xbc>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800211e:	d102      	bne.n	8002126 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002120:	2300      	movs	r3, #0
 8002122:	61fb      	str	r3, [r7, #28]
 8002124:	e023      	b.n	800216e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4b15      	ldr	r3, [pc, #84]	; (8002180 <xTaskCheckForTimeOut+0xc0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d007      	beq.n	8002142 <xTaskCheckForTimeOut+0x82>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	429a      	cmp	r2, r3
 800213a:	d302      	bcc.n	8002142 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800213c:	2301      	movs	r3, #1
 800213e:	61fb      	str	r3, [r7, #28]
 8002140:	e015      	b.n	800216e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	697a      	ldr	r2, [r7, #20]
 8002148:	429a      	cmp	r2, r3
 800214a:	d20b      	bcs.n	8002164 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	1ad2      	subs	r2, r2, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f7ff ff9b 	bl	8002094 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800215e:	2300      	movs	r3, #0
 8002160:	61fb      	str	r3, [r7, #28]
 8002162:	e004      	b.n	800216e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800216a:	2301      	movs	r3, #1
 800216c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800216e:	f000 fe79 	bl	8002e64 <vPortExitCritical>

	return xReturn;
 8002172:	69fb      	ldr	r3, [r7, #28]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3720      	adds	r7, #32
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	200012a8 	.word	0x200012a8
 8002180:	200012bc 	.word	0x200012bc

08002184 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002188:	4b03      	ldr	r3, [pc, #12]	; (8002198 <vTaskMissedYield+0x14>)
 800218a:	2201      	movs	r2, #1
 800218c:	601a      	str	r2, [r3, #0]
}
 800218e:	bf00      	nop
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	200012b8 	.word	0x200012b8

0800219c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80021a4:	f000 f852 	bl	800224c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <prvIdleTask+0x28>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d9f9      	bls.n	80021a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <prvIdleTask+0x2c>)
 80021b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	f3bf 8f4f 	dsb	sy
 80021bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80021c0:	e7f0      	b.n	80021a4 <prvIdleTask+0x8>
 80021c2:	bf00      	nop
 80021c4:	20000dd4 	.word	0x20000dd4
 80021c8:	e000ed04 	.word	0xe000ed04

080021cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80021d2:	2300      	movs	r3, #0
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	e00c      	b.n	80021f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4a12      	ldr	r2, [pc, #72]	; (800222c <prvInitialiseTaskLists+0x60>)
 80021e4:	4413      	add	r3, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7fe fcde 	bl	8000ba8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3301      	adds	r3, #1
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b37      	cmp	r3, #55	; 0x37
 80021f6:	d9ef      	bls.n	80021d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80021f8:	480d      	ldr	r0, [pc, #52]	; (8002230 <prvInitialiseTaskLists+0x64>)
 80021fa:	f7fe fcd5 	bl	8000ba8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80021fe:	480d      	ldr	r0, [pc, #52]	; (8002234 <prvInitialiseTaskLists+0x68>)
 8002200:	f7fe fcd2 	bl	8000ba8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002204:	480c      	ldr	r0, [pc, #48]	; (8002238 <prvInitialiseTaskLists+0x6c>)
 8002206:	f7fe fccf 	bl	8000ba8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800220a:	480c      	ldr	r0, [pc, #48]	; (800223c <prvInitialiseTaskLists+0x70>)
 800220c:	f7fe fccc 	bl	8000ba8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002210:	480b      	ldr	r0, [pc, #44]	; (8002240 <prvInitialiseTaskLists+0x74>)
 8002212:	f7fe fcc9 	bl	8000ba8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <prvInitialiseTaskLists+0x78>)
 8002218:	4a05      	ldr	r2, [pc, #20]	; (8002230 <prvInitialiseTaskLists+0x64>)
 800221a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800221c:	4b0a      	ldr	r3, [pc, #40]	; (8002248 <prvInitialiseTaskLists+0x7c>)
 800221e:	4a05      	ldr	r2, [pc, #20]	; (8002234 <prvInitialiseTaskLists+0x68>)
 8002220:	601a      	str	r2, [r3, #0]
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000dd4 	.word	0x20000dd4
 8002230:	20001234 	.word	0x20001234
 8002234:	20001248 	.word	0x20001248
 8002238:	20001264 	.word	0x20001264
 800223c:	20001278 	.word	0x20001278
 8002240:	20001290 	.word	0x20001290
 8002244:	2000125c 	.word	0x2000125c
 8002248:	20001260 	.word	0x20001260

0800224c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002252:	e019      	b.n	8002288 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002254:	f000 fdd6 	bl	8002e04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002258:	4b10      	ldr	r3, [pc, #64]	; (800229c <prvCheckTasksWaitingTermination+0x50>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3304      	adds	r3, #4
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe fd29 	bl	8000cbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800226a:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <prvCheckTasksWaitingTermination+0x54>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	3b01      	subs	r3, #1
 8002270:	4a0b      	ldr	r2, [pc, #44]	; (80022a0 <prvCheckTasksWaitingTermination+0x54>)
 8002272:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <prvCheckTasksWaitingTermination+0x58>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	3b01      	subs	r3, #1
 800227a:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <prvCheckTasksWaitingTermination+0x58>)
 800227c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800227e:	f000 fdf1 	bl	8002e64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f810 	bl	80022a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <prvCheckTasksWaitingTermination+0x58>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1e1      	bne.n	8002254 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20001278 	.word	0x20001278
 80022a0:	200012a4 	.word	0x200012a4
 80022a4:	2000128c 	.word	0x2000128c

080022a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d108      	bne.n	80022cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	4618      	mov	r0, r3
 80022c0:	f000 ff8e 	bl	80031e0 <vPortFree>
				vPortFree( pxTCB );
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 ff8b 	bl	80031e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80022ca:	e018      	b.n	80022fe <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d103      	bne.n	80022de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 ff82 	bl	80031e0 <vPortFree>
	}
 80022dc:	e00f      	b.n	80022fe <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d00a      	beq.n	80022fe <prvDeleteTCB+0x56>
	__asm volatile
 80022e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ec:	f383 8811 	msr	BASEPRI, r3
 80022f0:	f3bf 8f6f 	isb	sy
 80022f4:	f3bf 8f4f 	dsb	sy
 80022f8:	60fb      	str	r3, [r7, #12]
}
 80022fa:	bf00      	nop
 80022fc:	e7fe      	b.n	80022fc <prvDeleteTCB+0x54>
	}
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800230e:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <prvResetNextTaskUnblockTime+0x38>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d104      	bne.n	8002322 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <prvResetNextTaskUnblockTime+0x3c>)
 800231a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800231e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002320:	e008      	b.n	8002334 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002322:	4b07      	ldr	r3, [pc, #28]	; (8002340 <prvResetNextTaskUnblockTime+0x38>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a04      	ldr	r2, [pc, #16]	; (8002344 <prvResetNextTaskUnblockTime+0x3c>)
 8002332:	6013      	str	r3, [r2, #0]
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	2000125c 	.word	0x2000125c
 8002344:	200012c4 	.word	0x200012c4

08002348 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <xTaskGetSchedulerState+0x34>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d102      	bne.n	800235c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002356:	2301      	movs	r3, #1
 8002358:	607b      	str	r3, [r7, #4]
 800235a:	e008      	b.n	800236e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800235c:	4b08      	ldr	r3, [pc, #32]	; (8002380 <xTaskGetSchedulerState+0x38>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d102      	bne.n	800236a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002364:	2302      	movs	r3, #2
 8002366:	607b      	str	r3, [r7, #4]
 8002368:	e001      	b.n	800236e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800236a:	2300      	movs	r3, #0
 800236c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800236e:	687b      	ldr	r3, [r7, #4]
	}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	200012b0 	.word	0x200012b0
 8002380:	200012cc 	.word	0x200012cc

08002384 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d056      	beq.n	8002448 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800239a:	4b2e      	ldr	r3, [pc, #184]	; (8002454 <xTaskPriorityDisinherit+0xd0>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d00a      	beq.n	80023ba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80023a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023a8:	f383 8811 	msr	BASEPRI, r3
 80023ac:	f3bf 8f6f 	isb	sy
 80023b0:	f3bf 8f4f 	dsb	sy
 80023b4:	60fb      	str	r3, [r7, #12]
}
 80023b6:	bf00      	nop
 80023b8:	e7fe      	b.n	80023b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10a      	bne.n	80023d8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80023c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c6:	f383 8811 	msr	BASEPRI, r3
 80023ca:	f3bf 8f6f 	isb	sy
 80023ce:	f3bf 8f4f 	dsb	sy
 80023d2:	60bb      	str	r3, [r7, #8]
}
 80023d4:	bf00      	nop
 80023d6:	e7fe      	b.n	80023d6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023dc:	1e5a      	subs	r2, r3, #1
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d02c      	beq.n	8002448 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d128      	bne.n	8002448 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	3304      	adds	r3, #4
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe fc5e 	bl	8000cbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002418:	4b0f      	ldr	r3, [pc, #60]	; (8002458 <xTaskPriorityDisinherit+0xd4>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	429a      	cmp	r2, r3
 800241e:	d903      	bls.n	8002428 <xTaskPriorityDisinherit+0xa4>
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002424:	4a0c      	ldr	r2, [pc, #48]	; (8002458 <xTaskPriorityDisinherit+0xd4>)
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4a09      	ldr	r2, [pc, #36]	; (800245c <xTaskPriorityDisinherit+0xd8>)
 8002436:	441a      	add	r2, r3
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	3304      	adds	r3, #4
 800243c:	4619      	mov	r1, r3
 800243e:	4610      	mov	r0, r2
 8002440:	f7fe fbdf 	bl	8000c02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002444:	2301      	movs	r3, #1
 8002446:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002448:	697b      	ldr	r3, [r7, #20]
	}
 800244a:	4618      	mov	r0, r3
 800244c:	3718      	adds	r7, #24
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000dd0 	.word	0x20000dd0
 8002458:	200012ac 	.word	0x200012ac
 800245c:	20000dd4 	.word	0x20000dd4

08002460 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800246a:	4b21      	ldr	r3, [pc, #132]	; (80024f0 <prvAddCurrentTaskToDelayedList+0x90>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002470:	4b20      	ldr	r3, [pc, #128]	; (80024f4 <prvAddCurrentTaskToDelayedList+0x94>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	3304      	adds	r3, #4
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe fc20 	bl	8000cbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002482:	d10a      	bne.n	800249a <prvAddCurrentTaskToDelayedList+0x3a>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d007      	beq.n	800249a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800248a:	4b1a      	ldr	r3, [pc, #104]	; (80024f4 <prvAddCurrentTaskToDelayedList+0x94>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	3304      	adds	r3, #4
 8002490:	4619      	mov	r1, r3
 8002492:	4819      	ldr	r0, [pc, #100]	; (80024f8 <prvAddCurrentTaskToDelayedList+0x98>)
 8002494:	f7fe fbb5 	bl	8000c02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002498:	e026      	b.n	80024e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4413      	add	r3, r2
 80024a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024a2:	4b14      	ldr	r3, [pc, #80]	; (80024f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d209      	bcs.n	80024c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024b2:	4b12      	ldr	r3, [pc, #72]	; (80024fc <prvAddCurrentTaskToDelayedList+0x9c>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	3304      	adds	r3, #4
 80024bc:	4619      	mov	r1, r3
 80024be:	4610      	mov	r0, r2
 80024c0:	f7fe fbc3 	bl	8000c4a <vListInsert>
}
 80024c4:	e010      	b.n	80024e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024c6:	4b0e      	ldr	r3, [pc, #56]	; (8002500 <prvAddCurrentTaskToDelayedList+0xa0>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	3304      	adds	r3, #4
 80024d0:	4619      	mov	r1, r3
 80024d2:	4610      	mov	r0, r2
 80024d4:	f7fe fbb9 	bl	8000c4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80024d8:	4b0a      	ldr	r3, [pc, #40]	; (8002504 <prvAddCurrentTaskToDelayedList+0xa4>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d202      	bcs.n	80024e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80024e2:	4a08      	ldr	r2, [pc, #32]	; (8002504 <prvAddCurrentTaskToDelayedList+0xa4>)
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	6013      	str	r3, [r2, #0]
}
 80024e8:	bf00      	nop
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	200012a8 	.word	0x200012a8
 80024f4:	20000dd0 	.word	0x20000dd0
 80024f8:	20001290 	.word	0x20001290
 80024fc:	20001260 	.word	0x20001260
 8002500:	2000125c 	.word	0x2000125c
 8002504:	200012c4 	.word	0x200012c4

08002508 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	; 0x28
 800250c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002512:	f000 fb07 	bl	8002b24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002516:	4b1c      	ldr	r3, [pc, #112]	; (8002588 <xTimerCreateTimerTask+0x80>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d021      	beq.n	8002562 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002526:	1d3a      	adds	r2, r7, #4
 8002528:	f107 0108 	add.w	r1, r7, #8
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe fb1f 	bl	8000b74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	68fa      	ldr	r2, [r7, #12]
 800253c:	9202      	str	r2, [sp, #8]
 800253e:	9301      	str	r3, [sp, #4]
 8002540:	2302      	movs	r3, #2
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	2300      	movs	r3, #0
 8002546:	460a      	mov	r2, r1
 8002548:	4910      	ldr	r1, [pc, #64]	; (800258c <xTimerCreateTimerTask+0x84>)
 800254a:	4811      	ldr	r0, [pc, #68]	; (8002590 <xTimerCreateTimerTask+0x88>)
 800254c:	f7ff f8cc 	bl	80016e8 <xTaskCreateStatic>
 8002550:	4603      	mov	r3, r0
 8002552:	4a10      	ldr	r2, [pc, #64]	; (8002594 <xTimerCreateTimerTask+0x8c>)
 8002554:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002556:	4b0f      	ldr	r3, [pc, #60]	; (8002594 <xTimerCreateTimerTask+0x8c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800255e:	2301      	movs	r3, #1
 8002560:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10a      	bne.n	800257e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8002568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800256c:	f383 8811 	msr	BASEPRI, r3
 8002570:	f3bf 8f6f 	isb	sy
 8002574:	f3bf 8f4f 	dsb	sy
 8002578:	613b      	str	r3, [r7, #16]
}
 800257a:	bf00      	nop
 800257c:	e7fe      	b.n	800257c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800257e:	697b      	ldr	r3, [r7, #20]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20001300 	.word	0x20001300
 800258c:	08008c1c 	.word	0x08008c1c
 8002590:	080026cd 	.word	0x080026cd
 8002594:	20001304 	.word	0x20001304

08002598 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b08a      	sub	sp, #40	; 0x28
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
 80025a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80025a6:	2300      	movs	r3, #0
 80025a8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10a      	bne.n	80025c6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80025b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025b4:	f383 8811 	msr	BASEPRI, r3
 80025b8:	f3bf 8f6f 	isb	sy
 80025bc:	f3bf 8f4f 	dsb	sy
 80025c0:	623b      	str	r3, [r7, #32]
}
 80025c2:	bf00      	nop
 80025c4:	e7fe      	b.n	80025c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80025c6:	4b1a      	ldr	r3, [pc, #104]	; (8002630 <xTimerGenericCommand+0x98>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d02a      	beq.n	8002624 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	2b05      	cmp	r3, #5
 80025de:	dc18      	bgt.n	8002612 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80025e0:	f7ff feb2 	bl	8002348 <xTaskGetSchedulerState>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d109      	bne.n	80025fe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80025ea:	4b11      	ldr	r3, [pc, #68]	; (8002630 <xTimerGenericCommand+0x98>)
 80025ec:	6818      	ldr	r0, [r3, #0]
 80025ee:	f107 0110 	add.w	r1, r7, #16
 80025f2:	2300      	movs	r3, #0
 80025f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025f6:	f7fe fc8f 	bl	8000f18 <xQueueGenericSend>
 80025fa:	6278      	str	r0, [r7, #36]	; 0x24
 80025fc:	e012      	b.n	8002624 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80025fe:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <xTimerGenericCommand+0x98>)
 8002600:	6818      	ldr	r0, [r3, #0]
 8002602:	f107 0110 	add.w	r1, r7, #16
 8002606:	2300      	movs	r3, #0
 8002608:	2200      	movs	r2, #0
 800260a:	f7fe fc85 	bl	8000f18 <xQueueGenericSend>
 800260e:	6278      	str	r0, [r7, #36]	; 0x24
 8002610:	e008      	b.n	8002624 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002612:	4b07      	ldr	r3, [pc, #28]	; (8002630 <xTimerGenericCommand+0x98>)
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	f107 0110 	add.w	r1, r7, #16
 800261a:	2300      	movs	r3, #0
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	f7fe fd79 	bl	8001114 <xQueueGenericSendFromISR>
 8002622:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002626:	4618      	mov	r0, r3
 8002628:	3728      	adds	r7, #40	; 0x28
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20001300 	.word	0x20001300

08002634 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b088      	sub	sp, #32
 8002638:	af02      	add	r7, sp, #8
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800263e:	4b22      	ldr	r3, [pc, #136]	; (80026c8 <prvProcessExpiredTimer+0x94>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	3304      	adds	r3, #4
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fb35 	bl	8000cbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d022      	beq.n	80026a6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	699a      	ldr	r2, [r3, #24]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	18d1      	adds	r1, r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	6978      	ldr	r0, [r7, #20]
 800266e:	f000 f8d1 	bl	8002814 <prvInsertTimerInActiveList>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d01f      	beq.n	80026b8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002678:	2300      	movs	r3, #0
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	2300      	movs	r3, #0
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	2100      	movs	r1, #0
 8002682:	6978      	ldr	r0, [r7, #20]
 8002684:	f7ff ff88 	bl	8002598 <xTimerGenericCommand>
 8002688:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d113      	bne.n	80026b8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8002690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002694:	f383 8811 	msr	BASEPRI, r3
 8002698:	f3bf 8f6f 	isb	sy
 800269c:	f3bf 8f4f 	dsb	sy
 80026a0:	60fb      	str	r3, [r7, #12]
}
 80026a2:	bf00      	nop
 80026a4:	e7fe      	b.n	80026a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80026ac:	f023 0301 	bic.w	r3, r3, #1
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	6978      	ldr	r0, [r7, #20]
 80026be:	4798      	blx	r3
}
 80026c0:	bf00      	nop
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	200012f8 	.word	0x200012f8

080026cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80026d4:	f107 0308 	add.w	r3, r7, #8
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 f857 	bl	800278c <prvGetNextExpireTime>
 80026de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	4619      	mov	r1, r3
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f000 f803 	bl	80026f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80026ea:	f000 f8d5 	bl	8002898 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80026ee:	e7f1      	b.n	80026d4 <prvTimerTask+0x8>

080026f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80026fa:	f7ff fa31 	bl	8001b60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80026fe:	f107 0308 	add.w	r3, r7, #8
 8002702:	4618      	mov	r0, r3
 8002704:	f000 f866 	bl	80027d4 <prvSampleTimeNow>
 8002708:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d130      	bne.n	8002772 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10a      	bne.n	800272c <prvProcessTimerOrBlockTask+0x3c>
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	429a      	cmp	r2, r3
 800271c:	d806      	bhi.n	800272c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800271e:	f7ff fa2d 	bl	8001b7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002722:	68f9      	ldr	r1, [r7, #12]
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f7ff ff85 	bl	8002634 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800272a:	e024      	b.n	8002776 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d008      	beq.n	8002744 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002732:	4b13      	ldr	r3, [pc, #76]	; (8002780 <prvProcessTimerOrBlockTask+0x90>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <prvProcessTimerOrBlockTask+0x50>
 800273c:	2301      	movs	r3, #1
 800273e:	e000      	b.n	8002742 <prvProcessTimerOrBlockTask+0x52>
 8002740:	2300      	movs	r3, #0
 8002742:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002744:	4b0f      	ldr	r3, [pc, #60]	; (8002784 <prvProcessTimerOrBlockTask+0x94>)
 8002746:	6818      	ldr	r0, [r3, #0]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	4619      	mov	r1, r3
 8002752:	f7fe ff95 	bl	8001680 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002756:	f7ff fa11 	bl	8001b7c <xTaskResumeAll>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10a      	bne.n	8002776 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002760:	4b09      	ldr	r3, [pc, #36]	; (8002788 <prvProcessTimerOrBlockTask+0x98>)
 8002762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	f3bf 8f4f 	dsb	sy
 800276c:	f3bf 8f6f 	isb	sy
}
 8002770:	e001      	b.n	8002776 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8002772:	f7ff fa03 	bl	8001b7c <xTaskResumeAll>
}
 8002776:	bf00      	nop
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	200012fc 	.word	0x200012fc
 8002784:	20001300 	.word	0x20001300
 8002788:	e000ed04 	.word	0xe000ed04

0800278c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002794:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <prvGetNextExpireTime+0x44>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <prvGetNextExpireTime+0x16>
 800279e:	2201      	movs	r2, #1
 80027a0:	e000      	b.n	80027a4 <prvGetNextExpireTime+0x18>
 80027a2:	2200      	movs	r2, #0
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d105      	bne.n	80027bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80027b0:	4b07      	ldr	r3, [pc, #28]	; (80027d0 <prvGetNextExpireTime+0x44>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	e001      	b.n	80027c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80027c0:	68fb      	ldr	r3, [r7, #12]
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3714      	adds	r7, #20
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	200012f8 	.word	0x200012f8

080027d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80027dc:	f7ff fa6c 	bl	8001cb8 <xTaskGetTickCount>
 80027e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80027e2:	4b0b      	ldr	r3, [pc, #44]	; (8002810 <prvSampleTimeNow+0x3c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d205      	bcs.n	80027f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80027ec:	f000 f936 	bl	8002a5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	e002      	b.n	80027fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80027fe:	4a04      	ldr	r2, [pc, #16]	; (8002810 <prvSampleTimeNow+0x3c>)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002804:	68fb      	ldr	r3, [r7, #12]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20001308 	.word	0x20001308

08002814 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
 8002820:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002822:	2300      	movs	r3, #0
 8002824:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	429a      	cmp	r2, r3
 8002838:	d812      	bhi.n	8002860 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	1ad2      	subs	r2, r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	429a      	cmp	r2, r3
 8002846:	d302      	bcc.n	800284e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002848:	2301      	movs	r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	e01b      	b.n	8002886 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800284e:	4b10      	ldr	r3, [pc, #64]	; (8002890 <prvInsertTimerInActiveList+0x7c>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3304      	adds	r3, #4
 8002856:	4619      	mov	r1, r3
 8002858:	4610      	mov	r0, r2
 800285a:	f7fe f9f6 	bl	8000c4a <vListInsert>
 800285e:	e012      	b.n	8002886 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	429a      	cmp	r2, r3
 8002866:	d206      	bcs.n	8002876 <prvInsertTimerInActiveList+0x62>
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d302      	bcc.n	8002876 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002870:	2301      	movs	r3, #1
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	e007      	b.n	8002886 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002876:	4b07      	ldr	r3, [pc, #28]	; (8002894 <prvInsertTimerInActiveList+0x80>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	3304      	adds	r3, #4
 800287e:	4619      	mov	r1, r3
 8002880:	4610      	mov	r0, r2
 8002882:	f7fe f9e2 	bl	8000c4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002886:	697b      	ldr	r3, [r7, #20]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	200012fc 	.word	0x200012fc
 8002894:	200012f8 	.word	0x200012f8

08002898 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08e      	sub	sp, #56	; 0x38
 800289c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800289e:	e0ca      	b.n	8002a36 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	da18      	bge.n	80028d8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	3304      	adds	r3, #4
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80028ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10a      	bne.n	80028c8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80028b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b6:	f383 8811 	msr	BASEPRI, r3
 80028ba:	f3bf 8f6f 	isb	sy
 80028be:	f3bf 8f4f 	dsb	sy
 80028c2:	61fb      	str	r3, [r7, #28]
}
 80028c4:	bf00      	nop
 80028c6:	e7fe      	b.n	80028c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80028c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028ce:	6850      	ldr	r0, [r2, #4]
 80028d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028d2:	6892      	ldr	r2, [r2, #8]
 80028d4:	4611      	mov	r1, r2
 80028d6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f2c0 80ab 	blt.w	8002a36 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80028e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e6:	695b      	ldr	r3, [r3, #20]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d004      	beq.n	80028f6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80028ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ee:	3304      	adds	r3, #4
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7fe f9e3 	bl	8000cbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80028f6:	463b      	mov	r3, r7
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff ff6b 	bl	80027d4 <prvSampleTimeNow>
 80028fe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b09      	cmp	r3, #9
 8002904:	f200 8096 	bhi.w	8002a34 <prvProcessReceivedCommands+0x19c>
 8002908:	a201      	add	r2, pc, #4	; (adr r2, 8002910 <prvProcessReceivedCommands+0x78>)
 800290a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800290e:	bf00      	nop
 8002910:	08002939 	.word	0x08002939
 8002914:	08002939 	.word	0x08002939
 8002918:	08002939 	.word	0x08002939
 800291c:	080029ad 	.word	0x080029ad
 8002920:	080029c1 	.word	0x080029c1
 8002924:	08002a0b 	.word	0x08002a0b
 8002928:	08002939 	.word	0x08002939
 800292c:	08002939 	.word	0x08002939
 8002930:	080029ad 	.word	0x080029ad
 8002934:	080029c1 	.word	0x080029c1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800293e:	f043 0301 	orr.w	r3, r3, #1
 8002942:	b2da      	uxtb	r2, r3
 8002944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002946:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	18d1      	adds	r1, r2, r3
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002956:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002958:	f7ff ff5c 	bl	8002814 <prvInsertTimerInActiveList>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d069      	beq.n	8002a36 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002968:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800296a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800296c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d05e      	beq.n	8002a36 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002978:	68ba      	ldr	r2, [r7, #8]
 800297a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	441a      	add	r2, r3
 8002980:	2300      	movs	r3, #0
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2300      	movs	r3, #0
 8002986:	2100      	movs	r1, #0
 8002988:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800298a:	f7ff fe05 	bl	8002598 <xTimerGenericCommand>
 800298e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d14f      	bne.n	8002a36 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	61bb      	str	r3, [r7, #24]
}
 80029a8:	bf00      	nop
 80029aa:	e7fe      	b.n	80029aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80029ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029b2:	f023 0301 	bic.w	r3, r3, #1
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80029be:	e03a      	b.n	8002a36 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80029c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	b2da      	uxtb	r2, r3
 80029cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80029d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10a      	bne.n	80029f6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80029e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e4:	f383 8811 	msr	BASEPRI, r3
 80029e8:	f3bf 8f6f 	isb	sy
 80029ec:	f3bf 8f4f 	dsb	sy
 80029f0:	617b      	str	r3, [r7, #20]
}
 80029f2:	bf00      	nop
 80029f4:	e7fe      	b.n	80029f4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80029f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f8:	699a      	ldr	r2, [r3, #24]
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	18d1      	adds	r1, r2, r3
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a04:	f7ff ff06 	bl	8002814 <prvInsertTimerInActiveList>
					break;
 8002a08:	e015      	b.n	8002a36 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d103      	bne.n	8002a20 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8002a18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a1a:	f000 fbe1 	bl	80031e0 <vPortFree>
 8002a1e:	e00a      	b.n	8002a36 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a26:	f023 0301 	bic.w	r3, r3, #1
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002a32:	e000      	b.n	8002a36 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8002a34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002a36:	4b08      	ldr	r3, [pc, #32]	; (8002a58 <prvProcessReceivedCommands+0x1c0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	1d39      	adds	r1, r7, #4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fe fc04 	bl	800124c <xQueueReceive>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f47f af2a 	bne.w	80028a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	3730      	adds	r7, #48	; 0x30
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	20001300 	.word	0x20001300

08002a5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b088      	sub	sp, #32
 8002a60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002a62:	e048      	b.n	8002af6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002a64:	4b2d      	ldr	r3, [pc, #180]	; (8002b1c <prvSwitchTimerLists+0xc0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a6e:	4b2b      	ldr	r3, [pc, #172]	; (8002b1c <prvSwitchTimerLists+0xc0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	3304      	adds	r3, #4
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7fe f91d 	bl	8000cbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d02e      	beq.n	8002af6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	699b      	ldr	r3, [r3, #24]
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d90e      	bls.n	8002ac8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002ab6:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <prvSwitchTimerLists+0xc0>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	3304      	adds	r3, #4
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	f7fe f8c2 	bl	8000c4a <vListInsert>
 8002ac6:	e016      	b.n	8002af6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002ac8:	2300      	movs	r3, #0
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	2300      	movs	r3, #0
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f7ff fd60 	bl	8002598 <xTimerGenericCommand>
 8002ad8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10a      	bne.n	8002af6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8002ae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae4:	f383 8811 	msr	BASEPRI, r3
 8002ae8:	f3bf 8f6f 	isb	sy
 8002aec:	f3bf 8f4f 	dsb	sy
 8002af0:	603b      	str	r3, [r7, #0]
}
 8002af2:	bf00      	nop
 8002af4:	e7fe      	b.n	8002af4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002af6:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <prvSwitchTimerLists+0xc0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1b1      	bne.n	8002a64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8002b00:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <prvSwitchTimerLists+0xc0>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8002b06:	4b06      	ldr	r3, [pc, #24]	; (8002b20 <prvSwitchTimerLists+0xc4>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a04      	ldr	r2, [pc, #16]	; (8002b1c <prvSwitchTimerLists+0xc0>)
 8002b0c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002b0e:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <prvSwitchTimerLists+0xc4>)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	6013      	str	r3, [r2, #0]
}
 8002b14:	bf00      	nop
 8002b16:	3718      	adds	r7, #24
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	200012f8 	.word	0x200012f8
 8002b20:	200012fc 	.word	0x200012fc

08002b24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002b2a:	f000 f96b 	bl	8002e04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002b2e:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <prvCheckForValidListAndQueue+0x60>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d120      	bne.n	8002b78 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8002b36:	4814      	ldr	r0, [pc, #80]	; (8002b88 <prvCheckForValidListAndQueue+0x64>)
 8002b38:	f7fe f836 	bl	8000ba8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002b3c:	4813      	ldr	r0, [pc, #76]	; (8002b8c <prvCheckForValidListAndQueue+0x68>)
 8002b3e:	f7fe f833 	bl	8000ba8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002b42:	4b13      	ldr	r3, [pc, #76]	; (8002b90 <prvCheckForValidListAndQueue+0x6c>)
 8002b44:	4a10      	ldr	r2, [pc, #64]	; (8002b88 <prvCheckForValidListAndQueue+0x64>)
 8002b46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002b48:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <prvCheckForValidListAndQueue+0x70>)
 8002b4a:	4a10      	ldr	r2, [pc, #64]	; (8002b8c <prvCheckForValidListAndQueue+0x68>)
 8002b4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8002b4e:	2300      	movs	r3, #0
 8002b50:	9300      	str	r3, [sp, #0]
 8002b52:	4b11      	ldr	r3, [pc, #68]	; (8002b98 <prvCheckForValidListAndQueue+0x74>)
 8002b54:	4a11      	ldr	r2, [pc, #68]	; (8002b9c <prvCheckForValidListAndQueue+0x78>)
 8002b56:	2110      	movs	r1, #16
 8002b58:	200a      	movs	r0, #10
 8002b5a:	f7fe f941 	bl	8000de0 <xQueueGenericCreateStatic>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	4a08      	ldr	r2, [pc, #32]	; (8002b84 <prvCheckForValidListAndQueue+0x60>)
 8002b62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8002b64:	4b07      	ldr	r3, [pc, #28]	; (8002b84 <prvCheckForValidListAndQueue+0x60>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <prvCheckForValidListAndQueue+0x60>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	490b      	ldr	r1, [pc, #44]	; (8002ba0 <prvCheckForValidListAndQueue+0x7c>)
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe fd5a 	bl	800162c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002b78:	f000 f974 	bl	8002e64 <vPortExitCritical>
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20001300 	.word	0x20001300
 8002b88:	200012d0 	.word	0x200012d0
 8002b8c:	200012e4 	.word	0x200012e4
 8002b90:	200012f8 	.word	0x200012f8
 8002b94:	200012fc 	.word	0x200012fc
 8002b98:	200013ac 	.word	0x200013ac
 8002b9c:	2000130c 	.word	0x2000130c
 8002ba0:	08008c24 	.word	0x08008c24

08002ba4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	3b04      	subs	r3, #4
 8002bb4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	3b04      	subs	r3, #4
 8002bc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	f023 0201 	bic.w	r2, r3, #1
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3b04      	subs	r3, #4
 8002bd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002bd4:	4a0c      	ldr	r2, [pc, #48]	; (8002c08 <pxPortInitialiseStack+0x64>)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	3b14      	subs	r3, #20
 8002bde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3b04      	subs	r3, #4
 8002bea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f06f 0202 	mvn.w	r2, #2
 8002bf2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	3b20      	subs	r3, #32
 8002bf8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	08002c0d 	.word	0x08002c0d

08002c0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002c12:	2300      	movs	r3, #0
 8002c14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002c16:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <prvTaskExitError+0x54>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c1e:	d00a      	beq.n	8002c36 <prvTaskExitError+0x2a>
	__asm volatile
 8002c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c24:	f383 8811 	msr	BASEPRI, r3
 8002c28:	f3bf 8f6f 	isb	sy
 8002c2c:	f3bf 8f4f 	dsb	sy
 8002c30:	60fb      	str	r3, [r7, #12]
}
 8002c32:	bf00      	nop
 8002c34:	e7fe      	b.n	8002c34 <prvTaskExitError+0x28>
	__asm volatile
 8002c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c3a:	f383 8811 	msr	BASEPRI, r3
 8002c3e:	f3bf 8f6f 	isb	sy
 8002c42:	f3bf 8f4f 	dsb	sy
 8002c46:	60bb      	str	r3, [r7, #8]
}
 8002c48:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002c4a:	bf00      	nop
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0fc      	beq.n	8002c4c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002c52:	bf00      	nop
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	20000008 	.word	0x20000008
	...

08002c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002c70:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <pxCurrentTCBConst2>)
 8002c72:	6819      	ldr	r1, [r3, #0]
 8002c74:	6808      	ldr	r0, [r1, #0]
 8002c76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c7a:	f380 8809 	msr	PSP, r0
 8002c7e:	f3bf 8f6f 	isb	sy
 8002c82:	f04f 0000 	mov.w	r0, #0
 8002c86:	f380 8811 	msr	BASEPRI, r0
 8002c8a:	4770      	bx	lr
 8002c8c:	f3af 8000 	nop.w

08002c90 <pxCurrentTCBConst2>:
 8002c90:	20000dd0 	.word	0x20000dd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop

08002c98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002c98:	4808      	ldr	r0, [pc, #32]	; (8002cbc <prvPortStartFirstTask+0x24>)
 8002c9a:	6800      	ldr	r0, [r0, #0]
 8002c9c:	6800      	ldr	r0, [r0, #0]
 8002c9e:	f380 8808 	msr	MSP, r0
 8002ca2:	f04f 0000 	mov.w	r0, #0
 8002ca6:	f380 8814 	msr	CONTROL, r0
 8002caa:	b662      	cpsie	i
 8002cac:	b661      	cpsie	f
 8002cae:	f3bf 8f4f 	dsb	sy
 8002cb2:	f3bf 8f6f 	isb	sy
 8002cb6:	df00      	svc	0
 8002cb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002cba:	bf00      	nop
 8002cbc:	e000ed08 	.word	0xe000ed08

08002cc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002cc6:	4b46      	ldr	r3, [pc, #280]	; (8002de0 <xPortStartScheduler+0x120>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a46      	ldr	r2, [pc, #280]	; (8002de4 <xPortStartScheduler+0x124>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d10a      	bne.n	8002ce6 <xPortStartScheduler+0x26>
	__asm volatile
 8002cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd4:	f383 8811 	msr	BASEPRI, r3
 8002cd8:	f3bf 8f6f 	isb	sy
 8002cdc:	f3bf 8f4f 	dsb	sy
 8002ce0:	613b      	str	r3, [r7, #16]
}
 8002ce2:	bf00      	nop
 8002ce4:	e7fe      	b.n	8002ce4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002ce6:	4b3e      	ldr	r3, [pc, #248]	; (8002de0 <xPortStartScheduler+0x120>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a3f      	ldr	r2, [pc, #252]	; (8002de8 <xPortStartScheduler+0x128>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d10a      	bne.n	8002d06 <xPortStartScheduler+0x46>
	__asm volatile
 8002cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf4:	f383 8811 	msr	BASEPRI, r3
 8002cf8:	f3bf 8f6f 	isb	sy
 8002cfc:	f3bf 8f4f 	dsb	sy
 8002d00:	60fb      	str	r3, [r7, #12]
}
 8002d02:	bf00      	nop
 8002d04:	e7fe      	b.n	8002d04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002d06:	4b39      	ldr	r3, [pc, #228]	; (8002dec <xPortStartScheduler+0x12c>)
 8002d08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	22ff      	movs	r2, #255	; 0xff
 8002d16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	4b31      	ldr	r3, [pc, #196]	; (8002df0 <xPortStartScheduler+0x130>)
 8002d2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002d2e:	4b31      	ldr	r3, [pc, #196]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d30:	2207      	movs	r2, #7
 8002d32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d34:	e009      	b.n	8002d4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8002d36:	4b2f      	ldr	r3, [pc, #188]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	4a2d      	ldr	r2, [pc, #180]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002d40:	78fb      	ldrb	r3, [r7, #3]
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d4a:	78fb      	ldrb	r3, [r7, #3]
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d52:	2b80      	cmp	r3, #128	; 0x80
 8002d54:	d0ef      	beq.n	8002d36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002d56:	4b27      	ldr	r3, [pc, #156]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f1c3 0307 	rsb	r3, r3, #7
 8002d5e:	2b04      	cmp	r3, #4
 8002d60:	d00a      	beq.n	8002d78 <xPortStartScheduler+0xb8>
	__asm volatile
 8002d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d66:	f383 8811 	msr	BASEPRI, r3
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	f3bf 8f4f 	dsb	sy
 8002d72:	60bb      	str	r3, [r7, #8]
}
 8002d74:	bf00      	nop
 8002d76:	e7fe      	b.n	8002d76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d78:	4b1e      	ldr	r3, [pc, #120]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	4a1d      	ldr	r2, [pc, #116]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d82:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d8a:	4a1a      	ldr	r2, [pc, #104]	; (8002df4 <xPortStartScheduler+0x134>)
 8002d8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	b2da      	uxtb	r2, r3
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002d96:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <xPortStartScheduler+0x138>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a17      	ldr	r2, [pc, #92]	; (8002df8 <xPortStartScheduler+0x138>)
 8002d9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002da0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <xPortStartScheduler+0x138>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a14      	ldr	r2, [pc, #80]	; (8002df8 <xPortStartScheduler+0x138>)
 8002da8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002dac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002dae:	f000 f8dd 	bl	8002f6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002db2:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <xPortStartScheduler+0x13c>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002db8:	f000 f8fc 	bl	8002fb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002dbc:	4b10      	ldr	r3, [pc, #64]	; (8002e00 <xPortStartScheduler+0x140>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0f      	ldr	r2, [pc, #60]	; (8002e00 <xPortStartScheduler+0x140>)
 8002dc2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002dc6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002dc8:	f7ff ff66 	bl	8002c98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002dcc:	f7ff f850 	bl	8001e70 <vTaskSwitchContext>
	prvTaskExitError();
 8002dd0:	f7ff ff1c 	bl	8002c0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3718      	adds	r7, #24
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	e000ed00 	.word	0xe000ed00
 8002de4:	410fc271 	.word	0x410fc271
 8002de8:	410fc270 	.word	0x410fc270
 8002dec:	e000e400 	.word	0xe000e400
 8002df0:	200013fc 	.word	0x200013fc
 8002df4:	20001400 	.word	0x20001400
 8002df8:	e000ed20 	.word	0xe000ed20
 8002dfc:	20000008 	.word	0x20000008
 8002e00:	e000ef34 	.word	0xe000ef34

08002e04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
	__asm volatile
 8002e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0e:	f383 8811 	msr	BASEPRI, r3
 8002e12:	f3bf 8f6f 	isb	sy
 8002e16:	f3bf 8f4f 	dsb	sy
 8002e1a:	607b      	str	r3, [r7, #4]
}
 8002e1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002e1e:	4b0f      	ldr	r3, [pc, #60]	; (8002e5c <vPortEnterCritical+0x58>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3301      	adds	r3, #1
 8002e24:	4a0d      	ldr	r2, [pc, #52]	; (8002e5c <vPortEnterCritical+0x58>)
 8002e26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002e28:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <vPortEnterCritical+0x58>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d10f      	bne.n	8002e50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002e30:	4b0b      	ldr	r3, [pc, #44]	; (8002e60 <vPortEnterCritical+0x5c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00a      	beq.n	8002e50 <vPortEnterCritical+0x4c>
	__asm volatile
 8002e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3e:	f383 8811 	msr	BASEPRI, r3
 8002e42:	f3bf 8f6f 	isb	sy
 8002e46:	f3bf 8f4f 	dsb	sy
 8002e4a:	603b      	str	r3, [r7, #0]
}
 8002e4c:	bf00      	nop
 8002e4e:	e7fe      	b.n	8002e4e <vPortEnterCritical+0x4a>
	}
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	20000008 	.word	0x20000008
 8002e60:	e000ed04 	.word	0xe000ed04

08002e64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002e6a:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <vPortExitCritical+0x50>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <vPortExitCritical+0x24>
	__asm volatile
 8002e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e76:	f383 8811 	msr	BASEPRI, r3
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	607b      	str	r3, [r7, #4]
}
 8002e84:	bf00      	nop
 8002e86:	e7fe      	b.n	8002e86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002e88:	4b0a      	ldr	r3, [pc, #40]	; (8002eb4 <vPortExitCritical+0x50>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	4a09      	ldr	r2, [pc, #36]	; (8002eb4 <vPortExitCritical+0x50>)
 8002e90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002e92:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <vPortExitCritical+0x50>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d105      	bne.n	8002ea6 <vPortExitCritical+0x42>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	f383 8811 	msr	BASEPRI, r3
}
 8002ea4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	20000008 	.word	0x20000008
	...

08002ec0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002ec0:	f3ef 8009 	mrs	r0, PSP
 8002ec4:	f3bf 8f6f 	isb	sy
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <pxCurrentTCBConst>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	f01e 0f10 	tst.w	lr, #16
 8002ed0:	bf08      	it	eq
 8002ed2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002ed6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eda:	6010      	str	r0, [r2, #0]
 8002edc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002ee0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002ee4:	f380 8811 	msr	BASEPRI, r0
 8002ee8:	f3bf 8f4f 	dsb	sy
 8002eec:	f3bf 8f6f 	isb	sy
 8002ef0:	f7fe ffbe 	bl	8001e70 <vTaskSwitchContext>
 8002ef4:	f04f 0000 	mov.w	r0, #0
 8002ef8:	f380 8811 	msr	BASEPRI, r0
 8002efc:	bc09      	pop	{r0, r3}
 8002efe:	6819      	ldr	r1, [r3, #0]
 8002f00:	6808      	ldr	r0, [r1, #0]
 8002f02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f06:	f01e 0f10 	tst.w	lr, #16
 8002f0a:	bf08      	it	eq
 8002f0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002f10:	f380 8809 	msr	PSP, r0
 8002f14:	f3bf 8f6f 	isb	sy
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	f3af 8000 	nop.w

08002f20 <pxCurrentTCBConst>:
 8002f20:	20000dd0 	.word	0x20000dd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002f24:	bf00      	nop
 8002f26:	bf00      	nop

08002f28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8002f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f32:	f383 8811 	msr	BASEPRI, r3
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	f3bf 8f4f 	dsb	sy
 8002f3e:	607b      	str	r3, [r7, #4]
}
 8002f40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002f42:	f7fe fedb 	bl	8001cfc <xTaskIncrementTick>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <xPortSysTickHandler+0x40>)
 8002f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f52:	601a      	str	r2, [r3, #0]
 8002f54:	2300      	movs	r3, #0
 8002f56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	f383 8811 	msr	BASEPRI, r3
}
 8002f5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	e000ed04 	.word	0xe000ed04

08002f6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002f70:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <vPortSetupTimerInterrupt+0x34>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002f76:	4b0b      	ldr	r3, [pc, #44]	; (8002fa4 <vPortSetupTimerInterrupt+0x38>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	; (8002fa8 <vPortSetupTimerInterrupt+0x3c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0a      	ldr	r2, [pc, #40]	; (8002fac <vPortSetupTimerInterrupt+0x40>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	099b      	lsrs	r3, r3, #6
 8002f88:	4a09      	ldr	r2, [pc, #36]	; (8002fb0 <vPortSetupTimerInterrupt+0x44>)
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002f8e:	4b04      	ldr	r3, [pc, #16]	; (8002fa0 <vPortSetupTimerInterrupt+0x34>)
 8002f90:	2207      	movs	r2, #7
 8002f92:	601a      	str	r2, [r3, #0]
}
 8002f94:	bf00      	nop
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	e000e010 	.word	0xe000e010
 8002fa4:	e000e018 	.word	0xe000e018
 8002fa8:	200002ec 	.word	0x200002ec
 8002fac:	10624dd3 	.word	0x10624dd3
 8002fb0:	e000e014 	.word	0xe000e014

08002fb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002fb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002fc4 <vPortEnableVFP+0x10>
 8002fb8:	6801      	ldr	r1, [r0, #0]
 8002fba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002fbe:	6001      	str	r1, [r0, #0]
 8002fc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002fc2:	bf00      	nop
 8002fc4:	e000ed88 	.word	0xe000ed88

08002fc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8002fce:	f3ef 8305 	mrs	r3, IPSR
 8002fd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2b0f      	cmp	r3, #15
 8002fd8:	d914      	bls.n	8003004 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002fda:	4a17      	ldr	r2, [pc, #92]	; (8003038 <vPortValidateInterruptPriority+0x70>)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4413      	add	r3, r2
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002fe4:	4b15      	ldr	r3, [pc, #84]	; (800303c <vPortValidateInterruptPriority+0x74>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	7afa      	ldrb	r2, [r7, #11]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d20a      	bcs.n	8003004 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8002fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ff2:	f383 8811 	msr	BASEPRI, r3
 8002ff6:	f3bf 8f6f 	isb	sy
 8002ffa:	f3bf 8f4f 	dsb	sy
 8002ffe:	607b      	str	r3, [r7, #4]
}
 8003000:	bf00      	nop
 8003002:	e7fe      	b.n	8003002 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003004:	4b0e      	ldr	r3, [pc, #56]	; (8003040 <vPortValidateInterruptPriority+0x78>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800300c:	4b0d      	ldr	r3, [pc, #52]	; (8003044 <vPortValidateInterruptPriority+0x7c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d90a      	bls.n	800302a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8003014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003018:	f383 8811 	msr	BASEPRI, r3
 800301c:	f3bf 8f6f 	isb	sy
 8003020:	f3bf 8f4f 	dsb	sy
 8003024:	603b      	str	r3, [r7, #0]
}
 8003026:	bf00      	nop
 8003028:	e7fe      	b.n	8003028 <vPortValidateInterruptPriority+0x60>
	}
 800302a:	bf00      	nop
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	e000e3f0 	.word	0xe000e3f0
 800303c:	200013fc 	.word	0x200013fc
 8003040:	e000ed0c 	.word	0xe000ed0c
 8003044:	20001400 	.word	0x20001400

08003048 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	; 0x28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003050:	2300      	movs	r3, #0
 8003052:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003054:	f7fe fd84 	bl	8001b60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003058:	4b5b      	ldr	r3, [pc, #364]	; (80031c8 <pvPortMalloc+0x180>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003060:	f000 f920 	bl	80032a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003064:	4b59      	ldr	r3, [pc, #356]	; (80031cc <pvPortMalloc+0x184>)
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	4013      	ands	r3, r2
 800306c:	2b00      	cmp	r3, #0
 800306e:	f040 8093 	bne.w	8003198 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d01d      	beq.n	80030b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003078:	2208      	movs	r2, #8
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4413      	add	r3, r2
 800307e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	2b00      	cmp	r3, #0
 8003088:	d014      	beq.n	80030b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f023 0307 	bic.w	r3, r3, #7
 8003090:	3308      	adds	r3, #8
 8003092:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00a      	beq.n	80030b4 <pvPortMalloc+0x6c>
	__asm volatile
 800309e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a2:	f383 8811 	msr	BASEPRI, r3
 80030a6:	f3bf 8f6f 	isb	sy
 80030aa:	f3bf 8f4f 	dsb	sy
 80030ae:	617b      	str	r3, [r7, #20]
}
 80030b0:	bf00      	nop
 80030b2:	e7fe      	b.n	80030b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d06e      	beq.n	8003198 <pvPortMalloc+0x150>
 80030ba:	4b45      	ldr	r3, [pc, #276]	; (80031d0 <pvPortMalloc+0x188>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d869      	bhi.n	8003198 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80030c4:	4b43      	ldr	r3, [pc, #268]	; (80031d4 <pvPortMalloc+0x18c>)
 80030c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80030c8:	4b42      	ldr	r3, [pc, #264]	; (80031d4 <pvPortMalloc+0x18c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80030ce:	e004      	b.n	80030da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80030da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d903      	bls.n	80030ec <pvPortMalloc+0xa4>
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1f1      	bne.n	80030d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80030ec:	4b36      	ldr	r3, [pc, #216]	; (80031c8 <pvPortMalloc+0x180>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d050      	beq.n	8003198 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80030f6:	6a3b      	ldr	r3, [r7, #32]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2208      	movs	r2, #8
 80030fc:	4413      	add	r3, r2
 80030fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	6a3b      	ldr	r3, [r7, #32]
 8003106:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	1ad2      	subs	r2, r2, r3
 8003110:	2308      	movs	r3, #8
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	429a      	cmp	r2, r3
 8003116:	d91f      	bls.n	8003158 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4413      	add	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <pvPortMalloc+0xf8>
	__asm volatile
 800312a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	613b      	str	r3, [r7, #16]
}
 800313c:	bf00      	nop
 800313e:	e7fe      	b.n	800313e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	1ad2      	subs	r2, r2, r3
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800314c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003152:	69b8      	ldr	r0, [r7, #24]
 8003154:	f000 f908 	bl	8003368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003158:	4b1d      	ldr	r3, [pc, #116]	; (80031d0 <pvPortMalloc+0x188>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	4a1b      	ldr	r2, [pc, #108]	; (80031d0 <pvPortMalloc+0x188>)
 8003164:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003166:	4b1a      	ldr	r3, [pc, #104]	; (80031d0 <pvPortMalloc+0x188>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	4b1b      	ldr	r3, [pc, #108]	; (80031d8 <pvPortMalloc+0x190>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	429a      	cmp	r2, r3
 8003170:	d203      	bcs.n	800317a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003172:	4b17      	ldr	r3, [pc, #92]	; (80031d0 <pvPortMalloc+0x188>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a18      	ldr	r2, [pc, #96]	; (80031d8 <pvPortMalloc+0x190>)
 8003178:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	4b13      	ldr	r3, [pc, #76]	; (80031cc <pvPortMalloc+0x184>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	431a      	orrs	r2, r3
 8003184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003186:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318a:	2200      	movs	r2, #0
 800318c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800318e:	4b13      	ldr	r3, [pc, #76]	; (80031dc <pvPortMalloc+0x194>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	3301      	adds	r3, #1
 8003194:	4a11      	ldr	r2, [pc, #68]	; (80031dc <pvPortMalloc+0x194>)
 8003196:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003198:	f7fe fcf0 	bl	8001b7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00a      	beq.n	80031bc <pvPortMalloc+0x174>
	__asm volatile
 80031a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	60fb      	str	r3, [r7, #12]
}
 80031b8:	bf00      	nop
 80031ba:	e7fe      	b.n	80031ba <pvPortMalloc+0x172>
	return pvReturn;
 80031bc:	69fb      	ldr	r3, [r7, #28]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3728      	adds	r7, #40	; 0x28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20001fc4 	.word	0x20001fc4
 80031cc:	20001fd8 	.word	0x20001fd8
 80031d0:	20001fc8 	.word	0x20001fc8
 80031d4:	20001fbc 	.word	0x20001fbc
 80031d8:	20001fcc 	.word	0x20001fcc
 80031dc:	20001fd0 	.word	0x20001fd0

080031e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d04d      	beq.n	800328e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80031f2:	2308      	movs	r3, #8
 80031f4:	425b      	negs	r3, r3
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	4413      	add	r3, r2
 80031fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	4b24      	ldr	r3, [pc, #144]	; (8003298 <vPortFree+0xb8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4013      	ands	r3, r2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10a      	bne.n	8003224 <vPortFree+0x44>
	__asm volatile
 800320e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003212:	f383 8811 	msr	BASEPRI, r3
 8003216:	f3bf 8f6f 	isb	sy
 800321a:	f3bf 8f4f 	dsb	sy
 800321e:	60fb      	str	r3, [r7, #12]
}
 8003220:	bf00      	nop
 8003222:	e7fe      	b.n	8003222 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00a      	beq.n	8003242 <vPortFree+0x62>
	__asm volatile
 800322c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003230:	f383 8811 	msr	BASEPRI, r3
 8003234:	f3bf 8f6f 	isb	sy
 8003238:	f3bf 8f4f 	dsb	sy
 800323c:	60bb      	str	r3, [r7, #8]
}
 800323e:	bf00      	nop
 8003240:	e7fe      	b.n	8003240 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	4b14      	ldr	r3, [pc, #80]	; (8003298 <vPortFree+0xb8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4013      	ands	r3, r2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d01e      	beq.n	800328e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d11a      	bne.n	800328e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	4b0e      	ldr	r3, [pc, #56]	; (8003298 <vPortFree+0xb8>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	43db      	mvns	r3, r3
 8003262:	401a      	ands	r2, r3
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003268:	f7fe fc7a 	bl	8001b60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <vPortFree+0xbc>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4413      	add	r3, r2
 8003276:	4a09      	ldr	r2, [pc, #36]	; (800329c <vPortFree+0xbc>)
 8003278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800327a:	6938      	ldr	r0, [r7, #16]
 800327c:	f000 f874 	bl	8003368 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003280:	4b07      	ldr	r3, [pc, #28]	; (80032a0 <vPortFree+0xc0>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3301      	adds	r3, #1
 8003286:	4a06      	ldr	r2, [pc, #24]	; (80032a0 <vPortFree+0xc0>)
 8003288:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800328a:	f7fe fc77 	bl	8001b7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800328e:	bf00      	nop
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20001fd8 	.word	0x20001fd8
 800329c:	20001fc8 	.word	0x20001fc8
 80032a0:	20001fd4 	.word	0x20001fd4

080032a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80032aa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80032ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80032b0:	4b27      	ldr	r3, [pc, #156]	; (8003350 <prvHeapInit+0xac>)
 80032b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00c      	beq.n	80032d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	3307      	adds	r3, #7
 80032c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f023 0307 	bic.w	r3, r3, #7
 80032ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	4a1f      	ldr	r2, [pc, #124]	; (8003350 <prvHeapInit+0xac>)
 80032d4:	4413      	add	r3, r2
 80032d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80032dc:	4a1d      	ldr	r2, [pc, #116]	; (8003354 <prvHeapInit+0xb0>)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80032e2:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <prvHeapInit+0xb0>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4413      	add	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80032f0:	2208      	movs	r2, #8
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	1a9b      	subs	r3, r3, r2
 80032f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f023 0307 	bic.w	r3, r3, #7
 80032fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a15      	ldr	r2, [pc, #84]	; (8003358 <prvHeapInit+0xb4>)
 8003304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003306:	4b14      	ldr	r3, [pc, #80]	; (8003358 <prvHeapInit+0xb4>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2200      	movs	r2, #0
 800330c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800330e:	4b12      	ldr	r3, [pc, #72]	; (8003358 <prvHeapInit+0xb4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	1ad2      	subs	r2, r2, r3
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003324:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <prvHeapInit+0xb4>)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a0a      	ldr	r2, [pc, #40]	; (800335c <prvHeapInit+0xb8>)
 8003332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	4a09      	ldr	r2, [pc, #36]	; (8003360 <prvHeapInit+0xbc>)
 800333a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800333c:	4b09      	ldr	r3, [pc, #36]	; (8003364 <prvHeapInit+0xc0>)
 800333e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003342:	601a      	str	r2, [r3, #0]
}
 8003344:	bf00      	nop
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	20001404 	.word	0x20001404
 8003354:	20001fbc 	.word	0x20001fbc
 8003358:	20001fc4 	.word	0x20001fc4
 800335c:	20001fcc 	.word	0x20001fcc
 8003360:	20001fc8 	.word	0x20001fc8
 8003364:	20001fd8 	.word	0x20001fd8

08003368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003370:	4b28      	ldr	r3, [pc, #160]	; (8003414 <prvInsertBlockIntoFreeList+0xac>)
 8003372:	60fb      	str	r3, [r7, #12]
 8003374:	e002      	b.n	800337c <prvInsertBlockIntoFreeList+0x14>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	429a      	cmp	r2, r3
 8003384:	d8f7      	bhi.n	8003376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	4413      	add	r3, r2
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	429a      	cmp	r2, r3
 8003396:	d108      	bne.n	80033aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	441a      	add	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	441a      	add	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d118      	bne.n	80033f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	4b15      	ldr	r3, [pc, #84]	; (8003418 <prvInsertBlockIntoFreeList+0xb0>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d00d      	beq.n	80033e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	441a      	add	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	e008      	b.n	80033f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80033e6:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <prvInsertBlockIntoFreeList+0xb0>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	e003      	b.n	80033f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d002      	beq.n	8003406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003406:	bf00      	nop
 8003408:	3714      	adds	r7, #20
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	20001fbc 	.word	0x20001fbc
 8003418:	20001fc4 	.word	0x20001fc4

0800341c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set In terrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003426:	2003      	movs	r0, #3
 8003428:	f000 f94c 	bl	80036c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800342c:	2000      	movs	r0, #0
 800342e:	f000 f80d 	bl	800344c <HAL_InitTick>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	71fb      	strb	r3, [r7, #7]
 800343c:	e001      	b.n	8003442 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800343e:	f003 ff67 	bl	8007310 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003442:	79fb      	ldrb	r3, [r7, #7]
}
 8003444:	4618      	mov	r0, r3
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003454:	2300      	movs	r3, #0
 8003456:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003458:	4b17      	ldr	r3, [pc, #92]	; (80034b8 <HAL_InitTick+0x6c>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d023      	beq.n	80034a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003460:	4b16      	ldr	r3, [pc, #88]	; (80034bc <HAL_InitTick+0x70>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	4b14      	ldr	r3, [pc, #80]	; (80034b8 <HAL_InitTick+0x6c>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	4619      	mov	r1, r3
 800346a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800346e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003472:	fbb2 f3f3 	udiv	r3, r2, r3
 8003476:	4618      	mov	r0, r3
 8003478:	f000 f959 	bl	800372e <HAL_SYSTICK_Config>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10f      	bne.n	80034a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b0f      	cmp	r3, #15
 8003486:	d809      	bhi.n	800349c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003488:	2200      	movs	r2, #0
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003490:	f000 f923 	bl	80036da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003494:	4a0a      	ldr	r2, [pc, #40]	; (80034c0 <HAL_InitTick+0x74>)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6013      	str	r3, [r2, #0]
 800349a:	e007      	b.n	80034ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	73fb      	strb	r3, [r7, #15]
 80034a0:	e004      	b.n	80034ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	73fb      	strb	r3, [r7, #15]
 80034a6:	e001      	b.n	80034ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000010 	.word	0x20000010
 80034bc:	200002ec 	.word	0x200002ec
 80034c0:	2000000c 	.word	0x2000000c

080034c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
    //return xTaskGetTickCount();
    return uwTick;
 80034c8:	4b03      	ldr	r3, [pc, #12]	; (80034d8 <HAL_GetTick+0x14>)
 80034ca:	681b      	ldr	r3, [r3, #0]
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	20001fdc 	.word	0x20001fdc

080034dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034e4:	f7ff ffee 	bl	80034c4 <HAL_GetTick>
 80034e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034f4:	d005      	beq.n	8003502 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80034f6:	4b0a      	ldr	r3, [pc, #40]	; (8003520 <HAL_Delay+0x44>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	461a      	mov	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4413      	add	r3, r2
 8003500:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003502:	bf00      	nop
 8003504:	f7ff ffde 	bl	80034c4 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	429a      	cmp	r2, r3
 8003512:	d8f7      	bhi.n	8003504 <HAL_Delay+0x28>
  {
  }
}
 8003514:	bf00      	nop
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000010 	.word	0x20000010

08003524 <__NVIC_SetPriorityGrouping>:
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003534:	4b0c      	ldr	r3, [pc, #48]	; (8003568 <__NVIC_SetPriorityGrouping+0x44>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003540:	4013      	ands	r3, r2
 8003542:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800354c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003556:	4a04      	ldr	r2, [pc, #16]	; (8003568 <__NVIC_SetPriorityGrouping+0x44>)
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	60d3      	str	r3, [r2, #12]
}
 800355c:	bf00      	nop
 800355e:	3714      	adds	r7, #20
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <__NVIC_GetPriorityGrouping>:
{
 800356c:	b480      	push	{r7}
 800356e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003570:	4b04      	ldr	r3, [pc, #16]	; (8003584 <__NVIC_GetPriorityGrouping+0x18>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	0a1b      	lsrs	r3, r3, #8
 8003576:	f003 0307 	and.w	r3, r3, #7
}
 800357a:	4618      	mov	r0, r3
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	e000ed00 	.word	0xe000ed00

08003588 <__NVIC_EnableIRQ>:
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003596:	2b00      	cmp	r3, #0
 8003598:	db0b      	blt.n	80035b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	f003 021f 	and.w	r2, r3, #31
 80035a0:	4907      	ldr	r1, [pc, #28]	; (80035c0 <__NVIC_EnableIRQ+0x38>)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	095b      	lsrs	r3, r3, #5
 80035a8:	2001      	movs	r0, #1
 80035aa:	fa00 f202 	lsl.w	r2, r0, r2
 80035ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	e000e100 	.word	0xe000e100

080035c4 <__NVIC_SetPriority>:
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	4603      	mov	r3, r0
 80035cc:	6039      	str	r1, [r7, #0]
 80035ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	db0a      	blt.n	80035ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	490c      	ldr	r1, [pc, #48]	; (8003610 <__NVIC_SetPriority+0x4c>)
 80035de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e2:	0112      	lsls	r2, r2, #4
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	440b      	add	r3, r1
 80035e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80035ec:	e00a      	b.n	8003604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	4908      	ldr	r1, [pc, #32]	; (8003614 <__NVIC_SetPriority+0x50>)
 80035f4:	79fb      	ldrb	r3, [r7, #7]
 80035f6:	f003 030f 	and.w	r3, r3, #15
 80035fa:	3b04      	subs	r3, #4
 80035fc:	0112      	lsls	r2, r2, #4
 80035fe:	b2d2      	uxtb	r2, r2
 8003600:	440b      	add	r3, r1
 8003602:	761a      	strb	r2, [r3, #24]
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	e000e100 	.word	0xe000e100
 8003614:	e000ed00 	.word	0xe000ed00

08003618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003618:	b480      	push	{r7}
 800361a:	b089      	sub	sp, #36	; 0x24
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f003 0307 	and.w	r3, r3, #7
 800362a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f1c3 0307 	rsb	r3, r3, #7
 8003632:	2b04      	cmp	r3, #4
 8003634:	bf28      	it	cs
 8003636:	2304      	movcs	r3, #4
 8003638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	3304      	adds	r3, #4
 800363e:	2b06      	cmp	r3, #6
 8003640:	d902      	bls.n	8003648 <NVIC_EncodePriority+0x30>
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	3b03      	subs	r3, #3
 8003646:	e000      	b.n	800364a <NVIC_EncodePriority+0x32>
 8003648:	2300      	movs	r3, #0
 800364a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800364c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43da      	mvns	r2, r3
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	401a      	ands	r2, r3
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003660:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	fa01 f303 	lsl.w	r3, r1, r3
 800366a:	43d9      	mvns	r1, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003670:	4313      	orrs	r3, r2
         );
}
 8003672:	4618      	mov	r0, r3
 8003674:	3724      	adds	r7, #36	; 0x24
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
	...

08003680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	3b01      	subs	r3, #1
 800368c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003690:	d301      	bcc.n	8003696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003692:	2301      	movs	r3, #1
 8003694:	e00f      	b.n	80036b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003696:	4a0a      	ldr	r2, [pc, #40]	; (80036c0 <SysTick_Config+0x40>)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3b01      	subs	r3, #1
 800369c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800369e:	210f      	movs	r1, #15
 80036a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80036a4:	f7ff ff8e 	bl	80035c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036a8:	4b05      	ldr	r3, [pc, #20]	; (80036c0 <SysTick_Config+0x40>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ae:	4b04      	ldr	r3, [pc, #16]	; (80036c0 <SysTick_Config+0x40>)
 80036b0:	2207      	movs	r2, #7
 80036b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	e000e010 	.word	0xe000e010

080036c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f7ff ff29 	bl	8003524 <__NVIC_SetPriorityGrouping>
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b086      	sub	sp, #24
 80036de:	af00      	add	r7, sp, #0
 80036e0:	4603      	mov	r3, r0
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	607a      	str	r2, [r7, #4]
 80036e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036ec:	f7ff ff3e 	bl	800356c <__NVIC_GetPriorityGrouping>
 80036f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	68b9      	ldr	r1, [r7, #8]
 80036f6:	6978      	ldr	r0, [r7, #20]
 80036f8:	f7ff ff8e 	bl	8003618 <NVIC_EncodePriority>
 80036fc:	4602      	mov	r2, r0
 80036fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003702:	4611      	mov	r1, r2
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff ff5d 	bl	80035c4 <__NVIC_SetPriority>
}
 800370a:	bf00      	nop
 800370c:	3718      	adds	r7, #24
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
 8003718:	4603      	mov	r3, r0
 800371a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800371c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff ff31 	bl	8003588 <__NVIC_EnableIRQ>
}
 8003726:	bf00      	nop
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff ffa2 	bl	8003680 <SysTick_Config>
 800373c:	4603      	mov	r3, r0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e098      	b.n	800388c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	461a      	mov	r2, r3
 8003760:	4b4d      	ldr	r3, [pc, #308]	; (8003898 <HAL_DMA_Init+0x150>)
 8003762:	429a      	cmp	r2, r3
 8003764:	d80f      	bhi.n	8003786 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	4b4b      	ldr	r3, [pc, #300]	; (800389c <HAL_DMA_Init+0x154>)
 800376e:	4413      	add	r3, r2
 8003770:	4a4b      	ldr	r2, [pc, #300]	; (80038a0 <HAL_DMA_Init+0x158>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	091b      	lsrs	r3, r3, #4
 8003778:	009a      	lsls	r2, r3, #2
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a48      	ldr	r2, [pc, #288]	; (80038a4 <HAL_DMA_Init+0x15c>)
 8003782:	641a      	str	r2, [r3, #64]	; 0x40
 8003784:	e00e      	b.n	80037a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	461a      	mov	r2, r3
 800378c:	4b46      	ldr	r3, [pc, #280]	; (80038a8 <HAL_DMA_Init+0x160>)
 800378e:	4413      	add	r3, r2
 8003790:	4a43      	ldr	r2, [pc, #268]	; (80038a0 <HAL_DMA_Init+0x158>)
 8003792:	fba2 2303 	umull	r2, r3, r2, r3
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	009a      	lsls	r2, r3, #2
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a42      	ldr	r2, [pc, #264]	; (80038ac <HAL_DMA_Init+0x164>)
 80037a2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80037c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037fe:	d039      	beq.n	8003874 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	4a27      	ldr	r2, [pc, #156]	; (80038a4 <HAL_DMA_Init+0x15c>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d11a      	bne.n	8003840 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800380a:	4b29      	ldr	r3, [pc, #164]	; (80038b0 <HAL_DMA_Init+0x168>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003812:	f003 031c 	and.w	r3, r3, #28
 8003816:	210f      	movs	r1, #15
 8003818:	fa01 f303 	lsl.w	r3, r1, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	4924      	ldr	r1, [pc, #144]	; (80038b0 <HAL_DMA_Init+0x168>)
 8003820:	4013      	ands	r3, r2
 8003822:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003824:	4b22      	ldr	r3, [pc, #136]	; (80038b0 <HAL_DMA_Init+0x168>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6859      	ldr	r1, [r3, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003830:	f003 031c 	and.w	r3, r3, #28
 8003834:	fa01 f303 	lsl.w	r3, r1, r3
 8003838:	491d      	ldr	r1, [pc, #116]	; (80038b0 <HAL_DMA_Init+0x168>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
 800383e:	e019      	b.n	8003874 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003840:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <HAL_DMA_Init+0x16c>)
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003848:	f003 031c 	and.w	r3, r3, #28
 800384c:	210f      	movs	r1, #15
 800384e:	fa01 f303 	lsl.w	r3, r1, r3
 8003852:	43db      	mvns	r3, r3
 8003854:	4917      	ldr	r1, [pc, #92]	; (80038b4 <HAL_DMA_Init+0x16c>)
 8003856:	4013      	ands	r3, r2
 8003858:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800385a:	4b16      	ldr	r3, [pc, #88]	; (80038b4 <HAL_DMA_Init+0x16c>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6859      	ldr	r1, [r3, #4]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003866:	f003 031c 	and.w	r3, r3, #28
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	4911      	ldr	r1, [pc, #68]	; (80038b4 <HAL_DMA_Init+0x16c>)
 8003870:	4313      	orrs	r3, r2
 8003872:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	40020407 	.word	0x40020407
 800389c:	bffdfff8 	.word	0xbffdfff8
 80038a0:	cccccccd 	.word	0xcccccccd
 80038a4:	40020000 	.word	0x40020000
 80038a8:	bffdfbf8 	.word	0xbffdfbf8
 80038ac:	40020400 	.word	0x40020400
 80038b0:	400200a8 	.word	0x400200a8
 80038b4:	400204a8 	.word	0x400204a8

080038b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
 80038c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038c6:	2300      	movs	r3, #0
 80038c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d101      	bne.n	80038d8 <HAL_DMA_Start_IT+0x20>
 80038d4:	2302      	movs	r3, #2
 80038d6:	e04b      	b.n	8003970 <HAL_DMA_Start_IT+0xb8>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d13a      	bne.n	8003962 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2202      	movs	r2, #2
 80038f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0201 	bic.w	r2, r2, #1
 8003908:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	68b9      	ldr	r1, [r7, #8]
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f969 	bl	8003be8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	2b00      	cmp	r3, #0
 800391c:	d008      	beq.n	8003930 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 020e 	orr.w	r2, r2, #14
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	e00f      	b.n	8003950 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0204 	bic.w	r2, r2, #4
 800393e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 020a 	orr.w	r2, r2, #10
 800394e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	e005      	b.n	800396e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800396a:	2302      	movs	r3, #2
 800396c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800396e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003980:	2300      	movs	r3, #0
 8003982:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d005      	beq.n	800399c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2204      	movs	r2, #4
 8003994:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	73fb      	strb	r3, [r7, #15]
 800399a:	e029      	b.n	80039f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 020e 	bic.w	r2, r2, #14
 80039aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0201 	bic.w	r2, r2, #1
 80039ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c0:	f003 021c 	and.w	r2, r3, #28
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c8:	2101      	movs	r1, #1
 80039ca:	fa01 f202 	lsl.w	r2, r1, r2
 80039ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	4798      	blx	r3
    }
  }
  return status;
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b084      	sub	sp, #16
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a16:	f003 031c 	and.w	r3, r3, #28
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	409a      	lsls	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d026      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x7a>
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d021      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d107      	bne.n	8003a4e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0204 	bic.w	r2, r2, #4
 8003a4c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a52:	f003 021c 	and.w	r2, r3, #28
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5a:	2104      	movs	r1, #4
 8003a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a60:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d071      	beq.n	8003b4e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003a72:	e06c      	b.n	8003b4e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	f003 031c 	and.w	r3, r3, #28
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d02e      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0xec>
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d029      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10b      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 020a 	bic.w	r2, r2, #10
 8003aae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abc:	f003 021c 	and.w	r2, r3, #28
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	2102      	movs	r1, #2
 8003ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d038      	beq.n	8003b4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003ae4:	e033      	b.n	8003b4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	f003 031c 	and.w	r3, r3, #28
 8003aee:	2208      	movs	r2, #8
 8003af0:	409a      	lsls	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	4013      	ands	r3, r2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d02a      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x156>
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d025      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 020e 	bic.w	r2, r2, #14
 8003b12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b18:	f003 021c 	and.w	r2, r3, #28
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	2101      	movs	r1, #1
 8003b22:	fa01 f202 	lsl.w	r2, r1, r2
 8003b26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d004      	beq.n	8003b50 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b4e:	bf00      	nop
 8003b50:	bf00      	nop
}
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	460b      	mov	r3, r1
 8003b62:	607a      	str	r2, [r7, #4]
 8003b64:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003b66:	2300      	movs	r3, #0
 8003b68:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d101      	bne.n	8003b78 <HAL_DMA_RegisterCallback+0x20>
 8003b74:	2302      	movs	r3, #2
 8003b76:	e031      	b.n	8003bdc <HAL_DMA_RegisterCallback+0x84>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d120      	bne.n	8003bce <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8003b8c:	7afb      	ldrb	r3, [r7, #11]
 8003b8e:	2b03      	cmp	r3, #3
 8003b90:	d81a      	bhi.n	8003bc8 <HAL_DMA_RegisterCallback+0x70>
 8003b92:	a201      	add	r2, pc, #4	; (adr r2, 8003b98 <HAL_DMA_RegisterCallback+0x40>)
 8003b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b98:	08003ba9 	.word	0x08003ba9
 8003b9c:	08003bb1 	.word	0x08003bb1
 8003ba0:	08003bb9 	.word	0x08003bb9
 8003ba4:	08003bc1 	.word	0x08003bc1
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8003bae:	e010      	b.n	8003bd2 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8003bb6:	e00c      	b.n	8003bd2 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8003bbe:	e008      	b.n	8003bd2 <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8003bc6:	e004      	b.n	8003bd2 <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	75fb      	strb	r3, [r7, #23]
           break;
 8003bcc:	e001      	b.n	8003bd2 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8003bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	371c      	adds	r7, #28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfa:	f003 021c 	and.w	r2, r3, #28
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	2101      	movs	r1, #1
 8003c04:	fa01 f202 	lsl.w	r2, r1, r2
 8003c08:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	2b10      	cmp	r3, #16
 8003c18:	d108      	bne.n	8003c2c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c2a:	e007      	b.n	8003c3c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	60da      	str	r2, [r3, #12]
}
 8003c3c:	bf00      	nop
 8003c3e:	3714      	adds	r7, #20
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c52:	2300      	movs	r3, #0
 8003c54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c56:	e154      	b.n	8003f02 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	fa01 f303 	lsl.w	r3, r1, r3
 8003c64:	4013      	ands	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f000 8146 	beq.w	8003efc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 0303 	and.w	r3, r3, #3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d005      	beq.n	8003c88 <HAL_GPIO_Init+0x40>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f003 0303 	and.w	r3, r3, #3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d130      	bne.n	8003cea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	2203      	movs	r2, #3
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	005b      	lsls	r3, r3, #1
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	091b      	lsrs	r3, r3, #4
 8003cd4:	f003 0201 	and.w	r2, r3, #1
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	fa02 f303 	lsl.w	r3, r2, r3
 8003cde:	693a      	ldr	r2, [r7, #16]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d017      	beq.n	8003d26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	2203      	movs	r2, #3
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43db      	mvns	r3, r3
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	689a      	ldr	r2, [r3, #8]
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d123      	bne.n	8003d7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	08da      	lsrs	r2, r3, #3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3208      	adds	r2, #8
 8003d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f003 0307 	and.w	r3, r3, #7
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	220f      	movs	r2, #15
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	4013      	ands	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	691a      	ldr	r2, [r3, #16]
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	08da      	lsrs	r2, r3, #3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3208      	adds	r2, #8
 8003d74:	6939      	ldr	r1, [r7, #16]
 8003d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	2203      	movs	r2, #3
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f003 0203 	and.w	r2, r3, #3
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	005b      	lsls	r3, r3, #1
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 80a0 	beq.w	8003efc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dbc:	4b58      	ldr	r3, [pc, #352]	; (8003f20 <HAL_GPIO_Init+0x2d8>)
 8003dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc0:	4a57      	ldr	r2, [pc, #348]	; (8003f20 <HAL_GPIO_Init+0x2d8>)
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	6613      	str	r3, [r2, #96]	; 0x60
 8003dc8:	4b55      	ldr	r3, [pc, #340]	; (8003f20 <HAL_GPIO_Init+0x2d8>)
 8003dca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	60bb      	str	r3, [r7, #8]
 8003dd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003dd4:	4a53      	ldr	r2, [pc, #332]	; (8003f24 <HAL_GPIO_Init+0x2dc>)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	089b      	lsrs	r3, r3, #2
 8003dda:	3302      	adds	r3, #2
 8003ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	220f      	movs	r2, #15
 8003dec:	fa02 f303 	lsl.w	r3, r2, r3
 8003df0:	43db      	mvns	r3, r3
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003dfe:	d019      	beq.n	8003e34 <HAL_GPIO_Init+0x1ec>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a49      	ldr	r2, [pc, #292]	; (8003f28 <HAL_GPIO_Init+0x2e0>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d013      	beq.n	8003e30 <HAL_GPIO_Init+0x1e8>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a48      	ldr	r2, [pc, #288]	; (8003f2c <HAL_GPIO_Init+0x2e4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d00d      	beq.n	8003e2c <HAL_GPIO_Init+0x1e4>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a47      	ldr	r2, [pc, #284]	; (8003f30 <HAL_GPIO_Init+0x2e8>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d007      	beq.n	8003e28 <HAL_GPIO_Init+0x1e0>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a46      	ldr	r2, [pc, #280]	; (8003f34 <HAL_GPIO_Init+0x2ec>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d101      	bne.n	8003e24 <HAL_GPIO_Init+0x1dc>
 8003e20:	2304      	movs	r3, #4
 8003e22:	e008      	b.n	8003e36 <HAL_GPIO_Init+0x1ee>
 8003e24:	2307      	movs	r3, #7
 8003e26:	e006      	b.n	8003e36 <HAL_GPIO_Init+0x1ee>
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e004      	b.n	8003e36 <HAL_GPIO_Init+0x1ee>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e002      	b.n	8003e36 <HAL_GPIO_Init+0x1ee>
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <HAL_GPIO_Init+0x1ee>
 8003e34:	2300      	movs	r3, #0
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	f002 0203 	and.w	r2, r2, #3
 8003e3c:	0092      	lsls	r2, r2, #2
 8003e3e:	4093      	lsls	r3, r2
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e46:	4937      	ldr	r1, [pc, #220]	; (8003f24 <HAL_GPIO_Init+0x2dc>)
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	089b      	lsrs	r3, r3, #2
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e54:	4b38      	ldr	r3, [pc, #224]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	4013      	ands	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e78:	4a2f      	ldr	r2, [pc, #188]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e7e:	4b2e      	ldr	r3, [pc, #184]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	43db      	mvns	r3, r3
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d003      	beq.n	8003ea2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ea2:	4a25      	ldr	r2, [pc, #148]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003ea8:	4b23      	ldr	r3, [pc, #140]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d003      	beq.n	8003ecc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ecc:	4a1a      	ldr	r2, [pc, #104]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003ed2:	4b19      	ldr	r3, [pc, #100]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	43db      	mvns	r3, r3
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ef6:	4a10      	ldr	r2, [pc, #64]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	3301      	adds	r3, #1
 8003f00:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f47f aea3 	bne.w	8003c58 <HAL_GPIO_Init+0x10>
  }
}
 8003f12:	bf00      	nop
 8003f14:	bf00      	nop
 8003f16:	371c      	adds	r7, #28
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	40021000 	.word	0x40021000
 8003f24:	40010000 	.word	0x40010000
 8003f28:	48000400 	.word	0x48000400
 8003f2c:	48000800 	.word	0x48000800
 8003f30:	48000c00 	.word	0x48000c00
 8003f34:	48001000 	.word	0x48001000
 8003f38:	40010400 	.word	0x40010400

08003f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	807b      	strh	r3, [r7, #2]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f4c:	787b      	ldrb	r3, [r7, #1]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f52:	887a      	ldrh	r2, [r7, #2]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f58:	e002      	b.n	8003f60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f5a:	887a      	ldrh	r2, [r7, #2]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	4603      	mov	r3, r0
 8003f74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f76:	4b08      	ldr	r3, [pc, #32]	; (8003f98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	88fb      	ldrh	r3, [r7, #6]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d006      	beq.n	8003f90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f82:	4a05      	ldr	r2, [pc, #20]	; (8003f98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f84:	88fb      	ldrh	r3, [r7, #6]
 8003f86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f003 fc7e 	bl	800788c <HAL_GPIO_EXTI_Callback>
  }
}
 8003f90:	bf00      	nop
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40010400 	.word	0x40010400

08003f9c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fa0:	4b05      	ldr	r3, [pc, #20]	; (8003fb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a04      	ldr	r2, [pc, #16]	; (8003fb8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003faa:	6013      	str	r3, [r2, #0]
}
 8003fac:	bf00      	nop
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40007000 	.word	0x40007000

08003fbc <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 8003fc4:	4b2b      	ldr	r3, [pc, #172]	; (8004074 <HAL_PWR_ConfigPVD+0xb8>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f023 020e 	bic.w	r2, r3, #14
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4928      	ldr	r1, [pc, #160]	; (8004074 <HAL_PWR_ConfigPVD+0xb8>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 8003fd6:	4b28      	ldr	r3, [pc, #160]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	4a27      	ldr	r2, [pc, #156]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fe0:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8003fe2:	4b25      	ldr	r3, [pc, #148]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a24      	ldr	r2, [pc, #144]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fec:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 8003fee:	4b22      	ldr	r3, [pc, #136]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	4a21      	ldr	r2, [pc, #132]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ff8:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8003ffa:	4b1f      	ldr	r3, [pc, #124]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	4a1e      	ldr	r2, [pc, #120]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004000:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004004:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8004012:	4b19      	ldr	r3, [pc, #100]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a18      	ldr	r2, [pc, #96]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800401c:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 800402a:	4b13      	ldr	r3, [pc, #76]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	4a12      	ldr	r2, [pc, #72]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004034:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d005      	beq.n	800404e <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8004042:	4b0d      	ldr	r3, [pc, #52]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	4a0c      	ldr	r2, [pc, #48]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800404c:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800405a:	4b07      	ldr	r3, [pc, #28]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	4a06      	ldr	r2, [pc, #24]	; (8004078 <HAL_PWR_ConfigPVD+0xbc>)
 8004060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004064:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr
 8004074:	40007000 	.word	0x40007000
 8004078:	40010400 	.word	0x40010400

0800407c <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8004080:	4b05      	ldr	r3, [pc, #20]	; (8004098 <HAL_PWR_EnablePVD+0x1c>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	4a04      	ldr	r2, [pc, #16]	; (8004098 <HAL_PWR_EnablePVD+0x1c>)
 8004086:	f043 0301 	orr.w	r3, r3, #1
 800408a:	6053      	str	r3, [r2, #4]
}
 800408c:	bf00      	nop
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40007000 	.word	0x40007000

0800409c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040a0:	4b04      	ldr	r3, [pc, #16]	; (80040b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40007000 	.word	0x40007000

080040b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040c6:	d130      	bne.n	800412a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040c8:	4b23      	ldr	r3, [pc, #140]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80040d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040d4:	d038      	beq.n	8004148 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040d6:	4b20      	ldr	r3, [pc, #128]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80040de:	4a1e      	ldr	r2, [pc, #120]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040e6:	4b1d      	ldr	r3, [pc, #116]	; (800415c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2232      	movs	r2, #50	; 0x32
 80040ec:	fb02 f303 	mul.w	r3, r2, r3
 80040f0:	4a1b      	ldr	r2, [pc, #108]	; (8004160 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	0c9b      	lsrs	r3, r3, #18
 80040f8:	3301      	adds	r3, #1
 80040fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040fc:	e002      	b.n	8004104 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	3b01      	subs	r3, #1
 8004102:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004104:	4b14      	ldr	r3, [pc, #80]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800410c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004110:	d102      	bne.n	8004118 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1f2      	bne.n	80040fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004118:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004124:	d110      	bne.n	8004148 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e00f      	b.n	800414a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800412a:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004132:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004136:	d007      	beq.n	8004148 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004138:	4b07      	ldr	r3, [pc, #28]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004140:	4a05      	ldr	r2, [pc, #20]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004142:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004146:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	40007000 	.word	0x40007000
 800415c:	200002ec 	.word	0x200002ec
 8004160:	431bde83 	.word	0x431bde83

08004164 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d102      	bne.n	8004178 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	f000 bc02 	b.w	800497c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004178:	4b96      	ldr	r3, [pc, #600]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 030c 	and.w	r3, r3, #12
 8004180:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004182:	4b94      	ldr	r3, [pc, #592]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 80e4 	beq.w	8004362 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d007      	beq.n	80041b0 <HAL_RCC_OscConfig+0x4c>
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2b0c      	cmp	r3, #12
 80041a4:	f040 808b 	bne.w	80042be <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	f040 8087 	bne.w	80042be <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041b0:	4b88      	ldr	r3, [pc, #544]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <HAL_RCC_OscConfig+0x64>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e3d9      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1a      	ldr	r2, [r3, #32]
 80041cc:	4b81      	ldr	r3, [pc, #516]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_RCC_OscConfig+0x7e>
 80041d8:	4b7e      	ldr	r3, [pc, #504]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041e0:	e005      	b.n	80041ee <HAL_RCC_OscConfig+0x8a>
 80041e2:	4b7c      	ldr	r3, [pc, #496]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041e8:	091b      	lsrs	r3, r3, #4
 80041ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d223      	bcs.n	800423a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 fd54 	bl	8004ca4 <RCC_SetFlashLatencyFromMSIRange>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d001      	beq.n	8004206 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e3ba      	b.n	800497c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004206:	4b73      	ldr	r3, [pc, #460]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a72      	ldr	r2, [pc, #456]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800420c:	f043 0308 	orr.w	r3, r3, #8
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	4b70      	ldr	r3, [pc, #448]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	496d      	ldr	r1, [pc, #436]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004220:	4313      	orrs	r3, r2
 8004222:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004224:	4b6b      	ldr	r3, [pc, #428]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	69db      	ldr	r3, [r3, #28]
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	4968      	ldr	r1, [pc, #416]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004234:	4313      	orrs	r3, r2
 8004236:	604b      	str	r3, [r1, #4]
 8004238:	e025      	b.n	8004286 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800423a:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a65      	ldr	r2, [pc, #404]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004240:	f043 0308 	orr.w	r3, r3, #8
 8004244:	6013      	str	r3, [r2, #0]
 8004246:	4b63      	ldr	r3, [pc, #396]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	4960      	ldr	r1, [pc, #384]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004254:	4313      	orrs	r3, r2
 8004256:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004258:	4b5e      	ldr	r3, [pc, #376]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	495b      	ldr	r1, [pc, #364]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004268:	4313      	orrs	r3, r2
 800426a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	4618      	mov	r0, r3
 8004278:	f000 fd14 	bl	8004ca4 <RCC_SetFlashLatencyFromMSIRange>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e37a      	b.n	800497c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004286:	f000 fc81 	bl	8004b8c <HAL_RCC_GetSysClockFreq>
 800428a:	4602      	mov	r2, r0
 800428c:	4b51      	ldr	r3, [pc, #324]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	091b      	lsrs	r3, r3, #4
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	4950      	ldr	r1, [pc, #320]	; (80043d8 <HAL_RCC_OscConfig+0x274>)
 8004298:	5ccb      	ldrb	r3, [r1, r3]
 800429a:	f003 031f 	and.w	r3, r3, #31
 800429e:	fa22 f303 	lsr.w	r3, r2, r3
 80042a2:	4a4e      	ldr	r2, [pc, #312]	; (80043dc <HAL_RCC_OscConfig+0x278>)
 80042a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042a6:	4b4e      	ldr	r3, [pc, #312]	; (80043e0 <HAL_RCC_OscConfig+0x27c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff f8ce 	bl	800344c <HAL_InitTick>
 80042b0:	4603      	mov	r3, r0
 80042b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d052      	beq.n	8004360 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	e35e      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d032      	beq.n	800432c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042c6:	4b43      	ldr	r3, [pc, #268]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a42      	ldr	r2, [pc, #264]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042cc:	f043 0301 	orr.w	r3, r3, #1
 80042d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042d2:	f7ff f8f7 	bl	80034c4 <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042da:	f7ff f8f3 	bl	80034c4 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e347      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042ec:	4b39      	ldr	r3, [pc, #228]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042f8:	4b36      	ldr	r3, [pc, #216]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a35      	ldr	r2, [pc, #212]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042fe:	f043 0308 	orr.w	r3, r3, #8
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4b33      	ldr	r3, [pc, #204]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4930      	ldr	r1, [pc, #192]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004312:	4313      	orrs	r3, r2
 8004314:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004316:	4b2f      	ldr	r3, [pc, #188]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	021b      	lsls	r3, r3, #8
 8004324:	492b      	ldr	r1, [pc, #172]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004326:	4313      	orrs	r3, r2
 8004328:	604b      	str	r3, [r1, #4]
 800432a:	e01a      	b.n	8004362 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800432c:	4b29      	ldr	r3, [pc, #164]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a28      	ldr	r2, [pc, #160]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004332:	f023 0301 	bic.w	r3, r3, #1
 8004336:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004338:	f7ff f8c4 	bl	80034c4 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004340:	f7ff f8c0 	bl	80034c4 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e314      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004352:	4b20      	ldr	r3, [pc, #128]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f0      	bne.n	8004340 <HAL_RCC_OscConfig+0x1dc>
 800435e:	e000      	b.n	8004362 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004360:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d073      	beq.n	8004456 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	2b08      	cmp	r3, #8
 8004372:	d005      	beq.n	8004380 <HAL_RCC_OscConfig+0x21c>
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	2b0c      	cmp	r3, #12
 8004378:	d10e      	bne.n	8004398 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2b03      	cmp	r3, #3
 800437e:	d10b      	bne.n	8004398 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004380:	4b14      	ldr	r3, [pc, #80]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d063      	beq.n	8004454 <HAL_RCC_OscConfig+0x2f0>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d15f      	bne.n	8004454 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e2f1      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a0:	d106      	bne.n	80043b0 <HAL_RCC_OscConfig+0x24c>
 80043a2:	4b0c      	ldr	r3, [pc, #48]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a0b      	ldr	r2, [pc, #44]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ac:	6013      	str	r3, [r2, #0]
 80043ae:	e025      	b.n	80043fc <HAL_RCC_OscConfig+0x298>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043b8:	d114      	bne.n	80043e4 <HAL_RCC_OscConfig+0x280>
 80043ba:	4b06      	ldr	r3, [pc, #24]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a05      	ldr	r2, [pc, #20]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	4b03      	ldr	r3, [pc, #12]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a02      	ldr	r2, [pc, #8]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043d0:	6013      	str	r3, [r2, #0]
 80043d2:	e013      	b.n	80043fc <HAL_RCC_OscConfig+0x298>
 80043d4:	40021000 	.word	0x40021000
 80043d8:	08008cc4 	.word	0x08008cc4
 80043dc:	200002ec 	.word	0x200002ec
 80043e0:	2000000c 	.word	0x2000000c
 80043e4:	4ba0      	ldr	r3, [pc, #640]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a9f      	ldr	r2, [pc, #636]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	4b9d      	ldr	r3, [pc, #628]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a9c      	ldr	r2, [pc, #624]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d013      	beq.n	800442c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004404:	f7ff f85e 	bl	80034c4 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800440c:	f7ff f85a 	bl	80034c4 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b64      	cmp	r3, #100	; 0x64
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e2ae      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800441e:	4b92      	ldr	r3, [pc, #584]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0x2a8>
 800442a:	e014      	b.n	8004456 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442c:	f7ff f84a 	bl	80034c4 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7ff f846 	bl	80034c4 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	; 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e29a      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004446:	4b88      	ldr	r3, [pc, #544]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0x2d0>
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d060      	beq.n	8004524 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	2b04      	cmp	r3, #4
 8004466:	d005      	beq.n	8004474 <HAL_RCC_OscConfig+0x310>
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	2b0c      	cmp	r3, #12
 800446c:	d119      	bne.n	80044a2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d116      	bne.n	80044a2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004474:	4b7c      	ldr	r3, [pc, #496]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <HAL_RCC_OscConfig+0x328>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e277      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800448c:	4b76      	ldr	r3, [pc, #472]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	061b      	lsls	r3, r3, #24
 800449a:	4973      	ldr	r1, [pc, #460]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800449c:	4313      	orrs	r3, r2
 800449e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044a0:	e040      	b.n	8004524 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d023      	beq.n	80044f2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044aa:	4b6f      	ldr	r3, [pc, #444]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a6e      	ldr	r2, [pc, #440]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b6:	f7ff f805 	bl	80034c4 <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044be:	f7ff f801 	bl	80034c4 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e255      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044d0:	4b65      	ldr	r3, [pc, #404]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0f0      	beq.n	80044be <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044dc:	4b62      	ldr	r3, [pc, #392]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	061b      	lsls	r3, r3, #24
 80044ea:	495f      	ldr	r1, [pc, #380]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]
 80044f0:	e018      	b.n	8004524 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044f2:	4b5d      	ldr	r3, [pc, #372]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a5c      	ldr	r2, [pc, #368]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fe:	f7fe ffe1 	bl	80034c4 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004506:	f7fe ffdd 	bl	80034c4 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e231      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004518:	4b53      	ldr	r3, [pc, #332]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1f0      	bne.n	8004506 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0308 	and.w	r3, r3, #8
 800452c:	2b00      	cmp	r3, #0
 800452e:	d03c      	beq.n	80045aa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01c      	beq.n	8004572 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004538:	4b4b      	ldr	r3, [pc, #300]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800453a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800453e:	4a4a      	ldr	r2, [pc, #296]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004548:	f7fe ffbc 	bl	80034c4 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004550:	f7fe ffb8 	bl	80034c4 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e20c      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004562:	4b41      	ldr	r3, [pc, #260]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004564:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0ef      	beq.n	8004550 <HAL_RCC_OscConfig+0x3ec>
 8004570:	e01b      	b.n	80045aa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004572:	4b3d      	ldr	r3, [pc, #244]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004578:	4a3b      	ldr	r2, [pc, #236]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800457a:	f023 0301 	bic.w	r3, r3, #1
 800457e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004582:	f7fe ff9f 	bl	80034c4 <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800458a:	f7fe ff9b 	bl	80034c4 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e1ef      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800459c:	4b32      	ldr	r3, [pc, #200]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800459e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1ef      	bne.n	800458a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 80a6 	beq.w	8004704 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045b8:	2300      	movs	r3, #0
 80045ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045bc:	4b2a      	ldr	r3, [pc, #168]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10d      	bne.n	80045e4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c8:	4b27      	ldr	r3, [pc, #156]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045cc:	4a26      	ldr	r2, [pc, #152]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d2:	6593      	str	r3, [r2, #88]	; 0x58
 80045d4:	4b24      	ldr	r3, [pc, #144]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045dc:	60bb      	str	r3, [r7, #8]
 80045de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e0:	2301      	movs	r3, #1
 80045e2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045e4:	4b21      	ldr	r3, [pc, #132]	; (800466c <HAL_RCC_OscConfig+0x508>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d118      	bne.n	8004622 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045f0:	4b1e      	ldr	r3, [pc, #120]	; (800466c <HAL_RCC_OscConfig+0x508>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a1d      	ldr	r2, [pc, #116]	; (800466c <HAL_RCC_OscConfig+0x508>)
 80045f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045fc:	f7fe ff62 	bl	80034c4 <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004604:	f7fe ff5e 	bl	80034c4 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e1b2      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004616:	4b15      	ldr	r3, [pc, #84]	; (800466c <HAL_RCC_OscConfig+0x508>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0f0      	beq.n	8004604 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d108      	bne.n	800463c <HAL_RCC_OscConfig+0x4d8>
 800462a:	4b0f      	ldr	r3, [pc, #60]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800462c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004630:	4a0d      	ldr	r2, [pc, #52]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004632:	f043 0301 	orr.w	r3, r3, #1
 8004636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800463a:	e029      	b.n	8004690 <HAL_RCC_OscConfig+0x52c>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	2b05      	cmp	r3, #5
 8004642:	d115      	bne.n	8004670 <HAL_RCC_OscConfig+0x50c>
 8004644:	4b08      	ldr	r3, [pc, #32]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464a:	4a07      	ldr	r2, [pc, #28]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800464c:	f043 0304 	orr.w	r3, r3, #4
 8004650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465a:	4a03      	ldr	r2, [pc, #12]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800465c:	f043 0301 	orr.w	r3, r3, #1
 8004660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004664:	e014      	b.n	8004690 <HAL_RCC_OscConfig+0x52c>
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
 800466c:	40007000 	.word	0x40007000
 8004670:	4b9a      	ldr	r3, [pc, #616]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004676:	4a99      	ldr	r2, [pc, #612]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004680:	4b96      	ldr	r3, [pc, #600]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004686:	4a95      	ldr	r2, [pc, #596]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004688:	f023 0304 	bic.w	r3, r3, #4
 800468c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d016      	beq.n	80046c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004698:	f7fe ff14 	bl	80034c4 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800469e:	e00a      	b.n	80046b6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a0:	f7fe ff10 	bl	80034c4 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e162      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046b6:	4b89      	ldr	r3, [pc, #548]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80046b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0ed      	beq.n	80046a0 <HAL_RCC_OscConfig+0x53c>
 80046c4:	e015      	b.n	80046f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c6:	f7fe fefd 	bl	80034c4 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fe fef9 	bl	80034c4 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e14b      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046e4:	4b7d      	ldr	r3, [pc, #500]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1ed      	bne.n	80046ce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046f2:	7ffb      	ldrb	r3, [r7, #31]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d105      	bne.n	8004704 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046f8:	4b78      	ldr	r3, [pc, #480]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80046fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046fc:	4a77      	ldr	r2, [pc, #476]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80046fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004702:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b00      	cmp	r3, #0
 800470e:	d03c      	beq.n	800478a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01c      	beq.n	8004752 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004718:	4b70      	ldr	r3, [pc, #448]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 800471a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800471e:	4a6f      	ldr	r2, [pc, #444]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004728:	f7fe fecc 	bl	80034c4 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004730:	f7fe fec8 	bl	80034c4 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e11c      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004742:	4b66      	ldr	r3, [pc, #408]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004744:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ef      	beq.n	8004730 <HAL_RCC_OscConfig+0x5cc>
 8004750:	e01b      	b.n	800478a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004752:	4b62      	ldr	r3, [pc, #392]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004754:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004758:	4a60      	ldr	r2, [pc, #384]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 800475a:	f023 0301 	bic.w	r3, r3, #1
 800475e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004762:	f7fe feaf 	bl	80034c4 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004768:	e008      	b.n	800477c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800476a:	f7fe feab 	bl	80034c4 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e0ff      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800477c:	4b57      	ldr	r3, [pc, #348]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 800477e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1ef      	bne.n	800476a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 80f3 	beq.w	800497a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004798:	2b02      	cmp	r3, #2
 800479a:	f040 80c9 	bne.w	8004930 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800479e:	4b4f      	ldr	r3, [pc, #316]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f003 0203 	and.w	r2, r3, #3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d12c      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047bc:	3b01      	subs	r3, #1
 80047be:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d123      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ce:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d11b      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047de:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d113      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ee:	085b      	lsrs	r3, r3, #1
 80047f0:	3b01      	subs	r3, #1
 80047f2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d109      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	085b      	lsrs	r3, r3, #1
 8004804:	3b01      	subs	r3, #1
 8004806:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004808:	429a      	cmp	r2, r3
 800480a:	d06b      	beq.n	80048e4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	2b0c      	cmp	r3, #12
 8004810:	d062      	beq.n	80048d8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004812:	4b32      	ldr	r3, [pc, #200]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e0ac      	b.n	800497c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004822:	4b2e      	ldr	r3, [pc, #184]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a2d      	ldr	r2, [pc, #180]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004828:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800482c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800482e:	f7fe fe49 	bl	80034c4 <HAL_GetTick>
 8004832:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004834:	e008      	b.n	8004848 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004836:	f7fe fe45 	bl	80034c4 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e099      	b.n	800497c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004848:	4b24      	ldr	r3, [pc, #144]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f0      	bne.n	8004836 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004854:	4b21      	ldr	r3, [pc, #132]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004856:	68da      	ldr	r2, [r3, #12]
 8004858:	4b21      	ldr	r3, [pc, #132]	; (80048e0 <HAL_RCC_OscConfig+0x77c>)
 800485a:	4013      	ands	r3, r2
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004864:	3a01      	subs	r2, #1
 8004866:	0112      	lsls	r2, r2, #4
 8004868:	4311      	orrs	r1, r2
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800486e:	0212      	lsls	r2, r2, #8
 8004870:	4311      	orrs	r1, r2
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004876:	0852      	lsrs	r2, r2, #1
 8004878:	3a01      	subs	r2, #1
 800487a:	0552      	lsls	r2, r2, #21
 800487c:	4311      	orrs	r1, r2
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004882:	0852      	lsrs	r2, r2, #1
 8004884:	3a01      	subs	r2, #1
 8004886:	0652      	lsls	r2, r2, #25
 8004888:	4311      	orrs	r1, r2
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800488e:	06d2      	lsls	r2, r2, #27
 8004890:	430a      	orrs	r2, r1
 8004892:	4912      	ldr	r1, [pc, #72]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 8004894:	4313      	orrs	r3, r2
 8004896:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004898:	4b10      	ldr	r3, [pc, #64]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a0f      	ldr	r2, [pc, #60]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 800489e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048a2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048a4:	4b0d      	ldr	r3, [pc, #52]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	4a0c      	ldr	r2, [pc, #48]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80048aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048b0:	f7fe fe08 	bl	80034c4 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b8:	f7fe fe04 	bl	80034c4 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e058      	b.n	800497c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ca:	4b04      	ldr	r3, [pc, #16]	; (80048dc <HAL_RCC_OscConfig+0x778>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0f0      	beq.n	80048b8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048d6:	e050      	b.n	800497a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e04f      	b.n	800497c <HAL_RCC_OscConfig+0x818>
 80048dc:	40021000 	.word	0x40021000
 80048e0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e4:	4b27      	ldr	r3, [pc, #156]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d144      	bne.n	800497a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80048f0:	4b24      	ldr	r3, [pc, #144]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a23      	ldr	r2, [pc, #140]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 80048f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048fc:	4b21      	ldr	r3, [pc, #132]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	4a20      	ldr	r2, [pc, #128]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 8004902:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004906:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004908:	f7fe fddc 	bl	80034c4 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800490e:	e008      	b.n	8004922 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004910:	f7fe fdd8 	bl	80034c4 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e02c      	b.n	800497c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004922:	4b18      	ldr	r3, [pc, #96]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0f0      	beq.n	8004910 <HAL_RCC_OscConfig+0x7ac>
 800492e:	e024      	b.n	800497a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	2b0c      	cmp	r3, #12
 8004934:	d01f      	beq.n	8004976 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004936:	4b13      	ldr	r3, [pc, #76]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a12      	ldr	r2, [pc, #72]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 800493c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004942:	f7fe fdbf 	bl	80034c4 <HAL_GetTick>
 8004946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004948:	e008      	b.n	800495c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800494a:	f7fe fdbb 	bl	80034c4 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	2b02      	cmp	r3, #2
 8004956:	d901      	bls.n	800495c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e00f      	b.n	800497c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800495c:	4b09      	ldr	r3, [pc, #36]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1f0      	bne.n	800494a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004968:	4b06      	ldr	r3, [pc, #24]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	4905      	ldr	r1, [pc, #20]	; (8004984 <HAL_RCC_OscConfig+0x820>)
 800496e:	4b06      	ldr	r3, [pc, #24]	; (8004988 <HAL_RCC_OscConfig+0x824>)
 8004970:	4013      	ands	r3, r2
 8004972:	60cb      	str	r3, [r1, #12]
 8004974:	e001      	b.n	800497a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3720      	adds	r7, #32
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40021000 	.word	0x40021000
 8004988:	feeefffc 	.word	0xfeeefffc

0800498c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d101      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e0e7      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049a0:	4b75      	ldr	r3, [pc, #468]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d910      	bls.n	80049d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ae:	4b72      	ldr	r3, [pc, #456]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f023 0207 	bic.w	r2, r3, #7
 80049b6:	4970      	ldr	r1, [pc, #448]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049be:	4b6e      	ldr	r3, [pc, #440]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d001      	beq.n	80049d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e0cf      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d010      	beq.n	80049fe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689a      	ldr	r2, [r3, #8]
 80049e0:	4b66      	ldr	r3, [pc, #408]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d908      	bls.n	80049fe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ec:	4b63      	ldr	r3, [pc, #396]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	4960      	ldr	r1, [pc, #384]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d04c      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d107      	bne.n	8004a22 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a12:	4b5a      	ldr	r3, [pc, #360]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d121      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e0a6      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d107      	bne.n	8004a3a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a2a:	4b54      	ldr	r3, [pc, #336]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d115      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e09a      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d107      	bne.n	8004a52 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a42:	4b4e      	ldr	r3, [pc, #312]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d109      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e08e      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a52:	4b4a      	ldr	r3, [pc, #296]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e086      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a62:	4b46      	ldr	r3, [pc, #280]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f023 0203 	bic.w	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	4943      	ldr	r1, [pc, #268]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a74:	f7fe fd26 	bl	80034c4 <HAL_GetTick>
 8004a78:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7a:	e00a      	b.n	8004a92 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a7c:	f7fe fd22 	bl	80034c4 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e06e      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a92:	4b3a      	ldr	r3, [pc, #232]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 020c 	and.w	r2, r3, #12
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d1eb      	bne.n	8004a7c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d010      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	4b31      	ldr	r3, [pc, #196]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d208      	bcs.n	8004ad2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ac0:	4b2e      	ldr	r3, [pc, #184]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	492b      	ldr	r1, [pc, #172]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad2:	4b29      	ldr	r3, [pc, #164]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0307 	and.w	r3, r3, #7
 8004ada:	683a      	ldr	r2, [r7, #0]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d210      	bcs.n	8004b02 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae0:	4b25      	ldr	r3, [pc, #148]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f023 0207 	bic.w	r2, r3, #7
 8004ae8:	4923      	ldr	r1, [pc, #140]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004af0:	4b21      	ldr	r3, [pc, #132]	; (8004b78 <HAL_RCC_ClockConfig+0x1ec>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d001      	beq.n	8004b02 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e036      	b.n	8004b70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0304 	and.w	r3, r3, #4
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d008      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b0e:	4b1b      	ldr	r3, [pc, #108]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	4918      	ldr	r1, [pc, #96]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0308 	and.w	r3, r3, #8
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d009      	beq.n	8004b40 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b2c:	4b13      	ldr	r3, [pc, #76]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	4910      	ldr	r1, [pc, #64]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b40:	f000 f824 	bl	8004b8c <HAL_RCC_GetSysClockFreq>
 8004b44:	4602      	mov	r2, r0
 8004b46:	4b0d      	ldr	r3, [pc, #52]	; (8004b7c <HAL_RCC_ClockConfig+0x1f0>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	091b      	lsrs	r3, r3, #4
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	490b      	ldr	r1, [pc, #44]	; (8004b80 <HAL_RCC_ClockConfig+0x1f4>)
 8004b52:	5ccb      	ldrb	r3, [r1, r3]
 8004b54:	f003 031f 	and.w	r3, r3, #31
 8004b58:	fa22 f303 	lsr.w	r3, r2, r3
 8004b5c:	4a09      	ldr	r2, [pc, #36]	; (8004b84 <HAL_RCC_ClockConfig+0x1f8>)
 8004b5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b60:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <HAL_RCC_ClockConfig+0x1fc>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7fe fc71 	bl	800344c <HAL_InitTick>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b6e:	7afb      	ldrb	r3, [r7, #11]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	40022000 	.word	0x40022000
 8004b7c:	40021000 	.word	0x40021000
 8004b80:	08008cc4 	.word	0x08008cc4
 8004b84:	200002ec 	.word	0x200002ec
 8004b88:	2000000c 	.word	0x2000000c

08004b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b089      	sub	sp, #36	; 0x24
 8004b90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
 8004b96:	2300      	movs	r3, #0
 8004b98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b9a:	4b3e      	ldr	r3, [pc, #248]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 030c 	and.w	r3, r3, #12
 8004ba2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ba4:	4b3b      	ldr	r3, [pc, #236]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x34>
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	d121      	bne.n	8004bfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d11e      	bne.n	8004bfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004bc0:	4b34      	ldr	r3, [pc, #208]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0308 	and.w	r3, r3, #8
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d107      	bne.n	8004bdc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004bcc:	4b31      	ldr	r3, [pc, #196]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bd2:	0a1b      	lsrs	r3, r3, #8
 8004bd4:	f003 030f 	and.w	r3, r3, #15
 8004bd8:	61fb      	str	r3, [r7, #28]
 8004bda:	e005      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004bdc:	4b2d      	ldr	r3, [pc, #180]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	091b      	lsrs	r3, r3, #4
 8004be2:	f003 030f 	and.w	r3, r3, #15
 8004be6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004be8:	4a2b      	ldr	r2, [pc, #172]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bf0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10d      	bne.n	8004c14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bfc:	e00a      	b.n	8004c14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	d102      	bne.n	8004c0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c04:	4b25      	ldr	r3, [pc, #148]	; (8004c9c <HAL_RCC_GetSysClockFreq+0x110>)
 8004c06:	61bb      	str	r3, [r7, #24]
 8004c08:	e004      	b.n	8004c14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d101      	bne.n	8004c14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c10:	4b23      	ldr	r3, [pc, #140]	; (8004ca0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	2b0c      	cmp	r3, #12
 8004c18:	d134      	bne.n	8004c84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c1a:	4b1e      	ldr	r3, [pc, #120]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f003 0303 	and.w	r3, r3, #3
 8004c22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d003      	beq.n	8004c32 <HAL_RCC_GetSysClockFreq+0xa6>
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2b03      	cmp	r3, #3
 8004c2e:	d003      	beq.n	8004c38 <HAL_RCC_GetSysClockFreq+0xac>
 8004c30:	e005      	b.n	8004c3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004c32:	4b1a      	ldr	r3, [pc, #104]	; (8004c9c <HAL_RCC_GetSysClockFreq+0x110>)
 8004c34:	617b      	str	r3, [r7, #20]
      break;
 8004c36:	e005      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004c38:	4b19      	ldr	r3, [pc, #100]	; (8004ca0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c3a:	617b      	str	r3, [r7, #20]
      break;
 8004c3c:	e002      	b.n	8004c44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	617b      	str	r3, [r7, #20]
      break;
 8004c42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c44:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	091b      	lsrs	r3, r3, #4
 8004c4a:	f003 0307 	and.w	r3, r3, #7
 8004c4e:	3301      	adds	r3, #1
 8004c50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004c52:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	0a1b      	lsrs	r3, r3, #8
 8004c58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	fb03 f202 	mul.w	r2, r3, r2
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c6a:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	0e5b      	lsrs	r3, r3, #25
 8004c70:	f003 0303 	and.w	r3, r3, #3
 8004c74:	3301      	adds	r3, #1
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c84:	69bb      	ldr	r3, [r7, #24]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3724      	adds	r7, #36	; 0x24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	40021000 	.word	0x40021000
 8004c98:	08008cd4 	.word	0x08008cd4
 8004c9c:	00f42400 	.word	0x00f42400
 8004ca0:	02dc6c00 	.word	0x02dc6c00

08004ca4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004cac:	2300      	movs	r3, #0
 8004cae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004cb0:	4b2a      	ldr	r3, [pc, #168]	; (8004d5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004cbc:	f7ff f9ee 	bl	800409c <HAL_PWREx_GetVoltageRange>
 8004cc0:	6178      	str	r0, [r7, #20]
 8004cc2:	e014      	b.n	8004cee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004cc4:	4b25      	ldr	r3, [pc, #148]	; (8004d5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc8:	4a24      	ldr	r2, [pc, #144]	; (8004d5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cce:	6593      	str	r3, [r2, #88]	; 0x58
 8004cd0:	4b22      	ldr	r3, [pc, #136]	; (8004d5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd8:	60fb      	str	r3, [r7, #12]
 8004cda:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004cdc:	f7ff f9de 	bl	800409c <HAL_PWREx_GetVoltageRange>
 8004ce0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ce2:	4b1e      	ldr	r3, [pc, #120]	; (8004d5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce6:	4a1d      	ldr	r2, [pc, #116]	; (8004d5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ce8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cf4:	d10b      	bne.n	8004d0e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b80      	cmp	r3, #128	; 0x80
 8004cfa:	d919      	bls.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2ba0      	cmp	r3, #160	; 0xa0
 8004d00:	d902      	bls.n	8004d08 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d02:	2302      	movs	r3, #2
 8004d04:	613b      	str	r3, [r7, #16]
 8004d06:	e013      	b.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d08:	2301      	movs	r3, #1
 8004d0a:	613b      	str	r3, [r7, #16]
 8004d0c:	e010      	b.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b80      	cmp	r3, #128	; 0x80
 8004d12:	d902      	bls.n	8004d1a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004d14:	2303      	movs	r3, #3
 8004d16:	613b      	str	r3, [r7, #16]
 8004d18:	e00a      	b.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b80      	cmp	r3, #128	; 0x80
 8004d1e:	d102      	bne.n	8004d26 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004d20:	2302      	movs	r3, #2
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	e004      	b.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b70      	cmp	r3, #112	; 0x70
 8004d2a:	d101      	bne.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d30:	4b0b      	ldr	r3, [pc, #44]	; (8004d60 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f023 0207 	bic.w	r2, r3, #7
 8004d38:	4909      	ldr	r1, [pc, #36]	; (8004d60 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d40:	4b07      	ldr	r3, [pc, #28]	; (8004d60 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d001      	beq.n	8004d52 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	40022000 	.word	0x40022000

08004d64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d70:	2300      	movs	r3, #0
 8004d72:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d031      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d84:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d88:	d01a      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004d8a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d8e:	d814      	bhi.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d009      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004d94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d98:	d10f      	bne.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004d9a:	4b5d      	ldr	r3, [pc, #372]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	4a5c      	ldr	r2, [pc, #368]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004da4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004da6:	e00c      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3304      	adds	r3, #4
 8004dac:	2100      	movs	r1, #0
 8004dae:	4618      	mov	r0, r3
 8004db0:	f000 f9f0 	bl	8005194 <RCCEx_PLLSAI1_Config>
 8004db4:	4603      	mov	r3, r0
 8004db6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004db8:	e003      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	74fb      	strb	r3, [r7, #19]
      break;
 8004dbe:	e000      	b.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004dc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dc2:	7cfb      	ldrb	r3, [r7, #19]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10b      	bne.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dc8:	4b51      	ldr	r3, [pc, #324]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd6:	494e      	ldr	r1, [pc, #312]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004dde:	e001      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004de0:	7cfb      	ldrb	r3, [r7, #19]
 8004de2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f000 809e 	beq.w	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004df2:	2300      	movs	r3, #0
 8004df4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004df6:	4b46      	ldr	r3, [pc, #280]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e000      	b.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004e06:	2300      	movs	r3, #0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00d      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e0c:	4b40      	ldr	r3, [pc, #256]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e10:	4a3f      	ldr	r2, [pc, #252]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e16:	6593      	str	r3, [r2, #88]	; 0x58
 8004e18:	4b3d      	ldr	r3, [pc, #244]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e20:	60bb      	str	r3, [r7, #8]
 8004e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e24:	2301      	movs	r3, #1
 8004e26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e28:	4b3a      	ldr	r3, [pc, #232]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a39      	ldr	r2, [pc, #228]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e34:	f7fe fb46 	bl	80034c4 <HAL_GetTick>
 8004e38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e3a:	e009      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e3c:	f7fe fb42 	bl	80034c4 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d902      	bls.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	74fb      	strb	r3, [r7, #19]
        break;
 8004e4e:	e005      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e50:	4b30      	ldr	r3, [pc, #192]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d0ef      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004e5c:	7cfb      	ldrb	r3, [r7, #19]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d15a      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e62:	4b2b      	ldr	r3, [pc, #172]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d01e      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d019      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e7e:	4b24      	ldr	r3, [pc, #144]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e88:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e8a:	4b21      	ldr	r3, [pc, #132]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e90:	4a1f      	ldr	r2, [pc, #124]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e9a:	4b1d      	ldr	r3, [pc, #116]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea0:	4a1b      	ldr	r2, [pc, #108]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ea6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004eaa:	4a19      	ldr	r2, [pc, #100]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d016      	beq.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebc:	f7fe fb02 	bl	80034c4 <HAL_GetTick>
 8004ec0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ec2:	e00b      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ec4:	f7fe fafe 	bl	80034c4 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d902      	bls.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	74fb      	strb	r3, [r7, #19]
            break;
 8004eda:	e006      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004edc:	4b0c      	ldr	r3, [pc, #48]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0ec      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004eea:	7cfb      	ldrb	r3, [r7, #19]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d10b      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ef0:	4b07      	ldr	r3, [pc, #28]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004efe:	4904      	ldr	r1, [pc, #16]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004f06:	e009      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f08:	7cfb      	ldrb	r3, [r7, #19]
 8004f0a:	74bb      	strb	r3, [r7, #18]
 8004f0c:	e006      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004f0e:	bf00      	nop
 8004f10:	40021000 	.word	0x40021000
 8004f14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f1c:	7c7b      	ldrb	r3, [r7, #17]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d105      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f22:	4b9b      	ldr	r3, [pc, #620]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f26:	4a9a      	ldr	r2, [pc, #616]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f2c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f3a:	4b95      	ldr	r3, [pc, #596]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f40:	f023 0203 	bic.w	r2, r3, #3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	4991      	ldr	r1, [pc, #580]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00a      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f5c:	4b8c      	ldr	r3, [pc, #560]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f62:	f023 020c 	bic.w	r2, r3, #12
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	4989      	ldr	r1, [pc, #548]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0304 	and.w	r3, r3, #4
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f7e:	4b84      	ldr	r3, [pc, #528]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f84:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8c:	4980      	ldr	r1, [pc, #512]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00a      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fa0:	4b7b      	ldr	r3, [pc, #492]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fa6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fae:	4978      	ldr	r1, [pc, #480]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fc2:	4b73      	ldr	r3, [pc, #460]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fd0:	496f      	ldr	r1, [pc, #444]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00a      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004fe4:	4b6a      	ldr	r3, [pc, #424]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	4967      	ldr	r1, [pc, #412]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005006:	4b62      	ldr	r3, [pc, #392]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005008:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800500c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005014:	495e      	ldr	r1, [pc, #376]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005028:	4b59      	ldr	r3, [pc, #356]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800502e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005036:	4956      	ldr	r1, [pc, #344]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800504a:	4b51      	ldr	r3, [pc, #324]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800504c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005050:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005058:	494d      	ldr	r1, [pc, #308]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800505a:	4313      	orrs	r3, r2
 800505c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d028      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800506c:	4b48      	ldr	r3, [pc, #288]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800506e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005072:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507a:	4945      	ldr	r1, [pc, #276]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005086:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800508a:	d106      	bne.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800508c:	4b40      	ldr	r3, [pc, #256]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	4a3f      	ldr	r2, [pc, #252]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005092:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005096:	60d3      	str	r3, [r2, #12]
 8005098:	e011      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800509e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050a2:	d10c      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3304      	adds	r3, #4
 80050a8:	2101      	movs	r1, #1
 80050aa:	4618      	mov	r0, r3
 80050ac:	f000 f872 	bl	8005194 <RCCEx_PLLSAI1_Config>
 80050b0:	4603      	mov	r3, r0
 80050b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050b4:	7cfb      	ldrb	r3, [r7, #19]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80050ba:	7cfb      	ldrb	r3, [r7, #19]
 80050bc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d028      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050ca:	4b31      	ldr	r3, [pc, #196]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80050cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050d8:	492d      	ldr	r1, [pc, #180]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050e8:	d106      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050ea:	4b29      	ldr	r3, [pc, #164]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	4a28      	ldr	r2, [pc, #160]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80050f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050f4:	60d3      	str	r3, [r2, #12]
 80050f6:	e011      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005100:	d10c      	bne.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	3304      	adds	r3, #4
 8005106:	2101      	movs	r1, #1
 8005108:	4618      	mov	r0, r3
 800510a:	f000 f843 	bl	8005194 <RCCEx_PLLSAI1_Config>
 800510e:	4603      	mov	r3, r0
 8005110:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005112:	7cfb      	ldrb	r3, [r7, #19]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8005118:	7cfb      	ldrb	r3, [r7, #19]
 800511a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d01c      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005128:	4b19      	ldr	r3, [pc, #100]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800512a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800512e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005136:	4916      	ldr	r1, [pc, #88]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005142:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005146:	d10c      	bne.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3304      	adds	r3, #4
 800514c:	2102      	movs	r1, #2
 800514e:	4618      	mov	r0, r3
 8005150:	f000 f820 	bl	8005194 <RCCEx_PLLSAI1_Config>
 8005154:	4603      	mov	r3, r0
 8005156:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005158:	7cfb      	ldrb	r3, [r7, #19]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 800515e:	7cfb      	ldrb	r3, [r7, #19]
 8005160:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800516e:	4b08      	ldr	r3, [pc, #32]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005174:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800517c:	4904      	ldr	r1, [pc, #16]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800517e:	4313      	orrs	r3, r2
 8005180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005184:	7cbb      	ldrb	r3, [r7, #18]
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	40021000 	.word	0x40021000

08005194 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80051a2:	4b74      	ldr	r3, [pc, #464]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f003 0303 	and.w	r3, r3, #3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d018      	beq.n	80051e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80051ae:	4b71      	ldr	r3, [pc, #452]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f003 0203 	and.w	r2, r3, #3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d10d      	bne.n	80051da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
       ||
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d009      	beq.n	80051da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80051c6:	4b6b      	ldr	r3, [pc, #428]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	091b      	lsrs	r3, r3, #4
 80051cc:	f003 0307 	and.w	r3, r3, #7
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
       ||
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d047      	beq.n	800526a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	73fb      	strb	r3, [r7, #15]
 80051de:	e044      	b.n	800526a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b03      	cmp	r3, #3
 80051e6:	d018      	beq.n	800521a <RCCEx_PLLSAI1_Config+0x86>
 80051e8:	2b03      	cmp	r3, #3
 80051ea:	d825      	bhi.n	8005238 <RCCEx_PLLSAI1_Config+0xa4>
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d002      	beq.n	80051f6 <RCCEx_PLLSAI1_Config+0x62>
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d009      	beq.n	8005208 <RCCEx_PLLSAI1_Config+0x74>
 80051f4:	e020      	b.n	8005238 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051f6:	4b5f      	ldr	r3, [pc, #380]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d11d      	bne.n	800523e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005206:	e01a      	b.n	800523e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005208:	4b5a      	ldr	r3, [pc, #360]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005210:	2b00      	cmp	r3, #0
 8005212:	d116      	bne.n	8005242 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005218:	e013      	b.n	8005242 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800521a:	4b56      	ldr	r3, [pc, #344]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10f      	bne.n	8005246 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005226:	4b53      	ldr	r3, [pc, #332]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800522e:	2b00      	cmp	r3, #0
 8005230:	d109      	bne.n	8005246 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005236:	e006      	b.n	8005246 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	73fb      	strb	r3, [r7, #15]
      break;
 800523c:	e004      	b.n	8005248 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800523e:	bf00      	nop
 8005240:	e002      	b.n	8005248 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005242:	bf00      	nop
 8005244:	e000      	b.n	8005248 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005246:	bf00      	nop
    }

    if(status == HAL_OK)
 8005248:	7bfb      	ldrb	r3, [r7, #15]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10d      	bne.n	800526a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800524e:	4b49      	ldr	r3, [pc, #292]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6819      	ldr	r1, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	3b01      	subs	r3, #1
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	430b      	orrs	r3, r1
 8005264:	4943      	ldr	r1, [pc, #268]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005266:	4313      	orrs	r3, r2
 8005268:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800526a:	7bfb      	ldrb	r3, [r7, #15]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d17c      	bne.n	800536a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005270:	4b40      	ldr	r3, [pc, #256]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a3f      	ldr	r2, [pc, #252]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005276:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800527a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800527c:	f7fe f922 	bl	80034c4 <HAL_GetTick>
 8005280:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005282:	e009      	b.n	8005298 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005284:	f7fe f91e 	bl	80034c4 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	2b02      	cmp	r3, #2
 8005290:	d902      	bls.n	8005298 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	73fb      	strb	r3, [r7, #15]
        break;
 8005296:	e005      	b.n	80052a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005298:	4b36      	ldr	r3, [pc, #216]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1ef      	bne.n	8005284 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d15f      	bne.n	800536a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d110      	bne.n	80052d2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052b0:	4b30      	ldr	r3, [pc, #192]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80052b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	6892      	ldr	r2, [r2, #8]
 80052c0:	0211      	lsls	r1, r2, #8
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	68d2      	ldr	r2, [r2, #12]
 80052c6:	06d2      	lsls	r2, r2, #27
 80052c8:	430a      	orrs	r2, r1
 80052ca:	492a      	ldr	r1, [pc, #168]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	610b      	str	r3, [r1, #16]
 80052d0:	e027      	b.n	8005322 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d112      	bne.n	80052fe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052d8:	4b26      	ldr	r3, [pc, #152]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80052e0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	6892      	ldr	r2, [r2, #8]
 80052e8:	0211      	lsls	r1, r2, #8
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	6912      	ldr	r2, [r2, #16]
 80052ee:	0852      	lsrs	r2, r2, #1
 80052f0:	3a01      	subs	r2, #1
 80052f2:	0552      	lsls	r2, r2, #21
 80052f4:	430a      	orrs	r2, r1
 80052f6:	491f      	ldr	r1, [pc, #124]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	610b      	str	r3, [r1, #16]
 80052fc:	e011      	b.n	8005322 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052fe:	4b1d      	ldr	r3, [pc, #116]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005306:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	6892      	ldr	r2, [r2, #8]
 800530e:	0211      	lsls	r1, r2, #8
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6952      	ldr	r2, [r2, #20]
 8005314:	0852      	lsrs	r2, r2, #1
 8005316:	3a01      	subs	r2, #1
 8005318:	0652      	lsls	r2, r2, #25
 800531a:	430a      	orrs	r2, r1
 800531c:	4915      	ldr	r1, [pc, #84]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 800531e:	4313      	orrs	r3, r2
 8005320:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005322:	4b14      	ldr	r3, [pc, #80]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a13      	ldr	r2, [pc, #76]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005328:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800532c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800532e:	f7fe f8c9 	bl	80034c4 <HAL_GetTick>
 8005332:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005334:	e009      	b.n	800534a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005336:	f7fe f8c5 	bl	80034c4 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	2b02      	cmp	r3, #2
 8005342:	d902      	bls.n	800534a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	73fb      	strb	r3, [r7, #15]
          break;
 8005348:	e005      	b.n	8005356 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800534a:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d0ef      	beq.n	8005336 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005356:	7bfb      	ldrb	r3, [r7, #15]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d106      	bne.n	800536a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800535c:	4b05      	ldr	r3, [pc, #20]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 800535e:	691a      	ldr	r2, [r3, #16]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	4903      	ldr	r1, [pc, #12]	; (8005374 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005366:	4313      	orrs	r3, r2
 8005368:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800536a:	7bfb      	ldrb	r3, [r7, #15]
}
 800536c:	4618      	mov	r0, r3
 800536e:	3710      	adds	r7, #16
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40021000 	.word	0x40021000

08005378 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d06c      	beq.n	8005464 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d106      	bne.n	80053a4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f001 ffe8 	bl	8007374 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	22ca      	movs	r2, #202	; 0xca
 80053b2:	625a      	str	r2, [r3, #36]	; 0x24
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2253      	movs	r2, #83	; 0x53
 80053ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f000 f87c 	bl	80054ba <RTC_EnterInitMode>
 80053c2:	4603      	mov	r3, r0
 80053c4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80053c6:	7bfb      	ldrb	r3, [r7, #15]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d14b      	bne.n	8005464 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6812      	ldr	r2, [r2, #0]
 80053d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80053da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053de:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6899      	ldr	r1, [r3, #8]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	431a      	orrs	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	68d2      	ldr	r2, [r2, #12]
 8005406:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6919      	ldr	r1, [r3, #16]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	041a      	lsls	r2, r3, #16
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f000 f87f 	bl	8005520 <RTC_ExitInitMode>
 8005422:	4603      	mov	r3, r0
 8005424:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005426:	7bfb      	ldrb	r3, [r7, #15]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d11b      	bne.n	8005464 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0203 	bic.w	r2, r2, #3
 800543a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	69da      	ldr	r2, [r3, #28]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	430a      	orrs	r2, r1
 8005452:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	22ff      	movs	r2, #255	; 0xff
 800545a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005464:	7bfb      	ldrb	r3, [r7, #15]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b084      	sub	sp, #16
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005484:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005486:	f7fe f81d 	bl	80034c4 <HAL_GetTick>
 800548a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800548c:	e009      	b.n	80054a2 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800548e:	f7fe f819 	bl	80034c4 <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800549c:	d901      	bls.n	80054a2 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e007      	b.n	80054b2 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	f003 0320 	and.w	r3, r3, #32
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0ee      	beq.n	800548e <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b084      	sub	sp, #16
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d120      	bne.n	8005516 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80054dc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80054de:	f7fd fff1 	bl	80034c4 <HAL_GetTick>
 80054e2:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80054e4:	e00d      	b.n	8005502 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80054e6:	f7fd ffed 	bl	80034c4 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054f4:	d905      	bls.n	8005502 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2203      	movs	r2, #3
 80054fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550c:	2b00      	cmp	r3, #0
 800550e:	d102      	bne.n	8005516 <RTC_EnterInitMode+0x5c>
 8005510:	7bfb      	ldrb	r3, [r7, #15]
 8005512:	2b03      	cmp	r3, #3
 8005514:	d1e7      	bne.n	80054e6 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005516:	7bfb      	ldrb	r3, [r7, #15]
}
 8005518:	4618      	mov	r0, r3
 800551a:	3710      	adds	r7, #16
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005528:	2300      	movs	r3, #0
 800552a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800552c:	4b1a      	ldr	r3, [pc, #104]	; (8005598 <RTC_ExitInitMode+0x78>)
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	4a19      	ldr	r2, [pc, #100]	; (8005598 <RTC_ExitInitMode+0x78>)
 8005532:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005536:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005538:	4b17      	ldr	r3, [pc, #92]	; (8005598 <RTC_ExitInitMode+0x78>)
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f003 0320 	and.w	r3, r3, #32
 8005540:	2b00      	cmp	r3, #0
 8005542:	d10c      	bne.n	800555e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7ff ff92 	bl	800546e <HAL_RTC_WaitForSynchro>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01e      	beq.n	800558e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2203      	movs	r2, #3
 8005554:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	73fb      	strb	r3, [r7, #15]
 800555c:	e017      	b.n	800558e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800555e:	4b0e      	ldr	r3, [pc, #56]	; (8005598 <RTC_ExitInitMode+0x78>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	4a0d      	ldr	r2, [pc, #52]	; (8005598 <RTC_ExitInitMode+0x78>)
 8005564:	f023 0320 	bic.w	r3, r3, #32
 8005568:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f7ff ff7f 	bl	800546e <HAL_RTC_WaitForSynchro>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d005      	beq.n	8005582 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2203      	movs	r2, #3
 800557a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005582:	4b05      	ldr	r3, [pc, #20]	; (8005598 <RTC_ExitInitMode+0x78>)
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	4a04      	ldr	r2, [pc, #16]	; (8005598 <RTC_ExitInitMode+0x78>)
 8005588:	f043 0320 	orr.w	r3, r3, #32
 800558c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800558e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40002800 	.word	0x40002800

0800559c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e095      	b.n	80056da <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d108      	bne.n	80055c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055be:	d009      	beq.n	80055d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	61da      	str	r2, [r3, #28]
 80055c6:	e005      	b.n	80055d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f877 	bl	80056e2 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800560a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005614:	d902      	bls.n	800561c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	e002      	b.n	8005622 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800561c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005620:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800562a:	d007      	beq.n	800563c <HAL_SPI_Init+0xa0>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005634:	d002      	beq.n	800563c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800564c:	431a      	orrs	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f003 0302 	and.w	r3, r3, #2
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	699b      	ldr	r3, [r3, #24]
 8005666:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	69db      	ldr	r3, [r3, #28]
 8005670:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005674:	431a      	orrs	r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800567e:	ea42 0103 	orr.w	r1, r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005686:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	430a      	orrs	r2, r1
 8005690:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	0c1b      	lsrs	r3, r3, #16
 8005698:	f003 0204 	and.w	r2, r3, #4
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a0:	f003 0310 	and.w	r3, r3, #16
 80056a4:	431a      	orrs	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056aa:	f003 0308 	and.w	r3, r3, #8
 80056ae:	431a      	orrs	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80056b8:	ea42 0103 	orr.w	r1, r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}

080056e2 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b083      	sub	sp, #12
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b082      	sub	sp, #8
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d101      	bne.n	8005708 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e049      	b.n	800579c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b00      	cmp	r3, #0
 8005712:	d106      	bne.n	8005722 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f001 fe45 	bl	80073ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3304      	adds	r3, #4
 8005732:	4619      	mov	r1, r3
 8005734:	4610      	mov	r0, r2
 8005736:	f000 fe2f 	bl	8006398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2201      	movs	r2, #1
 8005776:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3708      	adds	r7, #8
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e049      	b.n	800584a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d106      	bne.n	80057d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f001 fee8 	bl	80075a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3304      	adds	r3, #4
 80057e0:	4619      	mov	r1, r3
 80057e2:	4610      	mov	r0, r2
 80057e4:	f000 fdd8 	bl	8006398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3708      	adds	r7, #8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
	...

08005854 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b086      	sub	sp, #24
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
 8005860:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005862:	2300      	movs	r3, #0
 8005864:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d109      	bne.n	8005880 <HAL_TIM_PWM_Start_DMA+0x2c>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005872:	b2db      	uxtb	r3, r3
 8005874:	2b02      	cmp	r3, #2
 8005876:	bf0c      	ite	eq
 8005878:	2301      	moveq	r3, #1
 800587a:	2300      	movne	r3, #0
 800587c:	b2db      	uxtb	r3, r3
 800587e:	e03c      	b.n	80058fa <HAL_TIM_PWM_Start_DMA+0xa6>
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	2b04      	cmp	r3, #4
 8005884:	d109      	bne.n	800589a <HAL_TIM_PWM_Start_DMA+0x46>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b02      	cmp	r3, #2
 8005890:	bf0c      	ite	eq
 8005892:	2301      	moveq	r3, #1
 8005894:	2300      	movne	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	e02f      	b.n	80058fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b08      	cmp	r3, #8
 800589e:	d109      	bne.n	80058b4 <HAL_TIM_PWM_Start_DMA+0x60>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	bf0c      	ite	eq
 80058ac:	2301      	moveq	r3, #1
 80058ae:	2300      	movne	r3, #0
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	e022      	b.n	80058fa <HAL_TIM_PWM_Start_DMA+0xa6>
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	2b0c      	cmp	r3, #12
 80058b8:	d109      	bne.n	80058ce <HAL_TIM_PWM_Start_DMA+0x7a>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	bf0c      	ite	eq
 80058c6:	2301      	moveq	r3, #1
 80058c8:	2300      	movne	r3, #0
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	e015      	b.n	80058fa <HAL_TIM_PWM_Start_DMA+0xa6>
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	2b10      	cmp	r3, #16
 80058d2:	d109      	bne.n	80058e8 <HAL_TIM_PWM_Start_DMA+0x94>
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	bf0c      	ite	eq
 80058e0:	2301      	moveq	r3, #1
 80058e2:	2300      	movne	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	e008      	b.n	80058fa <HAL_TIM_PWM_Start_DMA+0xa6>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	bf0c      	ite	eq
 80058f4:	2301      	moveq	r3, #1
 80058f6:	2300      	movne	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d001      	beq.n	8005902 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80058fe:	2302      	movs	r3, #2
 8005900:	e18d      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d109      	bne.n	800591c <HAL_TIM_PWM_Start_DMA+0xc8>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	bf0c      	ite	eq
 8005914:	2301      	moveq	r3, #1
 8005916:	2300      	movne	r3, #0
 8005918:	b2db      	uxtb	r3, r3
 800591a:	e03c      	b.n	8005996 <HAL_TIM_PWM_Start_DMA+0x142>
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	2b04      	cmp	r3, #4
 8005920:	d109      	bne.n	8005936 <HAL_TIM_PWM_Start_DMA+0xe2>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005928:	b2db      	uxtb	r3, r3
 800592a:	2b01      	cmp	r3, #1
 800592c:	bf0c      	ite	eq
 800592e:	2301      	moveq	r3, #1
 8005930:	2300      	movne	r3, #0
 8005932:	b2db      	uxtb	r3, r3
 8005934:	e02f      	b.n	8005996 <HAL_TIM_PWM_Start_DMA+0x142>
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2b08      	cmp	r3, #8
 800593a:	d109      	bne.n	8005950 <HAL_TIM_PWM_Start_DMA+0xfc>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b01      	cmp	r3, #1
 8005946:	bf0c      	ite	eq
 8005948:	2301      	moveq	r3, #1
 800594a:	2300      	movne	r3, #0
 800594c:	b2db      	uxtb	r3, r3
 800594e:	e022      	b.n	8005996 <HAL_TIM_PWM_Start_DMA+0x142>
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b0c      	cmp	r3, #12
 8005954:	d109      	bne.n	800596a <HAL_TIM_PWM_Start_DMA+0x116>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b01      	cmp	r3, #1
 8005960:	bf0c      	ite	eq
 8005962:	2301      	moveq	r3, #1
 8005964:	2300      	movne	r3, #0
 8005966:	b2db      	uxtb	r3, r3
 8005968:	e015      	b.n	8005996 <HAL_TIM_PWM_Start_DMA+0x142>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b10      	cmp	r3, #16
 800596e:	d109      	bne.n	8005984 <HAL_TIM_PWM_Start_DMA+0x130>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b01      	cmp	r3, #1
 800597a:	bf0c      	ite	eq
 800597c:	2301      	moveq	r3, #1
 800597e:	2300      	movne	r3, #0
 8005980:	b2db      	uxtb	r3, r3
 8005982:	e008      	b.n	8005996 <HAL_TIM_PWM_Start_DMA+0x142>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b01      	cmp	r3, #1
 800598e:	bf0c      	ite	eq
 8005990:	2301      	moveq	r3, #1
 8005992:	2300      	movne	r3, #0
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d034      	beq.n	8005a04 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d002      	beq.n	80059a6 <HAL_TIM_PWM_Start_DMA+0x152>
 80059a0:	887b      	ldrh	r3, [r7, #2]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e139      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d104      	bne.n	80059ba <HAL_TIM_PWM_Start_DMA+0x166>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059b8:	e026      	b.n	8005a08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d104      	bne.n	80059ca <HAL_TIM_PWM_Start_DMA+0x176>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059c8:	e01e      	b.n	8005a08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	2b08      	cmp	r3, #8
 80059ce:	d104      	bne.n	80059da <HAL_TIM_PWM_Start_DMA+0x186>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2202      	movs	r2, #2
 80059d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059d8:	e016      	b.n	8005a08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	2b0c      	cmp	r3, #12
 80059de:	d104      	bne.n	80059ea <HAL_TIM_PWM_Start_DMA+0x196>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059e8:	e00e      	b.n	8005a08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	2b10      	cmp	r3, #16
 80059ee:	d104      	bne.n	80059fa <HAL_TIM_PWM_Start_DMA+0x1a6>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059f8:	e006      	b.n	8005a08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2202      	movs	r2, #2
 80059fe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a02:	e001      	b.n	8005a08 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e10a      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	2b0c      	cmp	r3, #12
 8005a0c:	f200 80ae 	bhi.w	8005b6c <HAL_TIM_PWM_Start_DMA+0x318>
 8005a10:	a201      	add	r2, pc, #4	; (adr r2, 8005a18 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8005a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a16:	bf00      	nop
 8005a18:	08005a4d 	.word	0x08005a4d
 8005a1c:	08005b6d 	.word	0x08005b6d
 8005a20:	08005b6d 	.word	0x08005b6d
 8005a24:	08005b6d 	.word	0x08005b6d
 8005a28:	08005a95 	.word	0x08005a95
 8005a2c:	08005b6d 	.word	0x08005b6d
 8005a30:	08005b6d 	.word	0x08005b6d
 8005a34:	08005b6d 	.word	0x08005b6d
 8005a38:	08005add 	.word	0x08005add
 8005a3c:	08005b6d 	.word	0x08005b6d
 8005a40:	08005b6d 	.word	0x08005b6d
 8005a44:	08005b6d 	.word	0x08005b6d
 8005a48:	08005b25 	.word	0x08005b25
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a50:	4a75      	ldr	r2, [pc, #468]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8005a52:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a58:	4a74      	ldr	r2, [pc, #464]	; (8005c2c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8005a5a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a60:	4a73      	ldr	r2, [pc, #460]	; (8005c30 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8005a62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005a68:	6879      	ldr	r1, [r7, #4]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3334      	adds	r3, #52	; 0x34
 8005a70:	461a      	mov	r2, r3
 8005a72:	887b      	ldrh	r3, [r7, #2]
 8005a74:	f7fd ff20 	bl	80038b8 <HAL_DMA_Start_IT>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e0cd      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68da      	ldr	r2, [r3, #12]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a90:	60da      	str	r2, [r3, #12]
      break;
 8005a92:	e06e      	b.n	8005b72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a98:	4a63      	ldr	r2, [pc, #396]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8005a9a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa0:	4a62      	ldr	r2, [pc, #392]	; (8005c2c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8005aa2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa8:	4a61      	ldr	r2, [pc, #388]	; (8005c30 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8005aaa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005ab0:	6879      	ldr	r1, [r7, #4]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	3338      	adds	r3, #56	; 0x38
 8005ab8:	461a      	mov	r2, r3
 8005aba:	887b      	ldrh	r3, [r7, #2]
 8005abc:	f7fd fefc 	bl	80038b8 <HAL_DMA_Start_IT>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d001      	beq.n	8005aca <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e0a9      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ad8:	60da      	str	r2, [r3, #12]
      break;
 8005ada:	e04a      	b.n	8005b72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae0:	4a51      	ldr	r2, [pc, #324]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8005ae2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae8:	4a50      	ldr	r2, [pc, #320]	; (8005c2c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8005aea:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af0:	4a4f      	ldr	r2, [pc, #316]	; (8005c30 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8005af2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005af8:	6879      	ldr	r1, [r7, #4]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	333c      	adds	r3, #60	; 0x3c
 8005b00:	461a      	mov	r2, r3
 8005b02:	887b      	ldrh	r3, [r7, #2]
 8005b04:	f7fd fed8 	bl	80038b8 <HAL_DMA_Start_IT>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d001      	beq.n	8005b12 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e085      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68da      	ldr	r2, [r3, #12]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b20:	60da      	str	r2, [r3, #12]
      break;
 8005b22:	e026      	b.n	8005b72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b28:	4a3f      	ldr	r2, [pc, #252]	; (8005c28 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8005b2a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b30:	4a3e      	ldr	r2, [pc, #248]	; (8005c2c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8005b32:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b38:	4a3d      	ldr	r2, [pc, #244]	; (8005c30 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8005b3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005b40:	6879      	ldr	r1, [r7, #4]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3340      	adds	r3, #64	; 0x40
 8005b48:	461a      	mov	r2, r3
 8005b4a:	887b      	ldrh	r3, [r7, #2]
 8005b4c:	f7fd feb4 	bl	80038b8 <HAL_DMA_Start_IT>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d001      	beq.n	8005b5a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e061      	b.n	8005c1e <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68da      	ldr	r2, [r3, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b68:	60da      	str	r2, [r3, #12]
      break;
 8005b6a:	e002      	b.n	8005b72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	75fb      	strb	r3, [r7, #23]
      break;
 8005b70:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b72:	7dfb      	ldrb	r3, [r7, #23]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d151      	bne.n	8005c1c <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	68b9      	ldr	r1, [r7, #8]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 ff85 	bl	8006a90 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a2a      	ldr	r2, [pc, #168]	; (8005c34 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d009      	beq.n	8005ba4 <HAL_TIM_PWM_Start_DMA+0x350>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a28      	ldr	r2, [pc, #160]	; (8005c38 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d004      	beq.n	8005ba4 <HAL_TIM_PWM_Start_DMA+0x350>
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a27      	ldr	r2, [pc, #156]	; (8005c3c <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d101      	bne.n	8005ba8 <HAL_TIM_PWM_Start_DMA+0x354>
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e000      	b.n	8005baa <HAL_TIM_PWM_Start_DMA+0x356>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d007      	beq.n	8005bbe <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a1c      	ldr	r2, [pc, #112]	; (8005c34 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d009      	beq.n	8005bdc <HAL_TIM_PWM_Start_DMA+0x388>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd0:	d004      	beq.n	8005bdc <HAL_TIM_PWM_Start_DMA+0x388>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a18      	ldr	r2, [pc, #96]	; (8005c38 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d115      	bne.n	8005c08 <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	4b17      	ldr	r3, [pc, #92]	; (8005c40 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8005be4:	4013      	ands	r3, r2
 8005be6:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	2b06      	cmp	r3, #6
 8005bec:	d015      	beq.n	8005c1a <HAL_TIM_PWM_Start_DMA+0x3c6>
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bf4:	d011      	beq.n	8005c1a <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f042 0201 	orr.w	r2, r2, #1
 8005c04:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c06:	e008      	b.n	8005c1a <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f042 0201 	orr.w	r2, r2, #1
 8005c16:	601a      	str	r2, [r3, #0]
 8005c18:	e000      	b.n	8005c1c <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005c1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3718      	adds	r7, #24
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	08006289 	.word	0x08006289
 8005c2c:	08006331 	.word	0x08006331
 8005c30:	080061f7 	.word	0x080061f7
 8005c34:	40012c00 	.word	0x40012c00
 8005c38:	40014000 	.word	0x40014000
 8005c3c:	40014400 	.word	0x40014400
 8005c40:	00010007 	.word	0x00010007

08005c44 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2b0c      	cmp	r3, #12
 8005c56:	d855      	bhi.n	8005d04 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8005c58:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8005c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5e:	bf00      	nop
 8005c60:	08005c95 	.word	0x08005c95
 8005c64:	08005d05 	.word	0x08005d05
 8005c68:	08005d05 	.word	0x08005d05
 8005c6c:	08005d05 	.word	0x08005d05
 8005c70:	08005cb1 	.word	0x08005cb1
 8005c74:	08005d05 	.word	0x08005d05
 8005c78:	08005d05 	.word	0x08005d05
 8005c7c:	08005d05 	.word	0x08005d05
 8005c80:	08005ccd 	.word	0x08005ccd
 8005c84:	08005d05 	.word	0x08005d05
 8005c88:	08005d05 	.word	0x08005d05
 8005c8c:	08005d05 	.word	0x08005d05
 8005c90:	08005ce9 	.word	0x08005ce9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68da      	ldr	r2, [r3, #12]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ca2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7fd fe65 	bl	8003978 <HAL_DMA_Abort_IT>
      break;
 8005cae:	e02c      	b.n	8005d0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68da      	ldr	r2, [r3, #12]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cbe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7fd fe57 	bl	8003978 <HAL_DMA_Abort_IT>
      break;
 8005cca:	e01e      	b.n	8005d0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cda:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f7fd fe49 	bl	8003978 <HAL_DMA_Abort_IT>
      break;
 8005ce6:	e010      	b.n	8005d0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68da      	ldr	r2, [r3, #12]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cf6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7fd fe3b 	bl	8003978 <HAL_DMA_Abort_IT>
      break;
 8005d02:	e002      	b.n	8005d0a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	73fb      	strb	r3, [r7, #15]
      break;
 8005d08:	bf00      	nop
  }

  if (status == HAL_OK)
 8005d0a:	7bfb      	ldrb	r3, [r7, #15]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d176      	bne.n	8005dfe <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2200      	movs	r2, #0
 8005d16:	6839      	ldr	r1, [r7, #0]
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 feb9 	bl	8006a90 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a39      	ldr	r2, [pc, #228]	; (8005e08 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d009      	beq.n	8005d3c <HAL_TIM_PWM_Stop_DMA+0xf8>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a37      	ldr	r2, [pc, #220]	; (8005e0c <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d004      	beq.n	8005d3c <HAL_TIM_PWM_Stop_DMA+0xf8>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a36      	ldr	r2, [pc, #216]	; (8005e10 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d101      	bne.n	8005d40 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <HAL_TIM_PWM_Stop_DMA+0xfe>
 8005d40:	2300      	movs	r3, #0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d017      	beq.n	8005d76 <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a1a      	ldr	r2, [r3, #32]
 8005d4c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10f      	bne.n	8005d76 <HAL_TIM_PWM_Stop_DMA+0x132>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6a1a      	ldr	r2, [r3, #32]
 8005d5c:	f240 4344 	movw	r3, #1092	; 0x444
 8005d60:	4013      	ands	r3, r2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d107      	bne.n	8005d76 <HAL_TIM_PWM_Stop_DMA+0x132>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d74:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6a1a      	ldr	r2, [r3, #32]
 8005d7c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d80:	4013      	ands	r3, r2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10f      	bne.n	8005da6 <HAL_TIM_PWM_Stop_DMA+0x162>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6a1a      	ldr	r2, [r3, #32]
 8005d8c:	f240 4344 	movw	r3, #1092	; 0x444
 8005d90:	4013      	ands	r3, r2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d107      	bne.n	8005da6 <HAL_TIM_PWM_Stop_DMA+0x162>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0201 	bic.w	r2, r2, #1
 8005da4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d104      	bne.n	8005db6 <HAL_TIM_PWM_Stop_DMA+0x172>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db4:	e023      	b.n	8005dfe <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d104      	bne.n	8005dc6 <HAL_TIM_PWM_Stop_DMA+0x182>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dc4:	e01b      	b.n	8005dfe <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	d104      	bne.n	8005dd6 <HAL_TIM_PWM_Stop_DMA+0x192>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dd4:	e013      	b.n	8005dfe <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b0c      	cmp	r3, #12
 8005dda:	d104      	bne.n	8005de6 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005de4:	e00b      	b.n	8005dfe <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b10      	cmp	r3, #16
 8005dea:	d104      	bne.n	8005df6 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005df4:	e003      	b.n	8005dfe <HAL_TIM_PWM_Stop_DMA+0x1ba>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8005dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	40012c00 	.word	0x40012c00
 8005e0c:	40014000 	.word	0x40014000
 8005e10:	40014400 	.word	0x40014400

08005e14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b086      	sub	sp, #24
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e20:	2300      	movs	r3, #0
 8005e22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d101      	bne.n	8005e32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e2e:	2302      	movs	r3, #2
 8005e30:	e0ff      	b.n	8006032 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2201      	movs	r2, #1
 8005e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2b14      	cmp	r3, #20
 8005e3e:	f200 80f0 	bhi.w	8006022 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005e42:	a201      	add	r2, pc, #4	; (adr r2, 8005e48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e48:	08005e9d 	.word	0x08005e9d
 8005e4c:	08006023 	.word	0x08006023
 8005e50:	08006023 	.word	0x08006023
 8005e54:	08006023 	.word	0x08006023
 8005e58:	08005edd 	.word	0x08005edd
 8005e5c:	08006023 	.word	0x08006023
 8005e60:	08006023 	.word	0x08006023
 8005e64:	08006023 	.word	0x08006023
 8005e68:	08005f1f 	.word	0x08005f1f
 8005e6c:	08006023 	.word	0x08006023
 8005e70:	08006023 	.word	0x08006023
 8005e74:	08006023 	.word	0x08006023
 8005e78:	08005f5f 	.word	0x08005f5f
 8005e7c:	08006023 	.word	0x08006023
 8005e80:	08006023 	.word	0x08006023
 8005e84:	08006023 	.word	0x08006023
 8005e88:	08005fa1 	.word	0x08005fa1
 8005e8c:	08006023 	.word	0x08006023
 8005e90:	08006023 	.word	0x08006023
 8005e94:	08006023 	.word	0x08006023
 8005e98:	08005fe1 	.word	0x08005fe1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fadc 	bl	8006460 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	699a      	ldr	r2, [r3, #24]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f042 0208 	orr.w	r2, r2, #8
 8005eb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	699a      	ldr	r2, [r3, #24]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f022 0204 	bic.w	r2, r2, #4
 8005ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6999      	ldr	r1, [r3, #24]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	691a      	ldr	r2, [r3, #16]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	619a      	str	r2, [r3, #24]
      break;
 8005eda:	e0a5      	b.n	8006028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 fb38 	bl	8006558 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	699a      	ldr	r2, [r3, #24]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6999      	ldr	r1, [r3, #24]
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	021a      	lsls	r2, r3, #8
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	619a      	str	r2, [r3, #24]
      break;
 8005f1c:	e084      	b.n	8006028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68b9      	ldr	r1, [r7, #8]
 8005f24:	4618      	mov	r0, r3
 8005f26:	f000 fb91 	bl	800664c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0208 	orr.w	r2, r2, #8
 8005f38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	69da      	ldr	r2, [r3, #28]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 0204 	bic.w	r2, r2, #4
 8005f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	69d9      	ldr	r1, [r3, #28]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	61da      	str	r2, [r3, #28]
      break;
 8005f5c:	e064      	b.n	8006028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fbe9 	bl	800673c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69da      	ldr	r2, [r3, #28]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69da      	ldr	r2, [r3, #28]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69d9      	ldr	r1, [r3, #28]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	021a      	lsls	r2, r3, #8
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	61da      	str	r2, [r3, #28]
      break;
 8005f9e:	e043      	b.n	8006028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fc26 	bl	80067f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f042 0208 	orr.w	r2, r2, #8
 8005fba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0204 	bic.w	r2, r2, #4
 8005fca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005fde:	e023      	b.n	8006028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68b9      	ldr	r1, [r7, #8]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fc5e 	bl	80068a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ffa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800600a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	021a      	lsls	r2, r3, #8
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006020:	e002      	b.n	8006028 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	75fb      	strb	r3, [r7, #23]
      break;
 8006026:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006030:	7dfb      	ldrb	r3, [r7, #23]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3718      	adds	r7, #24
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop

0800603c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <HAL_TIM_ConfigClockSource+0x1c>
 8006054:	2302      	movs	r3, #2
 8006056:	e0b6      	b.n	80061c6 <HAL_TIM_ConfigClockSource+0x18a>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006076:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800607a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006082:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006094:	d03e      	beq.n	8006114 <HAL_TIM_ConfigClockSource+0xd8>
 8006096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800609a:	f200 8087 	bhi.w	80061ac <HAL_TIM_ConfigClockSource+0x170>
 800609e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060a2:	f000 8086 	beq.w	80061b2 <HAL_TIM_ConfigClockSource+0x176>
 80060a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060aa:	d87f      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060ac:	2b70      	cmp	r3, #112	; 0x70
 80060ae:	d01a      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0xaa>
 80060b0:	2b70      	cmp	r3, #112	; 0x70
 80060b2:	d87b      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060b4:	2b60      	cmp	r3, #96	; 0x60
 80060b6:	d050      	beq.n	800615a <HAL_TIM_ConfigClockSource+0x11e>
 80060b8:	2b60      	cmp	r3, #96	; 0x60
 80060ba:	d877      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060bc:	2b50      	cmp	r3, #80	; 0x50
 80060be:	d03c      	beq.n	800613a <HAL_TIM_ConfigClockSource+0xfe>
 80060c0:	2b50      	cmp	r3, #80	; 0x50
 80060c2:	d873      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060c4:	2b40      	cmp	r3, #64	; 0x40
 80060c6:	d058      	beq.n	800617a <HAL_TIM_ConfigClockSource+0x13e>
 80060c8:	2b40      	cmp	r3, #64	; 0x40
 80060ca:	d86f      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060cc:	2b30      	cmp	r3, #48	; 0x30
 80060ce:	d064      	beq.n	800619a <HAL_TIM_ConfigClockSource+0x15e>
 80060d0:	2b30      	cmp	r3, #48	; 0x30
 80060d2:	d86b      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060d4:	2b20      	cmp	r3, #32
 80060d6:	d060      	beq.n	800619a <HAL_TIM_ConfigClockSource+0x15e>
 80060d8:	2b20      	cmp	r3, #32
 80060da:	d867      	bhi.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d05c      	beq.n	800619a <HAL_TIM_ConfigClockSource+0x15e>
 80060e0:	2b10      	cmp	r3, #16
 80060e2:	d05a      	beq.n	800619a <HAL_TIM_ConfigClockSource+0x15e>
 80060e4:	e062      	b.n	80061ac <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060f6:	f000 fcab 	bl	8006a50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006108:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68ba      	ldr	r2, [r7, #8]
 8006110:	609a      	str	r2, [r3, #8]
      break;
 8006112:	e04f      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006124:	f000 fc94 	bl	8006a50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006136:	609a      	str	r2, [r3, #8]
      break;
 8006138:	e03c      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006146:	461a      	mov	r2, r3
 8006148:	f000 fc08 	bl	800695c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2150      	movs	r1, #80	; 0x50
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fc61 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 8006158:	e02c      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006166:	461a      	mov	r2, r3
 8006168:	f000 fc27 	bl	80069ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2160      	movs	r1, #96	; 0x60
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fc51 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 8006178:	e01c      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006186:	461a      	mov	r2, r3
 8006188:	f000 fbe8 	bl	800695c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2140      	movs	r1, #64	; 0x40
 8006192:	4618      	mov	r0, r3
 8006194:	f000 fc41 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 8006198:	e00c      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4619      	mov	r1, r3
 80061a4:	4610      	mov	r0, r2
 80061a6:	f000 fc38 	bl	8006a1a <TIM_ITRx_SetConfig>
      break;
 80061aa:	e003      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	73fb      	strb	r3, [r7, #15]
      break;
 80061b0:	e000      	b.n	80061b4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80061b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}

080061ce <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80061ce:	b480      	push	{r7}
 80061d0:	b083      	sub	sp, #12
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80061d6:	bf00      	nop
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b084      	sub	sp, #16
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006202:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	429a      	cmp	r2, r3
 800620c:	d107      	bne.n	800621e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2201      	movs	r2, #1
 8006212:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800621c:	e02a      	b.n	8006274 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	429a      	cmp	r2, r3
 8006226:	d107      	bne.n	8006238 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2202      	movs	r2, #2
 800622c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006236:	e01d      	b.n	8006274 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	429a      	cmp	r2, r3
 8006240:	d107      	bne.n	8006252 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2204      	movs	r2, #4
 8006246:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006250:	e010      	b.n	8006274 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	429a      	cmp	r2, r3
 800625a:	d107      	bne.n	800626c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2208      	movs	r2, #8
 8006260:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800626a:	e003      	b.n	8006274 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f7ff ffb4 	bl	80061e2 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	771a      	strb	r2, [r3, #28]
}
 8006280:	bf00      	nop
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006294:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	429a      	cmp	r2, r3
 800629e:	d10b      	bne.n	80062b8 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2201      	movs	r2, #1
 80062a4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	69db      	ldr	r3, [r3, #28]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d136      	bne.n	800631c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062b6:	e031      	b.n	800631c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d10b      	bne.n	80062da <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2202      	movs	r2, #2
 80062c6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d125      	bne.n	800631c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062d8:	e020      	b.n	800631c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d10b      	bne.n	80062fc <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2204      	movs	r2, #4
 80062e8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d114      	bne.n	800631c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062fa:	e00f      	b.n	800631c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	429a      	cmp	r2, r3
 8006304:	d10a      	bne.n	800631c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2208      	movs	r2, #8
 800630a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d103      	bne.n	800631c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f001 fac5 	bl	80078ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	771a      	strb	r2, [r3, #28]
  //g_tim_pwm_transfer_cmplt = true;

}
 8006328:	bf00      	nop
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	429a      	cmp	r2, r3
 8006346:	d103      	bne.n	8006350 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2201      	movs	r2, #1
 800634c:	771a      	strb	r2, [r3, #28]
 800634e:	e019      	b.n	8006384 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	429a      	cmp	r2, r3
 8006358:	d103      	bne.n	8006362 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2202      	movs	r2, #2
 800635e:	771a      	strb	r2, [r3, #28]
 8006360:	e010      	b.n	8006384 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006366:	687a      	ldr	r2, [r7, #4]
 8006368:	429a      	cmp	r2, r3
 800636a:	d103      	bne.n	8006374 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2204      	movs	r2, #4
 8006370:	771a      	strb	r2, [r3, #28]
 8006372:	e007      	b.n	8006384 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	429a      	cmp	r2, r3
 800637c:	d102      	bne.n	8006384 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2208      	movs	r2, #8
 8006382:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f7ff ff22 	bl	80061ce <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	771a      	strb	r2, [r3, #28]
}
 8006390:	bf00      	nop
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a2a      	ldr	r2, [pc, #168]	; (8006454 <TIM_Base_SetConfig+0xbc>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d003      	beq.n	80063b8 <TIM_Base_SetConfig+0x20>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b6:	d108      	bne.n	80063ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a21      	ldr	r2, [pc, #132]	; (8006454 <TIM_Base_SetConfig+0xbc>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00b      	beq.n	80063ea <TIM_Base_SetConfig+0x52>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063d8:	d007      	beq.n	80063ea <TIM_Base_SetConfig+0x52>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a1e      	ldr	r2, [pc, #120]	; (8006458 <TIM_Base_SetConfig+0xc0>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d003      	beq.n	80063ea <TIM_Base_SetConfig+0x52>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1d      	ldr	r2, [pc, #116]	; (800645c <TIM_Base_SetConfig+0xc4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d108      	bne.n	80063fc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	695b      	ldr	r3, [r3, #20]
 8006406:	4313      	orrs	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a0c      	ldr	r2, [pc, #48]	; (8006454 <TIM_Base_SetConfig+0xbc>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <TIM_Base_SetConfig+0xa0>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a0b      	ldr	r2, [pc, #44]	; (8006458 <TIM_Base_SetConfig+0xc0>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_Base_SetConfig+0xa0>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a0a      	ldr	r2, [pc, #40]	; (800645c <TIM_Base_SetConfig+0xc4>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d103      	bne.n	8006440 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	691a      	ldr	r2, [r3, #16]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	615a      	str	r2, [r3, #20]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	40012c00 	.word	0x40012c00
 8006458:	40014000 	.word	0x40014000
 800645c:	40014400 	.word	0x40014400

08006460 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006460:	b480      	push	{r7}
 8006462:	b087      	sub	sp, #28
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
 8006468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	f023 0201 	bic.w	r2, r3, #1
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800648e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f023 0303 	bic.w	r3, r3, #3
 800649a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f023 0302 	bic.w	r3, r3, #2
 80064ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a24      	ldr	r2, [pc, #144]	; (800654c <TIM_OC1_SetConfig+0xec>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d007      	beq.n	80064d0 <TIM_OC1_SetConfig+0x70>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a23      	ldr	r2, [pc, #140]	; (8006550 <TIM_OC1_SetConfig+0xf0>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d003      	beq.n	80064d0 <TIM_OC1_SetConfig+0x70>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a22      	ldr	r2, [pc, #136]	; (8006554 <TIM_OC1_SetConfig+0xf4>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d10c      	bne.n	80064ea <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f023 0308 	bic.w	r3, r3, #8
 80064d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	697a      	ldr	r2, [r7, #20]
 80064de:	4313      	orrs	r3, r2
 80064e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	f023 0304 	bic.w	r3, r3, #4
 80064e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a17      	ldr	r2, [pc, #92]	; (800654c <TIM_OC1_SetConfig+0xec>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d007      	beq.n	8006502 <TIM_OC1_SetConfig+0xa2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a16      	ldr	r2, [pc, #88]	; (8006550 <TIM_OC1_SetConfig+0xf0>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d003      	beq.n	8006502 <TIM_OC1_SetConfig+0xa2>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a15      	ldr	r2, [pc, #84]	; (8006554 <TIM_OC1_SetConfig+0xf4>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d111      	bne.n	8006526 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	4313      	orrs	r3, r2
 800651a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	699b      	ldr	r3, [r3, #24]
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	621a      	str	r2, [r3, #32]
}
 8006540:	bf00      	nop
 8006542:	371c      	adds	r7, #28
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	40012c00 	.word	0x40012c00
 8006550:	40014000 	.word	0x40014000
 8006554:	40014400 	.word	0x40014400

08006558 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	f023 0210 	bic.w	r2, r3, #16
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006586:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800658a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006592:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	021b      	lsls	r3, r3, #8
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	4313      	orrs	r3, r2
 800659e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f023 0320 	bic.w	r3, r3, #32
 80065a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	011b      	lsls	r3, r3, #4
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a22      	ldr	r2, [pc, #136]	; (8006640 <TIM_OC2_SetConfig+0xe8>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d10d      	bne.n	80065d8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	68db      	ldr	r3, [r3, #12]
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a19      	ldr	r2, [pc, #100]	; (8006640 <TIM_OC2_SetConfig+0xe8>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d007      	beq.n	80065f0 <TIM_OC2_SetConfig+0x98>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a18      	ldr	r2, [pc, #96]	; (8006644 <TIM_OC2_SetConfig+0xec>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d003      	beq.n	80065f0 <TIM_OC2_SetConfig+0x98>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a17      	ldr	r2, [pc, #92]	; (8006648 <TIM_OC2_SetConfig+0xf0>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d113      	bne.n	8006618 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80065fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	695b      	ldr	r3, [r3, #20]
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	4313      	orrs	r3, r2
 800660a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	4313      	orrs	r3, r2
 8006616:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	693a      	ldr	r2, [r7, #16]
 800661c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	621a      	str	r2, [r3, #32]
}
 8006632:	bf00      	nop
 8006634:	371c      	adds	r7, #28
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	40012c00 	.word	0x40012c00
 8006644:	40014000 	.word	0x40014000
 8006648:	40014400 	.word	0x40014400

0800664c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800667a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f023 0303 	bic.w	r3, r3, #3
 8006686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	4313      	orrs	r3, r2
 8006690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	021b      	lsls	r3, r3, #8
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a21      	ldr	r2, [pc, #132]	; (8006730 <TIM_OC3_SetConfig+0xe4>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d10d      	bne.n	80066ca <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	021b      	lsls	r3, r3, #8
 80066bc:	697a      	ldr	r2, [r7, #20]
 80066be:	4313      	orrs	r3, r2
 80066c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a18      	ldr	r2, [pc, #96]	; (8006730 <TIM_OC3_SetConfig+0xe4>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d007      	beq.n	80066e2 <TIM_OC3_SetConfig+0x96>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a17      	ldr	r2, [pc, #92]	; (8006734 <TIM_OC3_SetConfig+0xe8>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d003      	beq.n	80066e2 <TIM_OC3_SetConfig+0x96>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a16      	ldr	r2, [pc, #88]	; (8006738 <TIM_OC3_SetConfig+0xec>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d113      	bne.n	800670a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80066e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80066f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	695b      	ldr	r3, [r3, #20]
 80066f6:	011b      	lsls	r3, r3, #4
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	4313      	orrs	r3, r2
 8006708:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	697a      	ldr	r2, [r7, #20]
 8006722:	621a      	str	r2, [r3, #32]
}
 8006724:	bf00      	nop
 8006726:	371c      	adds	r7, #28
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	40012c00 	.word	0x40012c00
 8006734:	40014000 	.word	0x40014000
 8006738:	40014400 	.word	0x40014400

0800673c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800673c:	b480      	push	{r7}
 800673e:	b087      	sub	sp, #28
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a1b      	ldr	r3, [r3, #32]
 8006756:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	69db      	ldr	r3, [r3, #28]
 8006762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800676a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800676e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	021b      	lsls	r3, r3, #8
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	4313      	orrs	r3, r2
 8006782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800678a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	031b      	lsls	r3, r3, #12
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	4313      	orrs	r3, r2
 8006796:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a14      	ldr	r2, [pc, #80]	; (80067ec <TIM_OC4_SetConfig+0xb0>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d007      	beq.n	80067b0 <TIM_OC4_SetConfig+0x74>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a13      	ldr	r2, [pc, #76]	; (80067f0 <TIM_OC4_SetConfig+0xb4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d003      	beq.n	80067b0 <TIM_OC4_SetConfig+0x74>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a12      	ldr	r2, [pc, #72]	; (80067f4 <TIM_OC4_SetConfig+0xb8>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d109      	bne.n	80067c4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	695b      	ldr	r3, [r3, #20]
 80067bc:	019b      	lsls	r3, r3, #6
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	697a      	ldr	r2, [r7, #20]
 80067c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	621a      	str	r2, [r3, #32]
}
 80067de:	bf00      	nop
 80067e0:	371c      	adds	r7, #28
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	40012c00 	.word	0x40012c00
 80067f0:	40014000 	.word	0x40014000
 80067f4:	40014400 	.word	0x40014400

080067f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b087      	sub	sp, #28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a1b      	ldr	r3, [r3, #32]
 8006812:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800681e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800682a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	4313      	orrs	r3, r2
 8006834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800683c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	041b      	lsls	r3, r3, #16
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	4313      	orrs	r3, r2
 8006848:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a13      	ldr	r2, [pc, #76]	; (800689c <TIM_OC5_SetConfig+0xa4>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d007      	beq.n	8006862 <TIM_OC5_SetConfig+0x6a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a12      	ldr	r2, [pc, #72]	; (80068a0 <TIM_OC5_SetConfig+0xa8>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d003      	beq.n	8006862 <TIM_OC5_SetConfig+0x6a>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a11      	ldr	r2, [pc, #68]	; (80068a4 <TIM_OC5_SetConfig+0xac>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d109      	bne.n	8006876 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006868:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	021b      	lsls	r3, r3, #8
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	697a      	ldr	r2, [r7, #20]
 800687a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	621a      	str	r2, [r3, #32]
}
 8006890:	bf00      	nop
 8006892:	371c      	adds	r7, #28
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr
 800689c:	40012c00 	.word	0x40012c00
 80068a0:	40014000 	.word	0x40014000
 80068a4:	40014400 	.word	0x40014400

080068a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	021b      	lsls	r3, r3, #8
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80068ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	051b      	lsls	r3, r3, #20
 80068f6:	693a      	ldr	r2, [r7, #16]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a14      	ldr	r2, [pc, #80]	; (8006950 <TIM_OC6_SetConfig+0xa8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d007      	beq.n	8006914 <TIM_OC6_SetConfig+0x6c>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a13      	ldr	r2, [pc, #76]	; (8006954 <TIM_OC6_SetConfig+0xac>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d003      	beq.n	8006914 <TIM_OC6_SetConfig+0x6c>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a12      	ldr	r2, [pc, #72]	; (8006958 <TIM_OC6_SetConfig+0xb0>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d109      	bne.n	8006928 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800691a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	029b      	lsls	r3, r3, #10
 8006922:	697a      	ldr	r2, [r7, #20]
 8006924:	4313      	orrs	r3, r2
 8006926:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	621a      	str	r2, [r3, #32]
}
 8006942:	bf00      	nop
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	40012c00 	.word	0x40012c00
 8006954:	40014000 	.word	0x40014000
 8006958:	40014400 	.word	0x40014400

0800695c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6a1b      	ldr	r3, [r3, #32]
 800696c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	f023 0201 	bic.w	r2, r3, #1
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	011b      	lsls	r3, r3, #4
 800698c:	693a      	ldr	r2, [r7, #16]
 800698e:	4313      	orrs	r3, r2
 8006990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f023 030a 	bic.w	r3, r3, #10
 8006998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800699a:	697a      	ldr	r2, [r7, #20]
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	4313      	orrs	r3, r2
 80069a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	621a      	str	r2, [r3, #32]
}
 80069ae:	bf00      	nop
 80069b0:	371c      	adds	r7, #28
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ba:	b480      	push	{r7}
 80069bc:	b087      	sub	sp, #28
 80069be:	af00      	add	r7, sp, #0
 80069c0:	60f8      	str	r0, [r7, #12]
 80069c2:	60b9      	str	r1, [r7, #8]
 80069c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	f023 0210 	bic.w	r2, r3, #16
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6a1b      	ldr	r3, [r3, #32]
 80069dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	031b      	lsls	r3, r3, #12
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	011b      	lsls	r3, r3, #4
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	621a      	str	r2, [r3, #32]
}
 8006a0e:	bf00      	nop
 8006a10:	371c      	adds	r7, #28
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b085      	sub	sp, #20
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
 8006a22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	f043 0307 	orr.w	r3, r3, #7
 8006a3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	609a      	str	r2, [r3, #8]
}
 8006a44:	bf00      	nop
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
 8006a5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	021a      	lsls	r2, r3, #8
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	431a      	orrs	r2, r3
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	609a      	str	r2, [r3, #8]
}
 8006a84:	bf00      	nop
 8006a86:	371c      	adds	r7, #28
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b087      	sub	sp, #28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f003 031f 	and.w	r3, r3, #31
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a1a      	ldr	r2, [r3, #32]
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	43db      	mvns	r3, r3
 8006ab2:	401a      	ands	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a1a      	ldr	r2, [r3, #32]
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f003 031f 	and.w	r3, r3, #31
 8006ac2:	6879      	ldr	r1, [r7, #4]
 8006ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ac8:	431a      	orrs	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	621a      	str	r2, [r3, #32]
}
 8006ace:	bf00      	nop
 8006ad0:	371c      	adds	r7, #28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
	...

08006adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006af0:	2302      	movs	r3, #2
 8006af2:	e04f      	b.n	8006b94 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2202      	movs	r2, #2
 8006b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a21      	ldr	r2, [pc, #132]	; (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d108      	bne.n	8006b30 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b24:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a14      	ldr	r2, [pc, #80]	; (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d009      	beq.n	8006b68 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b5c:	d004      	beq.n	8006b68 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a10      	ldr	r2, [pc, #64]	; (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d10c      	bne.n	8006b82 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b6e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	68ba      	ldr	r2, [r7, #8]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	40012c00 	.word	0x40012c00
 8006ba4:	40014000 	.word	0x40014000

08006ba8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d101      	bne.n	8006bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bc0:	2302      	movs	r3, #2
 8006bc2:	e060      	b.n	8006c86 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	695b      	ldr	r3, [r3, #20]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	699b      	ldr	r3, [r3, #24]
 8006c38:	041b      	lsls	r3, r3, #16
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a14      	ldr	r2, [pc, #80]	; (8006c94 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d115      	bne.n	8006c74 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c52:	051b      	lsls	r3, r3, #20
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	69db      	ldr	r3, [r3, #28]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3714      	adds	r7, #20
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	40012c00 	.word	0x40012c00

08006c98 <board_init_rtc_init>:
uint32_t g_button_on_count[NUM_PUSH_BUTTONS] = {0};
bool button_press_state[NUM_PUSH_BUTTONS] = {false};
extern UART_HandleTypeDef      gh_host_usart;

static void board_init_rtc_init(void)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	af00      	add	r7, sp, #0
    g_rtc_handle.Instance = RTC;
 8006c9c:	4b10      	ldr	r3, [pc, #64]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006c9e:	4a11      	ldr	r2, [pc, #68]	; (8006ce4 <board_init_rtc_init+0x4c>)
 8006ca0:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;
 8006ca2:	4b0f      	ldr	r3, [pc, #60]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 127;
 8006ca8:	4b0d      	ldr	r3, [pc, #52]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006caa:	227f      	movs	r2, #127	; 0x7f
 8006cac:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 255;
 8006cae:	4b0c      	ldr	r3, [pc, #48]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006cb0:	22ff      	movs	r2, #255	; 0xff
 8006cb2:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 8006cb4:	4b0a      	ldr	r3, [pc, #40]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8006cba:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8006cc0:	4b07      	ldr	r3, [pc, #28]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	619a      	str	r2, [r3, #24]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8006cc6:	4b06      	ldr	r3, [pc, #24]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006cc8:	2200      	movs	r2, #0
 8006cca:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK) Error_Handler();
 8006ccc:	4804      	ldr	r0, [pc, #16]	; (8006ce0 <board_init_rtc_init+0x48>)
 8006cce:	f7fe fb53 	bl	8005378 <HAL_RTC_Init>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d001      	beq.n	8006cdc <board_init_rtc_init+0x44>
 8006cd8:	f000 f9b9 	bl	800704e <Error_Handler>
}
 8006cdc:	bf00      	nop
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	20002148 	.word	0x20002148
 8006ce4:	40002800 	.word	0x40002800

08006ce8 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b0ae      	sub	sp, #184	; 0xb8
 8006cec:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006cee:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006cf2:	2244      	movs	r2, #68	; 0x44
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f001 f90a 	bl	8007f10 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006cfc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8006d00:	2200      	movs	r2, #0
 8006d02:	601a      	str	r2, [r3, #0]
 8006d04:	605a      	str	r2, [r3, #4]
 8006d06:	609a      	str	r2, [r3, #8]
 8006d08:	60da      	str	r2, [r3, #12]
 8006d0a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006d0c:	1d3b      	adds	r3, r7, #4
 8006d0e:	225c      	movs	r2, #92	; 0x5c
 8006d10:	2100      	movs	r1, #0
 8006d12:	4618      	mov	r0, r3
 8006d14:	f001 f8fc 	bl	8007f10 <memset>

    HAL_PWR_EnableBkUpAccess();
 8006d18:	f7fd f940 	bl	8003f9c <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8006d1c:	4b25      	ldr	r3, [pc, #148]	; (8006db4 <SystemClock_Config+0xcc>)
 8006d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d22:	4a24      	ldr	r2, [pc, #144]	; (8006db4 <SystemClock_Config+0xcc>)
 8006d24:	f023 0318 	bic.w	r3, r3, #24
 8006d28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8006d2c:	2305      	movs	r3, #5
 8006d2e:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006d30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d34:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8006d36:	2301      	movs	r3, #1
 8006d38:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) while(1);
 8006d40:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fd fa0d 	bl	8004164 <HAL_RCC_OscConfig>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d000      	beq.n	8006d52 <SystemClock_Config+0x6a>
 8006d50:	e7fe      	b.n	8006d50 <SystemClock_Config+0x68>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006d52:	230f      	movs	r3, #15
 8006d54:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8006d56:	2302      	movs	r3, #2
 8006d58:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006d62:	2300      	movs	r3, #0
 8006d64:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) while(1);
 8006d66:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8006d6a:	2102      	movs	r1, #2
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f7fd fe0d 	bl	800498c <HAL_RCC_ClockConfig>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d000      	beq.n	8006d7a <SystemClock_Config+0x92>
 8006d78:	e7fe      	b.n	8006d78 <SystemClock_Config+0x90>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d7e:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8006d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d84:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 8006d86:	1d3b      	adds	r3, r7, #4
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f7fd ffeb 	bl	8004d64 <HAL_RCCEx_PeriphCLKConfig>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <SystemClock_Config+0xb0>
 8006d94:	f000 f95b 	bl	800704e <Error_Handler>
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) Error_Handler();
 8006d98:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006d9c:	f7fd f98c 	bl	80040b8 <HAL_PWREx_ControlVoltageScaling>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d001      	beq.n	8006daa <SystemClock_Config+0xc2>
 8006da6:	f000 f952 	bl	800704e <Error_Handler>
}
 8006daa:	bf00      	nop
 8006dac:	37b8      	adds	r7, #184	; 0xb8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	40021000 	.word	0x40021000

08006db8 <board_init_timer_init>:


static void board_init_timer_init(void)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b09e      	sub	sp, #120	; 0x78
 8006dbc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dbe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	605a      	str	r2, [r3, #4]
 8006dc8:	609a      	str	r2, [r3, #8]
 8006dca:	60da      	str	r2, [r3, #12]
 8006dcc:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006dce:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	605a      	str	r2, [r3, #4]
 8006dd8:	609a      	str	r2, [r3, #8]
 8006dda:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ddc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006de0:	2200      	movs	r2, #0
 8006de2:	601a      	str	r2, [r3, #0]
 8006de4:	605a      	str	r2, [r3, #4]
 8006de6:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8006de8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006dec:	2200      	movs	r2, #0
 8006dee:	601a      	str	r2, [r3, #0]
 8006df0:	605a      	str	r2, [r3, #4]
 8006df2:	609a      	str	r2, [r3, #8]
 8006df4:	60da      	str	r2, [r3, #12]
 8006df6:	611a      	str	r2, [r3, #16]
 8006df8:	615a      	str	r2, [r3, #20]
 8006dfa:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006dfc:	463b      	mov	r3, r7
 8006dfe:	222c      	movs	r2, #44	; 0x2c
 8006e00:	2100      	movs	r1, #0
 8006e02:	4618      	mov	r0, r3
 8006e04:	f001 f884 	bl	8007f10 <memset>
    g_tim1_handle.Instance = TIM1;
 8006e08:	4b5c      	ldr	r3, [pc, #368]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e0a:	4a5d      	ldr	r2, [pc, #372]	; (8006f80 <board_init_timer_init+0x1c8>)
 8006e0c:	601a      	str	r2, [r3, #0]
    g_tim1_handle.Init.Prescaler = 0;
 8006e0e:	4b5b      	ldr	r3, [pc, #364]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e10:	2200      	movs	r2, #0
 8006e12:	605a      	str	r2, [r3, #4]
    g_tim1_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e14:	4b59      	ldr	r3, [pc, #356]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e16:	2200      	movs	r2, #0
 8006e18:	609a      	str	r2, [r3, #8]
    g_tim1_handle.Init.Period = 60-1;
 8006e1a:	4b58      	ldr	r3, [pc, #352]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e1c:	223b      	movs	r2, #59	; 0x3b
 8006e1e:	60da      	str	r2, [r3, #12]
    g_tim1_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e20:	4b56      	ldr	r3, [pc, #344]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	611a      	str	r2, [r3, #16]
    g_tim1_handle.Init.RepetitionCounter = 0;
 8006e26:	4b55      	ldr	r3, [pc, #340]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e28:	2200      	movs	r2, #0
 8006e2a:	615a      	str	r2, [r3, #20]
    g_tim1_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e2c:	4b53      	ldr	r3, [pc, #332]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e2e:	2200      	movs	r2, #0
 8006e30:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8006e32:	4852      	ldr	r0, [pc, #328]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e34:	f7fe fc5f 	bl	80056f6 <HAL_TIM_Base_Init>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d001      	beq.n	8006e42 <board_init_timer_init+0x8a>
 8006e3e:	f000 f906 	bl	800704e <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e46:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_TIM_ConfigClockSource(&g_tim1_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8006e48:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	484b      	ldr	r0, [pc, #300]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e50:	f7ff f8f4 	bl	800603c <HAL_TIM_ConfigClockSource>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d001      	beq.n	8006e5e <board_init_timer_init+0xa6>
 8006e5a:	f000 f8f8 	bl	800704e <Error_Handler>
    if (HAL_TIM_PWM_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 8006e5e:	4847      	ldr	r0, [pc, #284]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e60:	f7fe fca0 	bl	80057a4 <HAL_TIM_PWM_Init>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d001      	beq.n	8006e6e <board_init_timer_init+0xb6>
 8006e6a:	f000 f8f0 	bl	800704e <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	64bb      	str	r3, [r7, #72]	; 0x48
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006e72:	2300      	movs	r3, #0
 8006e74:	64fb      	str	r3, [r7, #76]	; 0x4c
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e76:	2300      	movs	r3, #0
 8006e78:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_TIMEx_MasterConfigSynchronization(&g_tim1_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 8006e7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006e7e:	4619      	mov	r1, r3
 8006e80:	483e      	ldr	r0, [pc, #248]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006e82:	f7ff fe2b 	bl	8006adc <HAL_TIMEx_MasterConfigSynchronization>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d001      	beq.n	8006e90 <board_init_timer_init+0xd8>
 8006e8c:	f000 f8df 	bl	800704e <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006e90:	2360      	movs	r3, #96	; 0x60
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.Pulse = 0;
 8006e94:	2300      	movs	r3, #0
 8006e96:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	643b      	str	r3, [r7, #64]	; 0x40
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8006eac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4831      	ldr	r0, [pc, #196]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006eb6:	f7fe ffad 	bl	8005e14 <HAL_TIM_PWM_ConfigChannel>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d001      	beq.n	8006ec4 <board_init_timer_init+0x10c>
 8006ec0:	f000 f8c5 	bl	800704e <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 8006ec4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006ec8:	2204      	movs	r2, #4
 8006eca:	4619      	mov	r1, r3
 8006ecc:	482b      	ldr	r0, [pc, #172]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006ece:	f7fe ffa1 	bl	8005e14 <HAL_TIM_PWM_ConfigChannel>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <board_init_timer_init+0x124>
 8006ed8:	f000 f8b9 	bl	800704e <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 8006edc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	4825      	ldr	r0, [pc, #148]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006ee6:	f7fe ff95 	bl	8005e14 <HAL_TIM_PWM_ConfigChannel>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <board_init_timer_init+0x13c>
 8006ef0:	f000 f8ad 	bl	800704e <Error_Handler>
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	603b      	str	r3, [r7, #0]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006efc:	2300      	movs	r3, #0
 8006efe:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.DeadTime = 0;
 8006f00:	2300      	movs	r3, #0
 8006f02:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006f04:	2300      	movs	r3, #0
 8006f06:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006f08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f0c:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakFilter = 0;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006f12:	2300      	movs	r3, #0
 8006f14:	61fb      	str	r3, [r7, #28]
    sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8006f16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f1a:	623b      	str	r3, [r7, #32]
    sBreakDeadTimeConfig.Break2Filter = 0;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	627b      	str	r3, [r7, #36]	; 0x24
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006f20:	2300      	movs	r3, #0
 8006f22:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim1_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 8006f24:	463b      	mov	r3, r7
 8006f26:	4619      	mov	r1, r3
 8006f28:	4814      	ldr	r0, [pc, #80]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006f2a:	f7ff fe3d 	bl	8006ba8 <HAL_TIMEx_ConfigBreakDeadTime>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d001      	beq.n	8006f38 <board_init_timer_init+0x180>
 8006f34:	f000 f88b 	bl	800704e <Error_Handler>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 8006f38:	2100      	movs	r1, #0
 8006f3a:	4810      	ldr	r0, [pc, #64]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006f3c:	f7fe fe82 	bl	8005c44 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_2);
 8006f40:	2104      	movs	r1, #4
 8006f42:	480e      	ldr	r0, [pc, #56]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006f44:	f7fe fe7e 	bl	8005c44 <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_3);
 8006f48:	2108      	movs	r1, #8
 8006f4a:	480c      	ldr	r0, [pc, #48]	; (8006f7c <board_init_timer_init+0x1c4>)
 8006f4c:	f7fe fe7a 	bl	8005c44 <HAL_TIM_PWM_Stop_DMA>
    GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 8006f50:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006f54:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f56:	2302      	movs	r3, #2
 8006f58:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006f62:	2301      	movs	r3, #1
 8006f64:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f66:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f70:	f7fc fe6a 	bl	8003c48 <HAL_GPIO_Init>
}
 8006f74:	bf00      	nop
 8006f76:	3778      	adds	r7, #120	; 0x78
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	2000216c 	.word	0x2000216c
 8006f80:	40012c00 	.word	0x40012c00

08006f84 <board_init_port_wakeup>:
//    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
//}


static void board_init_port_wakeup(void)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f8a:	4b21      	ldr	r3, [pc, #132]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f8e:	4a20      	ldr	r2, [pc, #128]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006f90:	f043 0301 	orr.w	r3, r3, #1
 8006f94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006f96:	4b1e      	ldr	r3, [pc, #120]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f9a:	f003 0301 	and.w	r3, r3, #1
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fa2:	4b1b      	ldr	r3, [pc, #108]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa6:	4a1a      	ldr	r2, [pc, #104]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fa8:	f043 0302 	orr.w	r3, r3, #2
 8006fac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006fae:	4b18      	ldr	r3, [pc, #96]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb2:	f003 0302 	and.w	r3, r3, #2
 8006fb6:	613b      	str	r3, [r7, #16]
 8006fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006fba:	4b15      	ldr	r3, [pc, #84]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fbe:	4a14      	ldr	r2, [pc, #80]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fc0:	f043 0304 	orr.w	r3, r3, #4
 8006fc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006fc6:	4b12      	ldr	r3, [pc, #72]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fca:	f003 0304 	and.w	r3, r3, #4
 8006fce:	60fb      	str	r3, [r7, #12]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006fd2:	4b0f      	ldr	r3, [pc, #60]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fd6:	4a0e      	ldr	r2, [pc, #56]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006fde:	4b0c      	ldr	r3, [pc, #48]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fe6:	60bb      	str	r3, [r7, #8]
 8006fe8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA1_CLK_ENABLE();
 8006fea:	4b09      	ldr	r3, [pc, #36]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006fec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fee:	4a08      	ldr	r2, [pc, #32]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006ff0:	f043 0301 	orr.w	r3, r3, #1
 8006ff4:	6493      	str	r3, [r2, #72]	; 0x48
 8006ff6:	4b06      	ldr	r3, [pc, #24]	; (8007010 <board_init_port_wakeup+0x8c>)
 8006ff8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	607b      	str	r3, [r7, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
}
 8007002:	bf00      	nop
 8007004:	371c      	adds	r7, #28
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	40021000 	.word	0x40021000

08007014 <board_init>:


void board_init(void)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	af00      	add	r7, sp, #0
    srand(time(0));
 8007018:	2000      	movs	r0, #0
 800701a:	f000 ff81 	bl	8007f20 <time>
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4613      	mov	r3, r2
 8007024:	4618      	mov	r0, r3
 8007026:	f000 fe83 	bl	8007d30 <srand>
    HAL_Init();
 800702a:	f7fc f9f7 	bl	800341c <HAL_Init>
    SystemClock_Config();
 800702e:	f7ff fe5b 	bl	8006ce8 <SystemClock_Config>

    board_init_port_wakeup();
 8007032:	f7ff ffa7 	bl	8006f84 <board_init_port_wakeup>
    gpio_config_init();
 8007036:	f000 f80f 	bl	8007058 <gpio_config_init>
    board_init_timer_init();
 800703a:	f7ff febd 	bl	8006db8 <board_init_timer_init>

    ws2812b_init();
 800703e:	f7f9 fba9 	bl	8000794 <ws2812b_init>

    board_init_rtc_init();
 8007042:	f7ff fe29 	bl	8006c98 <board_init_rtc_init>
    spi_access_setup();
 8007046:	f000 f909 	bl	800725c <spi_access_setup>
}
 800704a:	bf00      	nop
 800704c:	bd80      	pop	{r7, pc}

0800704e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800704e:	b480      	push	{r7}
 8007050:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007052:	b672      	cpsid	i
}
 8007054:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8007056:	e7fe      	b.n	8007056 <Error_Handler+0x8>

08007058 <gpio_config_init>:


extern gpio_config_t gpio_config[GPIO_CONFIG_NUM_PINS];

void gpio_config_init(void)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af00      	add	r7, sp, #0
    for (gpio_config_pin_e pin = GPIO_CONFIG_PIN_FIRST;
 800705e:	2300      	movs	r3, #0
 8007060:	75fb      	strb	r3, [r7, #23]
 8007062:	e0ed      	b.n	8007240 <gpio_config_init+0x1e8>
                    pin < GPIO_CONFIG_NUM_PINS;
                    pin = (gpio_config_pin_e)(pin + 1))
    {
        GPIO_PinState output_lvl = GPIO_PIN_RESET;
 8007064:	2300      	movs	r3, #0
 8007066:	75bb      	strb	r3, [r7, #22]
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007068:	463b      	mov	r3, r7
 800706a:	2200      	movs	r2, #0
 800706c:	601a      	str	r2, [r3, #0]
 800706e:	605a      	str	r2, [r3, #4]
 8007070:	609a      	str	r2, [r3, #8]
 8007072:	60da      	str	r2, [r3, #12]
 8007074:	611a      	str	r2, [r3, #16]
        GPIO_InitStruct.Pin = gpio_config[pin].pin;
 8007076:	7dfa      	ldrb	r2, [r7, #23]
 8007078:	4976      	ldr	r1, [pc, #472]	; (8007254 <gpio_config_init+0x1fc>)
 800707a:	4613      	mov	r3, r2
 800707c:	005b      	lsls	r3, r3, #1
 800707e:	4413      	add	r3, r2
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	440b      	add	r3, r1
 8007084:	881b      	ldrh	r3, [r3, #0]
 8007086:	603b      	str	r3, [r7, #0]
        switch (gpio_config[pin].pin_mode)
 8007088:	7dfa      	ldrb	r2, [r7, #23]
 800708a:	4972      	ldr	r1, [pc, #456]	; (8007254 <gpio_config_init+0x1fc>)
 800708c:	4613      	mov	r3, r2
 800708e:	005b      	lsls	r3, r3, #1
 8007090:	4413      	add	r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	440b      	add	r3, r1
 8007096:	3308      	adds	r3, #8
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	3b01      	subs	r3, #1
 800709c:	2b04      	cmp	r3, #4
 800709e:	d84c      	bhi.n	800713a <gpio_config_init+0xe2>
 80070a0:	a201      	add	r2, pc, #4	; (adr r2, 80070a8 <gpio_config_init+0x50>)
 80070a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a6:	bf00      	nop
 80070a8:	080070bd 	.word	0x080070bd
 80070ac:	080070c7 	.word	0x080070c7
 80070b0:	080070d1 	.word	0x080070d1
 80070b4:	080070db 	.word	0x080070db
 80070b8:	08007131 	.word	0x08007131
        {
            case GPIO_CONFIG_PIN_MODE_OUTPUT_PUSH_PULL:
                GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070bc:	2301      	movs	r3, #1
 80070be:	607b      	str	r3, [r7, #4]
                GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070c0:	2300      	movs	r3, #0
 80070c2:	60bb      	str	r3, [r7, #8]
            break;
 80070c4:	e03a      	b.n	800713c <gpio_config_init+0xe4>
            case GPIO_CONFIG_PIN_MODE_OUTPUT_OPEN_DRAIN:
                GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80070c6:	2311      	movs	r3, #17
 80070c8:	607b      	str	r3, [r7, #4]
                GPIO_InitStruct.Pull = GPIO_PULLUP;
 80070ca:	2301      	movs	r3, #1
 80070cc:	60bb      	str	r3, [r7, #8]
            break;
 80070ce:	e035      	b.n	800713c <gpio_config_init+0xe4>
            case GPIO_CONFIG_PIN_MODE_INPUT_FLOAT:
                GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80070d0:	2300      	movs	r3, #0
 80070d2:	607b      	str	r3, [r7, #4]
                GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070d4:	2300      	movs	r3, #0
 80070d6:	60bb      	str	r3, [r7, #8]
            break;
 80070d8:	e030      	b.n	800713c <gpio_config_init+0xe4>
            case GPIO_CONFIG_PIN_MODE_INPUT_PULLUP:
                if (GPIO_CONFIG_PIN_INTERRUPT_ENABLE == gpio_config[pin].interrupt)
 80070da:	7dfa      	ldrb	r2, [r7, #23]
 80070dc:	495d      	ldr	r1, [pc, #372]	; (8007254 <gpio_config_init+0x1fc>)
 80070de:	4613      	mov	r3, r2
 80070e0:	005b      	lsls	r3, r3, #1
 80070e2:	4413      	add	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	440b      	add	r3, r1
 80070e8:	3309      	adds	r3, #9
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d119      	bne.n	8007124 <gpio_config_init+0xcc>
                {
                    switch (gpio_config[pin].pin_mode)
 80070f0:	7dfa      	ldrb	r2, [r7, #23]
 80070f2:	4958      	ldr	r1, [pc, #352]	; (8007254 <gpio_config_init+0x1fc>)
 80070f4:	4613      	mov	r3, r2
 80070f6:	005b      	lsls	r3, r3, #1
 80070f8:	4413      	add	r3, r2
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	440b      	add	r3, r1
 80070fe:	3308      	adds	r3, #8
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	2b04      	cmp	r3, #4
 8007104:	d002      	beq.n	800710c <gpio_config_init+0xb4>
 8007106:	2b05      	cmp	r3, #5
 8007108:	d006      	beq.n	8007118 <gpio_config_init+0xc0>
                        case GPIO_CONFIG_PIN_MODE_INPUT_PULLDOWN:
                            GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
                            GPIO_InitStruct.Pull = GPIO_PULLDOWN;
                        break;
                        default:
                        break;
 800710a:	e010      	b.n	800712e <gpio_config_init+0xd6>
                            GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800710c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8007110:	607b      	str	r3, [r7, #4]
                            GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007112:	2301      	movs	r3, #1
 8007114:	60bb      	str	r3, [r7, #8]
                        break;
 8007116:	e00a      	b.n	800712e <gpio_config_init+0xd6>
                            GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007118:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800711c:	607b      	str	r3, [r7, #4]
                            GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800711e:	2302      	movs	r3, #2
 8007120:	60bb      	str	r3, [r7, #8]
                        break;
 8007122:	e004      	b.n	800712e <gpio_config_init+0xd6>
                    }
                }
                else
                {
                    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007124:	2300      	movs	r3, #0
 8007126:	607b      	str	r3, [r7, #4]
                    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007128:	2301      	movs	r3, #1
 800712a:	60bb      	str	r3, [r7, #8]
                }
            break;
 800712c:	e006      	b.n	800713c <gpio_config_init+0xe4>
 800712e:	e005      	b.n	800713c <gpio_config_init+0xe4>
            case GPIO_CONFIG_PIN_MODE_INPUT_PULLDOWN:
                GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007130:	2300      	movs	r3, #0
 8007132:	607b      	str	r3, [r7, #4]
                GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8007134:	2302      	movs	r3, #2
 8007136:	60bb      	str	r3, [r7, #8]
            break;
 8007138:	e000      	b.n	800713c <gpio_config_init+0xe4>
            case GPIO_CONFIG_PIN_MODE_ALTERNATE_FUNCTION: // fall through
            case GPIO_CONFIG_PIN_MODE_NO_SETUP: // fall through
            default:
            break;
 800713a:	bf00      	nop
        }
        HAL_GPIO_Init(gpio_config[pin].port, &GPIO_InitStruct);
 800713c:	7dfa      	ldrb	r2, [r7, #23]
 800713e:	4945      	ldr	r1, [pc, #276]	; (8007254 <gpio_config_init+0x1fc>)
 8007140:	4613      	mov	r3, r2
 8007142:	005b      	lsls	r3, r3, #1
 8007144:	4413      	add	r3, r2
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	440b      	add	r3, r1
 800714a:	3304      	adds	r3, #4
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	463a      	mov	r2, r7
 8007150:	4611      	mov	r1, r2
 8007152:	4618      	mov	r0, r3
 8007154:	f7fc fd78 	bl	8003c48 <HAL_GPIO_Init>
        switch (gpio_config[pin].pin_mode)
 8007158:	7dfa      	ldrb	r2, [r7, #23]
 800715a:	493e      	ldr	r1, [pc, #248]	; (8007254 <gpio_config_init+0x1fc>)
 800715c:	4613      	mov	r3, r2
 800715e:	005b      	lsls	r3, r3, #1
 8007160:	4413      	add	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	440b      	add	r3, r1
 8007166:	3308      	adds	r3, #8
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	3b01      	subs	r3, #1
 800716c:	2b01      	cmp	r3, #1
 800716e:	d824      	bhi.n	80071ba <gpio_config_init+0x162>
        {
            case GPIO_CONFIG_PIN_MODE_OUTPUT_PUSH_PULL:
            case GPIO_CONFIG_PIN_MODE_OUTPUT_OPEN_DRAIN:
                output_lvl = ((gpio_config[pin].output_lvl == GPIO_CONFIG_OUTPUT_LVL_HIGH) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8007170:	7dfa      	ldrb	r2, [r7, #23]
 8007172:	4938      	ldr	r1, [pc, #224]	; (8007254 <gpio_config_init+0x1fc>)
 8007174:	4613      	mov	r3, r2
 8007176:	005b      	lsls	r3, r3, #1
 8007178:	4413      	add	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	440b      	add	r3, r1
 800717e:	330b      	adds	r3, #11
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b02      	cmp	r3, #2
 8007184:	bf0c      	ite	eq
 8007186:	2301      	moveq	r3, #1
 8007188:	2300      	movne	r3, #0
 800718a:	b2db      	uxtb	r3, r3
 800718c:	75bb      	strb	r3, [r7, #22]
                HAL_GPIO_WritePin(gpio_config[pin].port, gpio_config[pin].pin, output_lvl);
 800718e:	7dfa      	ldrb	r2, [r7, #23]
 8007190:	4930      	ldr	r1, [pc, #192]	; (8007254 <gpio_config_init+0x1fc>)
 8007192:	4613      	mov	r3, r2
 8007194:	005b      	lsls	r3, r3, #1
 8007196:	4413      	add	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	440b      	add	r3, r1
 800719c:	3304      	adds	r3, #4
 800719e:	6818      	ldr	r0, [r3, #0]
 80071a0:	7dfa      	ldrb	r2, [r7, #23]
 80071a2:	492c      	ldr	r1, [pc, #176]	; (8007254 <gpio_config_init+0x1fc>)
 80071a4:	4613      	mov	r3, r2
 80071a6:	005b      	lsls	r3, r3, #1
 80071a8:	4413      	add	r3, r2
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	440b      	add	r3, r1
 80071ae:	881b      	ldrh	r3, [r3, #0]
 80071b0:	7dba      	ldrb	r2, [r7, #22]
 80071b2:	4619      	mov	r1, r3
 80071b4:	f7fc fec2 	bl	8003f3c <HAL_GPIO_WritePin>
            break;
 80071b8:	e000      	b.n	80071bc <gpio_config_init+0x164>
            default:
            break;
 80071ba:	bf00      	nop
        }
        if (GPIO_CONFIG_PIN_INTERRUPT_ENABLE == gpio_config[pin].interrupt)
 80071bc:	7dfa      	ldrb	r2, [r7, #23]
 80071be:	4925      	ldr	r1, [pc, #148]	; (8007254 <gpio_config_init+0x1fc>)
 80071c0:	4613      	mov	r3, r2
 80071c2:	005b      	lsls	r3, r3, #1
 80071c4:	4413      	add	r3, r2
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	440b      	add	r3, r1
 80071ca:	3309      	adds	r3, #9
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d133      	bne.n	800723a <gpio_config_init+0x1e2>
        {
            __HAL_GPIO_EXTI_CLEAR_IT(gpio_config[pin].interrupt_type);
 80071d2:	7dfa      	ldrb	r2, [r7, #23]
 80071d4:	491f      	ldr	r1, [pc, #124]	; (8007254 <gpio_config_init+0x1fc>)
 80071d6:	4613      	mov	r3, r2
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	4413      	add	r3, r2
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	440b      	add	r3, r1
 80071e0:	330a      	adds	r3, #10
 80071e2:	f993 2000 	ldrsb.w	r2, [r3]
 80071e6:	4b1c      	ldr	r3, [pc, #112]	; (8007258 <gpio_config_init+0x200>)
 80071e8:	615a      	str	r2, [r3, #20]
            HAL_NVIC_SetPriority(gpio_config[pin].interrupt_type, 24, 0);
 80071ea:	7dfa      	ldrb	r2, [r7, #23]
 80071ec:	4919      	ldr	r1, [pc, #100]	; (8007254 <gpio_config_init+0x1fc>)
 80071ee:	4613      	mov	r3, r2
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	4413      	add	r3, r2
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	440b      	add	r3, r1
 80071f8:	330a      	adds	r3, #10
 80071fa:	f993 3000 	ldrsb.w	r3, [r3]
 80071fe:	2200      	movs	r2, #0
 8007200:	2118      	movs	r1, #24
 8007202:	4618      	mov	r0, r3
 8007204:	f7fc fa69 	bl	80036da <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(gpio_config[pin].interrupt_type);
 8007208:	7dfa      	ldrb	r2, [r7, #23]
 800720a:	4912      	ldr	r1, [pc, #72]	; (8007254 <gpio_config_init+0x1fc>)
 800720c:	4613      	mov	r3, r2
 800720e:	005b      	lsls	r3, r3, #1
 8007210:	4413      	add	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	440b      	add	r3, r1
 8007216:	330a      	adds	r3, #10
 8007218:	f993 3000 	ldrsb.w	r3, [r3]
 800721c:	4618      	mov	r0, r3
 800721e:	f7fc fa78 	bl	8003712 <HAL_NVIC_EnableIRQ>
            __HAL_GPIO_EXTI_CLEAR_IT(gpio_config[pin].interrupt_type);
 8007222:	7dfa      	ldrb	r2, [r7, #23]
 8007224:	490b      	ldr	r1, [pc, #44]	; (8007254 <gpio_config_init+0x1fc>)
 8007226:	4613      	mov	r3, r2
 8007228:	005b      	lsls	r3, r3, #1
 800722a:	4413      	add	r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	440b      	add	r3, r1
 8007230:	330a      	adds	r3, #10
 8007232:	f993 2000 	ldrsb.w	r2, [r3]
 8007236:	4b08      	ldr	r3, [pc, #32]	; (8007258 <gpio_config_init+0x200>)
 8007238:	615a      	str	r2, [r3, #20]
                    pin = (gpio_config_pin_e)(pin + 1))
 800723a:	7dfb      	ldrb	r3, [r7, #23]
 800723c:	3301      	adds	r3, #1
 800723e:	75fb      	strb	r3, [r7, #23]
                    pin < GPIO_CONFIG_NUM_PINS;
 8007240:	7dfb      	ldrb	r3, [r7, #23]
 8007242:	2b33      	cmp	r3, #51	; 0x33
 8007244:	f67f af0e 	bls.w	8007064 <gpio_config_init+0xc>
        }
    }
}
 8007248:	bf00      	nop
 800724a:	bf00      	nop
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	20000078 	.word	0x20000078
 8007258:	40010400 	.word	0x40010400

0800725c <spi_access_setup>:
    .Init.Mode              = SPI_MODE_MASTER
};


void spi_access_setup(void)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b086      	sub	sp, #24
 8007260:	af00      	add	r7, sp, #0
    //RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
    GPIO_InitTypeDef  GPIO_InitStruct;

    GPIO_InitStruct.Pin         = PIN_ESP8266_SCK | PIN_ESP8266_CIPO | PIN_ESP8266_COPI;
 8007262:	f641 0302 	movw	r3, #6146	; 0x1802
 8007266:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8007268:	2302      	movs	r3, #2
 800726a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull        = GPIO_PULLDOWN;
 800726c:	2302      	movs	r3, #2
 800726e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8007270:	2303      	movs	r3, #3
 8007272:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate   = GPIO_AF5_SPI1;
 8007274:	2305      	movs	r3, #5
 8007276:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 8007278:	1d3b      	adds	r3, r7, #4
 800727a:	4619      	mov	r1, r3
 800727c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007280:	f7fc fce2 	bl	8003c48 <HAL_GPIO_Init>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007284:	4b0b      	ldr	r3, [pc, #44]	; (80072b4 <spi_access_setup+0x58>)
 8007286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007288:	4a0a      	ldr	r2, [pc, #40]	; (80072b4 <spi_access_setup+0x58>)
 800728a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800728e:	6613      	str	r3, [r2, #96]	; 0x60
 8007290:	4b08      	ldr	r3, [pc, #32]	; (80072b4 <spi_access_setup+0x58>)
 8007292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007298:	603b      	str	r3, [r7, #0]
 800729a:	683b      	ldr	r3, [r7, #0]
    if(HAL_SPI_Init(&gh_disp_spi) != HAL_OK)
 800729c:	4806      	ldr	r0, [pc, #24]	; (80072b8 <spi_access_setup+0x5c>)
 800729e:	f7fe f97d 	bl	800559c <HAL_SPI_Init>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d000      	beq.n	80072aa <spi_access_setup+0x4e>
    {
        /* Initialization Error */
        while(1);
 80072a8:	e7fe      	b.n	80072a8 <spi_access_setup+0x4c>
    }
}
 80072aa:	bf00      	nop
 80072ac:	3718      	adds	r7, #24
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	40021000 	.word	0x40021000
 80072b8:	20000014 	.word	0x20000014

080072bc <HAL_Set_DMA_Callbacks>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


// Function below added by SRW
static void HAL_Set_DMA_Callbacks(void)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	af00      	add	r7, sp, #0
    HAL_DMA_RegisterCallback(&hdma_tim1_ch1, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80072c0:	4a0d      	ldr	r2, [pc, #52]	; (80072f8 <HAL_Set_DMA_Callbacks+0x3c>)
 80072c2:	2100      	movs	r1, #0
 80072c4:	480d      	ldr	r0, [pc, #52]	; (80072fc <HAL_Set_DMA_Callbacks+0x40>)
 80072c6:	f7fc fc47 	bl	8003b58 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch2, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80072ca:	4a0b      	ldr	r2, [pc, #44]	; (80072f8 <HAL_Set_DMA_Callbacks+0x3c>)
 80072cc:	2100      	movs	r1, #0
 80072ce:	480c      	ldr	r0, [pc, #48]	; (8007300 <HAL_Set_DMA_Callbacks+0x44>)
 80072d0:	f7fc fc42 	bl	8003b58 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch3, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80072d4:	4a08      	ldr	r2, [pc, #32]	; (80072f8 <HAL_Set_DMA_Callbacks+0x3c>)
 80072d6:	2100      	movs	r1, #0
 80072d8:	480a      	ldr	r0, [pc, #40]	; (8007304 <HAL_Set_DMA_Callbacks+0x48>)
 80072da:	f7fc fc3d 	bl	8003b58 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim15_ch1_up_trig_com, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80072de:	4a06      	ldr	r2, [pc, #24]	; (80072f8 <HAL_Set_DMA_Callbacks+0x3c>)
 80072e0:	2100      	movs	r1, #0
 80072e2:	4809      	ldr	r0, [pc, #36]	; (8007308 <HAL_Set_DMA_Callbacks+0x4c>)
 80072e4:	f7fc fc38 	bl	8003b58 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim16_ch1_up, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 80072e8:	4a03      	ldr	r2, [pc, #12]	; (80072f8 <HAL_Set_DMA_Callbacks+0x3c>)
 80072ea:	2100      	movs	r1, #0
 80072ec:	4807      	ldr	r0, [pc, #28]	; (800730c <HAL_Set_DMA_Callbacks+0x50>)
 80072ee:	f7fc fc33 	bl	8003b58 <HAL_DMA_RegisterCallback>
}
 80072f2:	bf00      	nop
 80072f4:	bd80      	pop	{r7, pc}
 80072f6:	bf00      	nop
 80072f8:	080078a3 	.word	0x080078a3
 80072fc:	20001fe0 	.word	0x20001fe0
 8007300:	20002028 	.word	0x20002028
 8007304:	20002070 	.word	0x20002070
 8007308:	200020b8 	.word	0x200020b8
 800730c:	20002100 	.word	0x20002100

08007310 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 8007316:	f107 0308 	add.w	r3, r7, #8
 800731a:	2200      	movs	r2, #0
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007320:	4b13      	ldr	r3, [pc, #76]	; (8007370 <HAL_MspInit+0x60>)
 8007322:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007324:	4a12      	ldr	r2, [pc, #72]	; (8007370 <HAL_MspInit+0x60>)
 8007326:	f043 0301 	orr.w	r3, r3, #1
 800732a:	6613      	str	r3, [r2, #96]	; 0x60
 800732c:	4b10      	ldr	r3, [pc, #64]	; (8007370 <HAL_MspInit+0x60>)
 800732e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007330:	f003 0301 	and.w	r3, r3, #1
 8007334:	607b      	str	r3, [r7, #4]
 8007336:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007338:	4b0d      	ldr	r3, [pc, #52]	; (8007370 <HAL_MspInit+0x60>)
 800733a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800733c:	4a0c      	ldr	r2, [pc, #48]	; (8007370 <HAL_MspInit+0x60>)
 800733e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007342:	6593      	str	r3, [r2, #88]	; 0x58
 8007344:	4b0a      	ldr	r3, [pc, #40]	; (8007370 <HAL_MspInit+0x60>)
 8007346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800734c:	603b      	str	r3, [r7, #0]
 800734e:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 8007350:	2300      	movs	r3, #0
 8007352:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8007354:	2300      	movs	r3, #0
 8007356:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8007358:	f107 0308 	add.w	r3, r7, #8
 800735c:	4618      	mov	r0, r3
 800735e:	f7fc fe2d 	bl	8003fbc <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8007362:	f7fc fe8b 	bl	800407c <HAL_PWR_EnablePVD>
}
 8007366:	bf00      	nop
 8007368:	3710      	adds	r7, #16
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	40021000 	.word	0x40021000

08007374 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a08      	ldr	r2, [pc, #32]	; (80073a4 <HAL_RTC_MspInit+0x30>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d107      	bne.n	8007396 <HAL_RTC_MspInit+0x22>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007386:	4b08      	ldr	r3, [pc, #32]	; (80073a8 <HAL_RTC_MspInit+0x34>)
 8007388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800738c:	4a06      	ldr	r2, [pc, #24]	; (80073a8 <HAL_RTC_MspInit+0x34>)
 800738e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007392:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

}
 8007396:	bf00      	nop
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	40002800 	.word	0x40002800
 80073a8:	40021000 	.word	0x40021000

080073ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a6e      	ldr	r2, [pc, #440]	; (8007574 <HAL_TIM_Base_MspInit+0x1c8>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	f040 8091 	bne.w	80074e2 <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80073c0:	4b6d      	ldr	r3, [pc, #436]	; (8007578 <HAL_TIM_Base_MspInit+0x1cc>)
 80073c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073c4:	4a6c      	ldr	r2, [pc, #432]	; (8007578 <HAL_TIM_Base_MspInit+0x1cc>)
 80073c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80073ca:	6613      	str	r3, [r2, #96]	; 0x60
 80073cc:	4b6a      	ldr	r3, [pc, #424]	; (8007578 <HAL_TIM_Base_MspInit+0x1cc>)
 80073ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073d4:	60fb      	str	r3, [r7, #12]
 80073d6:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 80073d8:	4b68      	ldr	r3, [pc, #416]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 80073da:	4a69      	ldr	r2, [pc, #420]	; (8007580 <HAL_TIM_Base_MspInit+0x1d4>)
 80073dc:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 80073de:	4b67      	ldr	r3, [pc, #412]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 80073e0:	2207      	movs	r2, #7
 80073e2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80073e4:	4b65      	ldr	r3, [pc, #404]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 80073e6:	2210      	movs	r2, #16
 80073e8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80073ea:	4b64      	ldr	r3, [pc, #400]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 80073ec:	2200      	movs	r2, #0
 80073ee:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80073f0:	4b62      	ldr	r3, [pc, #392]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 80073f2:	2280      	movs	r2, #128	; 0x80
 80073f4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80073f6:	4b61      	ldr	r3, [pc, #388]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 80073f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80073fc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80073fe:	4b5f      	ldr	r3, [pc, #380]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 8007400:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007404:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8007406:	4b5d      	ldr	r3, [pc, #372]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 8007408:	2200      	movs	r2, #0
 800740a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800740c:	4b5b      	ldr	r3, [pc, #364]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 800740e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8007412:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8007414:	4859      	ldr	r0, [pc, #356]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 8007416:	f7fc f997 	bl	8003748 <HAL_DMA_Init>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d001      	beq.n	8007424 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8007420:	f7ff fe15 	bl	800704e <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a55      	ldr	r2, [pc, #340]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 8007428:	625a      	str	r2, [r3, #36]	; 0x24
 800742a:	4a54      	ldr	r2, [pc, #336]	; (800757c <HAL_TIM_Base_MspInit+0x1d0>)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 8007430:	4b54      	ldr	r3, [pc, #336]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007432:	4a55      	ldr	r2, [pc, #340]	; (8007588 <HAL_TIM_Base_MspInit+0x1dc>)
 8007434:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 8007436:	4b53      	ldr	r3, [pc, #332]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007438:	2207      	movs	r2, #7
 800743a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800743c:	4b51      	ldr	r3, [pc, #324]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 800743e:	2210      	movs	r2, #16
 8007440:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8007442:	4b50      	ldr	r3, [pc, #320]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007444:	2200      	movs	r2, #0
 8007446:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8007448:	4b4e      	ldr	r3, [pc, #312]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 800744a:	2280      	movs	r2, #128	; 0x80
 800744c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800744e:	4b4d      	ldr	r3, [pc, #308]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007450:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007454:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007456:	4b4b      	ldr	r3, [pc, #300]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007458:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800745c:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 800745e:	4b49      	ldr	r3, [pc, #292]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007460:	2200      	movs	r2, #0
 8007462:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8007464:	4b47      	ldr	r3, [pc, #284]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007466:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800746a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 800746c:	4845      	ldr	r0, [pc, #276]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 800746e:	f7fc f96b 	bl	8003748 <HAL_DMA_Init>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d001      	beq.n	800747c <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8007478:	f7ff fde9 	bl	800704e <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a41      	ldr	r2, [pc, #260]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007480:	629a      	str	r2, [r3, #40]	; 0x28
 8007482:	4a40      	ldr	r2, [pc, #256]	; (8007584 <HAL_TIM_Base_MspInit+0x1d8>)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 8007488:	4b40      	ldr	r3, [pc, #256]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 800748a:	4a41      	ldr	r2, [pc, #260]	; (8007590 <HAL_TIM_Base_MspInit+0x1e4>)
 800748c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 800748e:	4b3f      	ldr	r3, [pc, #252]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 8007490:	2207      	movs	r2, #7
 8007492:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007494:	4b3d      	ldr	r3, [pc, #244]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 8007496:	2210      	movs	r2, #16
 8007498:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800749a:	4b3c      	ldr	r3, [pc, #240]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 800749c:	2200      	movs	r2, #0
 800749e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80074a0:	4b3a      	ldr	r3, [pc, #232]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074a2:	2280      	movs	r2, #128	; 0x80
 80074a4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80074a6:	4b39      	ldr	r3, [pc, #228]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074ac:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80074ae:	4b37      	ldr	r3, [pc, #220]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80074b4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 80074b6:	4b35      	ldr	r3, [pc, #212]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80074bc:	4b33      	ldr	r3, [pc, #204]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074be:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80074c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 80074c4:	4831      	ldr	r0, [pc, #196]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074c6:	f7fc f93f 	bl	8003748 <HAL_DMA_Init>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d001      	beq.n	80074d4 <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 80074d0:	f7ff fdbd 	bl	800704e <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a2d      	ldr	r2, [pc, #180]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80074da:	4a2c      	ldr	r2, [pc, #176]	; (800758c <HAL_TIM_Base_MspInit+0x1e0>)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6293      	str	r3, [r2, #40]	; 0x28
 80074e0:	e041      	b.n	8007566 <HAL_TIM_Base_MspInit+0x1ba>
  }
  else if(htim_base->Instance==TIM16)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a2b      	ldr	r2, [pc, #172]	; (8007594 <HAL_TIM_Base_MspInit+0x1e8>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d13c      	bne.n	8007566 <HAL_TIM_Base_MspInit+0x1ba>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80074ec:	4b22      	ldr	r3, [pc, #136]	; (8007578 <HAL_TIM_Base_MspInit+0x1cc>)
 80074ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074f0:	4a21      	ldr	r2, [pc, #132]	; (8007578 <HAL_TIM_Base_MspInit+0x1cc>)
 80074f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074f6:	6613      	str	r3, [r2, #96]	; 0x60
 80074f8:	4b1f      	ldr	r3, [pc, #124]	; (8007578 <HAL_TIM_Base_MspInit+0x1cc>)
 80074fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007500:	60bb      	str	r3, [r7, #8]
 8007502:	68bb      	ldr	r3, [r7, #8]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 8007504:	4b24      	ldr	r3, [pc, #144]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007506:	4a25      	ldr	r2, [pc, #148]	; (800759c <HAL_TIM_Base_MspInit+0x1f0>)
 8007508:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 800750a:	4b23      	ldr	r3, [pc, #140]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 800750c:	2204      	movs	r2, #4
 800750e:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007510:	4b21      	ldr	r3, [pc, #132]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007512:	2210      	movs	r2, #16
 8007514:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8007516:	4b20      	ldr	r3, [pc, #128]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007518:	2200      	movs	r2, #0
 800751a:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 800751c:	4b1e      	ldr	r3, [pc, #120]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 800751e:	2280      	movs	r2, #128	; 0x80
 8007520:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007522:	4b1d      	ldr	r3, [pc, #116]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007524:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007528:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800752a:	4b1b      	ldr	r3, [pc, #108]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 800752c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007530:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 8007532:	4b19      	ldr	r3, [pc, #100]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007534:	2200      	movs	r2, #0
 8007536:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 8007538:	4b17      	ldr	r3, [pc, #92]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 800753a:	2200      	movs	r2, #0
 800753c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 800753e:	4816      	ldr	r0, [pc, #88]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007540:	f7fc f902 	bl	8003748 <HAL_DMA_Init>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d001      	beq.n	800754e <HAL_TIM_Base_MspInit+0x1a2>
    {
      Error_Handler();
 800754a:	f7ff fd80 	bl	800704e <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4a11      	ldr	r2, [pc, #68]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007552:	625a      	str	r2, [r3, #36]	; 0x24
 8007554:	4a10      	ldr	r2, [pc, #64]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a0e      	ldr	r2, [pc, #56]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 800755e:	621a      	str	r2, [r3, #32]
 8007560:	4a0d      	ldr	r2, [pc, #52]	; (8007598 <HAL_TIM_Base_MspInit+0x1ec>)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6293      	str	r3, [r2, #40]	; 0x28
  }
  HAL_Set_DMA_Callbacks();
 8007566:	f7ff fea9 	bl	80072bc <HAL_Set_DMA_Callbacks>
}
 800756a:	bf00      	nop
 800756c:	3710      	adds	r7, #16
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	40012c00 	.word	0x40012c00
 8007578:	40021000 	.word	0x40021000
 800757c:	20001fe0 	.word	0x20001fe0
 8007580:	4002001c 	.word	0x4002001c
 8007584:	20002028 	.word	0x20002028
 8007588:	40020030 	.word	0x40020030
 800758c:	20002070 	.word	0x20002070
 8007590:	40020080 	.word	0x40020080
 8007594:	40014400 	.word	0x40014400
 8007598:	20002100 	.word	0x20002100
 800759c:	4002006c 	.word	0x4002006c

080075a0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a28      	ldr	r2, [pc, #160]	; (8007650 <HAL_TIM_PWM_MspInit+0xb0>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d149      	bne.n	8007646 <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80075b2:	4b28      	ldr	r3, [pc, #160]	; (8007654 <HAL_TIM_PWM_MspInit+0xb4>)
 80075b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075b6:	4a27      	ldr	r2, [pc, #156]	; (8007654 <HAL_TIM_PWM_MspInit+0xb4>)
 80075b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075bc:	6613      	str	r3, [r2, #96]	; 0x60
 80075be:	4b25      	ldr	r3, [pc, #148]	; (8007654 <HAL_TIM_PWM_MspInit+0xb4>)
 80075c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075c6:	60fb      	str	r3, [r7, #12]
 80075c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 80075ca:	4b23      	ldr	r3, [pc, #140]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075cc:	4a23      	ldr	r2, [pc, #140]	; (800765c <HAL_TIM_PWM_MspInit+0xbc>)
 80075ce:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 80075d0:	4b21      	ldr	r3, [pc, #132]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075d2:	2207      	movs	r2, #7
 80075d4:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80075d6:	4b20      	ldr	r3, [pc, #128]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075d8:	2210      	movs	r2, #16
 80075da:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 80075dc:	4b1e      	ldr	r3, [pc, #120]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075de:	2200      	movs	r2, #0
 80075e0:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80075e2:	4b1d      	ldr	r3, [pc, #116]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075e4:	2280      	movs	r2, #128	; 0x80
 80075e6:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80075e8:	4b1b      	ldr	r3, [pc, #108]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075ee:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80075f0:	4b19      	ldr	r3, [pc, #100]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80075f6:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 80075f8:	4b17      	ldr	r3, [pc, #92]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80075fe:	4b16      	ldr	r3, [pc, #88]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 8007600:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8007604:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 8007606:	4814      	ldr	r0, [pc, #80]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 8007608:	f7fc f89e 	bl	8003748 <HAL_DMA_Init>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 8007612:	f7ff fd1c 	bl	800704e <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a0f      	ldr	r2, [pc, #60]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 800761a:	625a      	str	r2, [r3, #36]	; 0x24
 800761c:	4a0e      	ldr	r2, [pc, #56]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a0c      	ldr	r2, [pc, #48]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 8007626:	621a      	str	r2, [r3, #32]
 8007628:	4a0b      	ldr	r2, [pc, #44]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a09      	ldr	r2, [pc, #36]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 8007632:	639a      	str	r2, [r3, #56]	; 0x38
 8007634:	4a08      	ldr	r2, [pc, #32]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a06      	ldr	r2, [pc, #24]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 800763e:	635a      	str	r2, [r3, #52]	; 0x34
 8007640:	4a05      	ldr	r2, [pc, #20]	; (8007658 <HAL_TIM_PWM_MspInit+0xb8>)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8007646:	bf00      	nop
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	40014000 	.word	0x40014000
 8007654:	40021000 	.word	0x40021000
 8007658:	200020b8 	.word	0x200020b8
 800765c:	40020058 	.word	0x40020058

08007660 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 1; iii++)
 8007666:	2300      	movs	r3, #0
 8007668:	71fb      	strb	r3, [r7, #7]
 800766a:	e005      	b.n	8007678 <NMI_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800766c:	2064      	movs	r0, #100	; 0x64
 800766e:	f7fb ff35 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8007672:	79fb      	ldrb	r3, [r7, #7]
 8007674:	3301      	adds	r3, #1
 8007676:	71fb      	strb	r3, [r7, #7]
 8007678:	79fb      	ldrb	r3, [r7, #7]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0f6      	beq.n	800766c <NMI_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800767e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8007682:	f7fb ff2b 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 8007686:	e7ee      	b.n	8007666 <NMI_Handler+0x6>

08007688 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 2; iii++)
 800768e:	2300      	movs	r3, #0
 8007690:	71fb      	strb	r3, [r7, #7]
 8007692:	e005      	b.n	80076a0 <HardFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 8007694:	2064      	movs	r0, #100	; 0x64
 8007696:	f7fb ff21 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800769a:	79fb      	ldrb	r3, [r7, #7]
 800769c:	3301      	adds	r3, #1
 800769e:	71fb      	strb	r3, [r7, #7]
 80076a0:	79fb      	ldrb	r3, [r7, #7]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d9f6      	bls.n	8007694 <HardFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 80076a6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80076aa:	f7fb ff17 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 80076ae:	e7ee      	b.n	800768e <HardFault_Handler+0x6>

080076b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 3; iii++)
 80076b6:	2300      	movs	r3, #0
 80076b8:	71fb      	strb	r3, [r7, #7]
 80076ba:	e005      	b.n	80076c8 <MemManage_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 80076bc:	2064      	movs	r0, #100	; 0x64
 80076be:	f7fb ff0d 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 80076c2:	79fb      	ldrb	r3, [r7, #7]
 80076c4:	3301      	adds	r3, #1
 80076c6:	71fb      	strb	r3, [r7, #7]
 80076c8:	79fb      	ldrb	r3, [r7, #7]
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d9f6      	bls.n	80076bc <MemManage_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 80076ce:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80076d2:	f7fb ff03 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 80076d6:	e7ee      	b.n	80076b6 <MemManage_Handler+0x6>

080076d8 <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 4; iii++)
 80076de:	2300      	movs	r3, #0
 80076e0:	71fb      	strb	r3, [r7, #7]
 80076e2:	e005      	b.n	80076f0 <BusFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 80076e4:	2064      	movs	r0, #100	; 0x64
 80076e6:	f7fb fef9 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	3301      	adds	r3, #1
 80076ee:	71fb      	strb	r3, [r7, #7]
 80076f0:	79fb      	ldrb	r3, [r7, #7]
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d9f6      	bls.n	80076e4 <BusFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 80076f6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80076fa:	f7fb feef 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 80076fe:	e7ee      	b.n	80076de <BusFault_Handler+0x6>

08007700 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 5; iii++)
 8007706:	2300      	movs	r3, #0
 8007708:	71fb      	strb	r3, [r7, #7]
 800770a:	e005      	b.n	8007718 <UsageFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800770c:	2064      	movs	r0, #100	; 0x64
 800770e:	f7fb fee5 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 8007712:	79fb      	ldrb	r3, [r7, #7]
 8007714:	3301      	adds	r3, #1
 8007716:	71fb      	strb	r3, [r7, #7]
 8007718:	79fb      	ldrb	r3, [r7, #7]
 800771a:	2b04      	cmp	r3, #4
 800771c:	d9f6      	bls.n	800770c <UsageFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800771e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8007722:	f7fb fedb 	bl	80034dc <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 8007726:	e7ee      	b.n	8007706 <UsageFault_Handler+0x6>

08007728 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007728:	b480      	push	{r7}
 800772a:	af00      	add	r7, sp, #0
}
 800772c:	bf00      	nop
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr
	...

08007738 <EXTI0_IRQHandler>:
volatile uint32_t d_passes = 0;
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007738:	b590      	push	{r4, r7, lr}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
    // D is pause
    BaseType_t xHigherPriorityTaskWoken;
    gpio_config_push_button_pin_e button_pin = PUSH_BUTTON_D_PIN;
 800773e:	2301      	movs	r3, #1
 8007740:	80fb      	strh	r3, [r7, #6]
    gpio_config_push_button_pin_e button = PUSH_BUTTON_D;
 8007742:	2303      	movs	r3, #3
 8007744:	80bb      	strh	r3, [r7, #4]
    gpio_config_push_button_irq_e button_irq = PUSH_BUTTON_D_IRQ;
 8007746:	2306      	movs	r3, #6
 8007748:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800774a:	88fb      	ldrh	r3, [r7, #6]
 800774c:	4618      	mov	r0, r3
 800774e:	f7fc fc0d 	bl	8003f6c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 8007752:	88ba      	ldrh	r2, [r7, #4]
 8007754:	88bb      	ldrh	r3, [r7, #4]
 8007756:	490b      	ldr	r1, [pc, #44]	; (8007784 <EXTI0_IRQHandler+0x4c>)
 8007758:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800775c:	4909      	ldr	r1, [pc, #36]	; (8007784 <EXTI0_IRQHandler+0x4c>)
 800775e:	00db      	lsls	r3, r3, #3
 8007760:	440b      	add	r3, r1
 8007762:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8007764:	88bc      	ldrh	r4, [r7, #4]
 8007766:	f7fa fab7 	bl	8001cd8 <xTaskGetTickCountFromISR>
 800776a:	4603      	mov	r3, r0
 800776c:	4a05      	ldr	r2, [pc, #20]	; (8007784 <EXTI0_IRQHandler+0x4c>)
 800776e:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    //HAL_NVIC_DisableIRQ(button_irq);
    //xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
    d_passes++;
 8007772:	4b05      	ldr	r3, [pc, #20]	; (8007788 <EXTI0_IRQHandler+0x50>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	3301      	adds	r3, #1
 8007778:	4a03      	ldr	r2, [pc, #12]	; (8007788 <EXTI0_IRQHandler+0x50>)
 800777a:	6013      	str	r3, [r2, #0]

}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	bd90      	pop	{r4, r7, pc}
 8007784:	200006b4 	.word	0x200006b4
 8007788:	200021b8 	.word	0x200021b8

0800778c <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800778c:	b590      	push	{r4, r7, lr}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
    // A is speed
    BaseType_t xHigherPriorityTaskWoken;
    gpio_config_push_button_pin_e button_pin = PUSH_BUTTON_A_PIN;
 8007792:	2304      	movs	r3, #4
 8007794:	80fb      	strh	r3, [r7, #6]
    gpio_config_push_button_pin_e button = PUSH_BUTTON_A;
 8007796:	2300      	movs	r3, #0
 8007798:	80bb      	strh	r3, [r7, #4]
    gpio_config_push_button_irq_e button_irq = PUSH_BUTTON_A_IRQ;
 800779a:	2308      	movs	r3, #8
 800779c:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800779e:	88fb      	ldrh	r3, [r7, #6]
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7fc fbe3 	bl	8003f6c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 80077a6:	88ba      	ldrh	r2, [r7, #4]
 80077a8:	88bb      	ldrh	r3, [r7, #4]
 80077aa:	490b      	ldr	r1, [pc, #44]	; (80077d8 <EXTI2_IRQHandler+0x4c>)
 80077ac:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 80077b0:	4909      	ldr	r1, [pc, #36]	; (80077d8 <EXTI2_IRQHandler+0x4c>)
 80077b2:	00db      	lsls	r3, r3, #3
 80077b4:	440b      	add	r3, r1
 80077b6:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 80077b8:	88bc      	ldrh	r4, [r7, #4]
 80077ba:	f7fa fa8d 	bl	8001cd8 <xTaskGetTickCountFromISR>
 80077be:	4603      	mov	r3, r0
 80077c0:	4a05      	ldr	r2, [pc, #20]	; (80077d8 <EXTI2_IRQHandler+0x4c>)
 80077c2:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    a_passes++;
 80077c6:	4b05      	ldr	r3, [pc, #20]	; (80077dc <EXTI2_IRQHandler+0x50>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	3301      	adds	r3, #1
 80077cc:	4a03      	ldr	r2, [pc, #12]	; (80077dc <EXTI2_IRQHandler+0x50>)
 80077ce:	6013      	str	r3, [r2, #0]
    //HAL_NVIC_DisableIRQ(button_irq);
    //xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
}
 80077d0:	bf00      	nop
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd90      	pop	{r4, r7, pc}
 80077d8:	200006b4 	.word	0x200006b4
 80077dc:	200021bc 	.word	0x200021bc

080077e0 <EXTI15_10_IRQHandler>:
volatile uint32_t b_passes = 0;
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80077e0:	b590      	push	{r4, r7, lr}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
    // B is state
    BaseType_t xHigherPriorityTaskWoken;
    gpio_config_push_button_pin_e button_pin = PUSH_BUTTON_B_PIN;
 80077e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80077ea:	80fb      	strh	r3, [r7, #6]
    gpio_config_push_button_pin_e button = PUSH_BUTTON_B;
 80077ec:	2301      	movs	r3, #1
 80077ee:	80bb      	strh	r3, [r7, #4]
    gpio_config_push_button_irq_e button_irq = PUSH_BUTTON_B_IRQ;
 80077f0:	2328      	movs	r3, #40	; 0x28
 80077f2:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 80077f4:	88fb      	ldrh	r3, [r7, #6]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f7fc fbb8 	bl	8003f6c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 80077fc:	88ba      	ldrh	r2, [r7, #4]
 80077fe:	88bb      	ldrh	r3, [r7, #4]
 8007800:	490b      	ldr	r1, [pc, #44]	; (8007830 <EXTI15_10_IRQHandler+0x50>)
 8007802:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 8007806:	490a      	ldr	r1, [pc, #40]	; (8007830 <EXTI15_10_IRQHandler+0x50>)
 8007808:	00db      	lsls	r3, r3, #3
 800780a:	440b      	add	r3, r1
 800780c:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800780e:	88bc      	ldrh	r4, [r7, #4]
 8007810:	f7fa fa62 	bl	8001cd8 <xTaskGetTickCountFromISR>
 8007814:	4603      	mov	r3, r0
 8007816:	4a06      	ldr	r2, [pc, #24]	; (8007830 <EXTI15_10_IRQHandler+0x50>)
 8007818:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    b_passes++;
 800781c:	4b05      	ldr	r3, [pc, #20]	; (8007834 <EXTI15_10_IRQHandler+0x54>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3301      	adds	r3, #1
 8007822:	4a04      	ldr	r2, [pc, #16]	; (8007834 <EXTI15_10_IRQHandler+0x54>)
 8007824:	6013      	str	r3, [r2, #0]
    //HAL_NVIC_DisableIRQ(button_irq);
    //xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	bd90      	pop	{r4, r7, pc}
 800782e:	bf00      	nop
 8007830:	200006b4 	.word	0x200006b4
 8007834:	200021c0 	.word	0x200021c0

08007838 <EXTI9_5_IRQHandler>:
volatile uint32_t c_passes = 0;
/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8007838:	b590      	push	{r4, r7, lr}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
    // C is color
    BaseType_t xHigherPriorityTaskWoken;
    gpio_config_push_button_pin_e button_pin = PUSH_BUTTON_C_PIN;
 800783e:	2320      	movs	r3, #32
 8007840:	80fb      	strh	r3, [r7, #6]
    gpio_config_push_button_pin_e button = PUSH_BUTTON_C;
 8007842:	2302      	movs	r3, #2
 8007844:	80bb      	strh	r3, [r7, #4]
    gpio_config_push_button_irq_e button_irq = PUSH_BUTTON_C_IRQ;
 8007846:	2317      	movs	r3, #23
 8007848:	70fb      	strb	r3, [r7, #3]
    // add button irq here..
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800784a:	88fb      	ldrh	r3, [r7, #6]
 800784c:	4618      	mov	r0, r3
 800784e:	f7fc fb8d 	bl	8003f6c <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 8007852:	88ba      	ldrh	r2, [r7, #4]
 8007854:	88bb      	ldrh	r3, [r7, #4]
 8007856:	490b      	ldr	r1, [pc, #44]	; (8007884 <EXTI9_5_IRQHandler+0x4c>)
 8007858:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800785c:	4909      	ldr	r1, [pc, #36]	; (8007884 <EXTI9_5_IRQHandler+0x4c>)
 800785e:	00db      	lsls	r3, r3, #3
 8007860:	440b      	add	r3, r1
 8007862:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 8007864:	88bc      	ldrh	r4, [r7, #4]
 8007866:	f7fa fa37 	bl	8001cd8 <xTaskGetTickCountFromISR>
 800786a:	4603      	mov	r3, r0
 800786c:	4a05      	ldr	r2, [pc, #20]	; (8007884 <EXTI9_5_IRQHandler+0x4c>)
 800786e:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    c_passes++;
 8007872:	4b05      	ldr	r3, [pc, #20]	; (8007888 <EXTI9_5_IRQHandler+0x50>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	3301      	adds	r3, #1
 8007878:	4a03      	ldr	r2, [pc, #12]	; (8007888 <EXTI9_5_IRQHandler+0x50>)
 800787a:	6013      	str	r3, [r2, #0]
    //HAL_NVIC_DisableIRQ(button_irq);
    //xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
}
 800787c:	bf00      	nop
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	bd90      	pop	{r4, r7, pc}
 8007884:	200006b4 	.word	0x200006b4
 8007888:	200021c4 	.word	0x200021c4

0800788c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	4603      	mov	r3, r0
 8007894:	80fb      	strh	r3, [r7, #6]

}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <HAL_DMA_CMPLT_CALLBACK>:


void HAL_DMA_CMPLT_CALLBACK(DMA_HandleTypeDef *hdma)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b083      	sub	sp, #12
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
    while(1);
 80078aa:	e7fe      	b.n	80078aa <HAL_DMA_CMPLT_CALLBACK+0x8>

080078ac <HAL_TIM_PWM_PulseFinishedCallback>:
bool gb_dma_cmplt_strip_1 = true;
bool gb_dma_cmplt_strip_2 = true;
bool gb_dma_cmplt_strip_3 = true;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
    switch (htim->Channel)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	7f1b      	ldrb	r3, [r3, #28]
 80078b8:	2b04      	cmp	r3, #4
 80078ba:	d016      	beq.n	80078ea <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
 80078bc:	2b04      	cmp	r3, #4
 80078be:	dc1c      	bgt.n	80078fa <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d002      	beq.n	80078ca <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	d008      	beq.n	80078da <HAL_TIM_PWM_PulseFinishedCallback+0x2e>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
            gb_dma_cmplt_strip_3 = true;
        break;
        default:
        break;
 80078c8:	e017      	b.n	80078fa <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 80078ca:	2100      	movs	r1, #0
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f7fe f9b9 	bl	8005c44 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_1 = true;
 80078d2:	4b0c      	ldr	r3, [pc, #48]	; (8007904 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 80078d4:	2201      	movs	r2, #1
 80078d6:	701a      	strb	r2, [r3, #0]
        break;
 80078d8:	e010      	b.n	80078fc <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 80078da:	2104      	movs	r1, #4
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f7fe f9b1 	bl	8005c44 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_2 = true;
 80078e2:	4b09      	ldr	r3, [pc, #36]	; (8007908 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 80078e4:	2201      	movs	r2, #1
 80078e6:	701a      	strb	r2, [r3, #0]
        break;
 80078e8:	e008      	b.n	80078fc <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 80078ea:	2108      	movs	r1, #8
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f7fe f9a9 	bl	8005c44 <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_3 = true;
 80078f2:	4b06      	ldr	r3, [pc, #24]	; (800790c <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 80078f4:	2201      	movs	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
        break;
 80078f8:	e000      	b.n	80078fc <HAL_TIM_PWM_PulseFinishedCallback+0x50>
        break;
 80078fa:	bf00      	nop
    }
}
 80078fc:	bf00      	nop
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	200002e8 	.word	0x200002e8
 8007908:	200002e9 	.word	0x200002e9
 800790c:	200002ea 	.word	0x200002ea

08007910 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8007914:	4802      	ldr	r0, [pc, #8]	; (8007920 <DMA1_Channel2_IRQHandler+0x10>)
 8007916:	f7fc f870 	bl	80039fa <HAL_DMA_IRQHandler>
}
 800791a:	bf00      	nop
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	20001fe0 	.word	0x20001fe0

08007924 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 8007928:	4802      	ldr	r0, [pc, #8]	; (8007934 <DMA1_Channel3_IRQHandler+0x10>)
 800792a:	f7fc f866 	bl	80039fa <HAL_DMA_IRQHandler>
}
 800792e:	bf00      	nop
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	20002028 	.word	0x20002028

08007938 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 800793c:	4802      	ldr	r0, [pc, #8]	; (8007948 <DMA1_Channel5_IRQHandler+0x10>)
 800793e:	f7fc f85c 	bl	80039fa <HAL_DMA_IRQHandler>
}
 8007942:	bf00      	nop
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	200020b8 	.word	0x200020b8

0800794c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 8007950:	4802      	ldr	r0, [pc, #8]	; (800795c <DMA1_Channel6_IRQHandler+0x10>)
 8007952:	f7fc f852 	bl	80039fa <HAL_DMA_IRQHandler>
}
 8007956:	bf00      	nop
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	20002100 	.word	0x20002100

08007960 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 8007964:	4802      	ldr	r0, [pc, #8]	; (8007970 <DMA1_Channel7_IRQHandler+0x10>)
 8007966:	f7fc f848 	bl	80039fa <HAL_DMA_IRQHandler>
}
 800796a:	bf00      	nop
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	20002070 	.word	0x20002070

08007974 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007974:	b480      	push	{r7}
 8007976:	af00      	add	r7, sp, #0
	return 1;
 8007978:	2301      	movs	r3, #1
}
 800797a:	4618      	mov	r0, r3
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <_kill>:

int _kill(int pid, int sig)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800798e:	f000 fb03 	bl	8007f98 <__errno>
 8007992:	4603      	mov	r3, r0
 8007994:	2216      	movs	r2, #22
 8007996:	601a      	str	r2, [r3, #0]
	return -1;
 8007998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800799c:	4618      	mov	r0, r3
 800799e:	3708      	adds	r7, #8
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <_exit>:

void _exit (int status)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b082      	sub	sp, #8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80079ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f7ff ffe7 	bl	8007984 <_kill>
	while (1) {}		/* Make sure we hang here */
 80079b6:	e7fe      	b.n	80079b6 <_exit+0x12>

080079b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80079c4:	2300      	movs	r3, #0
 80079c6:	617b      	str	r3, [r7, #20]
 80079c8:	e00a      	b.n	80079e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80079ca:	f3af 8000 	nop.w
 80079ce:	4601      	mov	r1, r0
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	1c5a      	adds	r2, r3, #1
 80079d4:	60ba      	str	r2, [r7, #8]
 80079d6:	b2ca      	uxtb	r2, r1
 80079d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	3301      	adds	r3, #1
 80079de:	617b      	str	r3, [r7, #20]
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	dbf0      	blt.n	80079ca <_read+0x12>
	}

return len;
 80079e8:	687b      	ldr	r3, [r7, #4]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	b086      	sub	sp, #24
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	60f8      	str	r0, [r7, #12]
 80079fa:	60b9      	str	r1, [r7, #8]
 80079fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80079fe:	2300      	movs	r3, #0
 8007a00:	617b      	str	r3, [r7, #20]
 8007a02:	e009      	b.n	8007a18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	60ba      	str	r2, [r7, #8]
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	3301      	adds	r3, #1
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	dbf1      	blt.n	8007a04 <_write+0x12>
	}
	return len;
 8007a20:	687b      	ldr	r3, [r7, #4]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3718      	adds	r7, #24
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <_close>:

int _close(int file)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b083      	sub	sp, #12
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
	return -1;
 8007a32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	370c      	adds	r7, #12
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr

08007a42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007a42:	b480      	push	{r7}
 8007a44:	b083      	sub	sp, #12
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
 8007a4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007a52:	605a      	str	r2, [r3, #4]
	return 0;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	370c      	adds	r7, #12
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr

08007a62 <_isatty>:

int _isatty(int file)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b083      	sub	sp, #12
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
	return 1;
 8007a6a:	2301      	movs	r3, #1
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
	return 0;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3714      	adds	r7, #20
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
	...

08007a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b086      	sub	sp, #24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007a9c:	4a14      	ldr	r2, [pc, #80]	; (8007af0 <_sbrk+0x5c>)
 8007a9e:	4b15      	ldr	r3, [pc, #84]	; (8007af4 <_sbrk+0x60>)
 8007aa0:	1ad3      	subs	r3, r2, r3
 8007aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007aa8:	4b13      	ldr	r3, [pc, #76]	; (8007af8 <_sbrk+0x64>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d102      	bne.n	8007ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007ab0:	4b11      	ldr	r3, [pc, #68]	; (8007af8 <_sbrk+0x64>)
 8007ab2:	4a12      	ldr	r2, [pc, #72]	; (8007afc <_sbrk+0x68>)
 8007ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007ab6:	4b10      	ldr	r3, [pc, #64]	; (8007af8 <_sbrk+0x64>)
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4413      	add	r3, r2
 8007abe:	693a      	ldr	r2, [r7, #16]
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d207      	bcs.n	8007ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007ac4:	f000 fa68 	bl	8007f98 <__errno>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	220c      	movs	r2, #12
 8007acc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007ace:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ad2:	e009      	b.n	8007ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007ad4:	4b08      	ldr	r3, [pc, #32]	; (8007af8 <_sbrk+0x64>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007ada:	4b07      	ldr	r3, [pc, #28]	; (8007af8 <_sbrk+0x64>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	4a05      	ldr	r2, [pc, #20]	; (8007af8 <_sbrk+0x64>)
 8007ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3718      	adds	r7, #24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	20010000 	.word	0x20010000
 8007af4:	00000400 	.word	0x00000400
 8007af8:	200021c8 	.word	0x200021c8
 8007afc:	20002b80 	.word	0x20002b80

08007b00 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8007b00:	b480      	push	{r7}
 8007b02:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8007b04:	4b06      	ldr	r3, [pc, #24]	; (8007b20 <SystemInit+0x20>)
 8007b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b0a:	4a05      	ldr	r2, [pc, #20]	; (8007b20 <SystemInit+0x20>)
 8007b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8007b14:	bf00      	nop
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	e000ed00 	.word	0xe000ed00

08007b24 <main>:
#include "animate_led.h"
#include "flash_info.h"


int main(void)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	af00      	add	r7, sp, #0
    board_init();
 8007b28:	f7ff fa74 	bl	8007014 <board_init>
    //flash_info_init();
    task_create();
 8007b2c:	f000 f808 	bl	8007b40 <task_create>
	//semaphore_create();
    reset_ws2812b();
 8007b30:	f7f8 fc92 	bl	8000458 <reset_ws2812b>
	osKernelStart();
 8007b34:	f7f8 ff30 	bl	8000998 <osKernelStart>
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	bd80      	pop	{r7, pc}
	...

08007b40 <task_create>:
	.priority = (osPriority_t) osPriorityNormal,
};


void task_create(void)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	af00      	add	r7, sp, #0
    osKernelInitialize();
 8007b44:	f7f8 ff04 	bl	8000950 <osKernelInitialize>
//	g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
//  g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
    //g_firmware_update_handle = osThreadNew(task_firmware_update, NULL, &g_task_firmware_update_ctrl_attributes);
    g_led_strip_1_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_strip_1_led_ctrl_attributes);
 8007b48:	4a06      	ldr	r2, [pc, #24]	; (8007b64 <task_create+0x24>)
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	4806      	ldr	r0, [pc, #24]	; (8007b68 <task_create+0x28>)
 8007b4e:	f7f8 ff49 	bl	80009e4 <osThreadNew>
 8007b52:	4603      	mov	r3, r0
 8007b54:	4a05      	ldr	r2, [pc, #20]	; (8007b6c <task_create+0x2c>)
 8007b56:	6013      	str	r3, [r2, #0]
    g_tasks_running = true; // technically will be running after task scheduler started
 8007b58:	4b05      	ldr	r3, [pc, #20]	; (8007b70 <task_create+0x30>)
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	701a      	strb	r2, [r3, #0]
}
 8007b5e:	bf00      	nop
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	08008d04 	.word	0x08008d04
 8007b68:	08000889 	.word	0x08000889
 8007b6c:	200021cc 	.word	0x200021cc
 8007b70:	20002a2c 	.word	0x20002a2c

08007b74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8007b74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007bac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007b78:	f7ff ffc2 	bl	8007b00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007b7c:	480c      	ldr	r0, [pc, #48]	; (8007bb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8007b7e:	490d      	ldr	r1, [pc, #52]	; (8007bb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007b80:	4a0d      	ldr	r2, [pc, #52]	; (8007bb8 <LoopForever+0xe>)
  movs r3, #0
 8007b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007b84:	e002      	b.n	8007b8c <LoopCopyDataInit>

08007b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007b8a:	3304      	adds	r3, #4

08007b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007b90:	d3f9      	bcc.n	8007b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007b92:	4a0a      	ldr	r2, [pc, #40]	; (8007bbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8007b94:	4c0a      	ldr	r4, [pc, #40]	; (8007bc0 <LoopForever+0x16>)
  movs r3, #0
 8007b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007b98:	e001      	b.n	8007b9e <LoopFillZerobss>

08007b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007b9c:	3204      	adds	r2, #4

08007b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007ba0:	d3fb      	bcc.n	8007b9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007ba2:	f000 f9ff 	bl	8007fa4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007ba6:	f7ff ffbd 	bl	8007b24 <main>

08007baa <LoopForever>:

LoopForever:
    b LoopForever
 8007baa:	e7fe      	b.n	8007baa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8007bac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8007bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007bb4:	2000034c 	.word	0x2000034c
  ldr r2, =_sidata
 8007bb8:	08008e10 	.word	0x08008e10
  ldr r2, =_sbss
 8007bbc:	2000034c 	.word	0x2000034c
  ldr r4, =_ebss
 8007bc0:	20002b7c 	.word	0x20002b7c

08007bc4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007bc4:	e7fe      	b.n	8007bc4 <ADC1_IRQHandler>
	...

08007bc8 <malloc>:
 8007bc8:	4b02      	ldr	r3, [pc, #8]	; (8007bd4 <malloc+0xc>)
 8007bca:	4601      	mov	r1, r0
 8007bcc:	6818      	ldr	r0, [r3, #0]
 8007bce:	f000 b823 	b.w	8007c18 <_malloc_r>
 8007bd2:	bf00      	nop
 8007bd4:	20000348 	.word	0x20000348

08007bd8 <sbrk_aligned>:
 8007bd8:	b570      	push	{r4, r5, r6, lr}
 8007bda:	4e0e      	ldr	r6, [pc, #56]	; (8007c14 <sbrk_aligned+0x3c>)
 8007bdc:	460c      	mov	r4, r1
 8007bde:	6831      	ldr	r1, [r6, #0]
 8007be0:	4605      	mov	r5, r0
 8007be2:	b911      	cbnz	r1, 8007bea <sbrk_aligned+0x12>
 8007be4:	f000 f9c8 	bl	8007f78 <_sbrk_r>
 8007be8:	6030      	str	r0, [r6, #0]
 8007bea:	4621      	mov	r1, r4
 8007bec:	4628      	mov	r0, r5
 8007bee:	f000 f9c3 	bl	8007f78 <_sbrk_r>
 8007bf2:	1c43      	adds	r3, r0, #1
 8007bf4:	d00a      	beq.n	8007c0c <sbrk_aligned+0x34>
 8007bf6:	1cc4      	adds	r4, r0, #3
 8007bf8:	f024 0403 	bic.w	r4, r4, #3
 8007bfc:	42a0      	cmp	r0, r4
 8007bfe:	d007      	beq.n	8007c10 <sbrk_aligned+0x38>
 8007c00:	1a21      	subs	r1, r4, r0
 8007c02:	4628      	mov	r0, r5
 8007c04:	f000 f9b8 	bl	8007f78 <_sbrk_r>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d101      	bne.n	8007c10 <sbrk_aligned+0x38>
 8007c0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007c10:	4620      	mov	r0, r4
 8007c12:	bd70      	pop	{r4, r5, r6, pc}
 8007c14:	20002a34 	.word	0x20002a34

08007c18 <_malloc_r>:
 8007c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	1ccd      	adds	r5, r1, #3
 8007c1e:	f025 0503 	bic.w	r5, r5, #3
 8007c22:	3508      	adds	r5, #8
 8007c24:	2d0c      	cmp	r5, #12
 8007c26:	bf38      	it	cc
 8007c28:	250c      	movcc	r5, #12
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	4607      	mov	r7, r0
 8007c2e:	db01      	blt.n	8007c34 <_malloc_r+0x1c>
 8007c30:	42a9      	cmp	r1, r5
 8007c32:	d905      	bls.n	8007c40 <_malloc_r+0x28>
 8007c34:	230c      	movs	r3, #12
 8007c36:	603b      	str	r3, [r7, #0]
 8007c38:	2600      	movs	r6, #0
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007d14 <_malloc_r+0xfc>
 8007c44:	f000 f868 	bl	8007d18 <__malloc_lock>
 8007c48:	f8d8 3000 	ldr.w	r3, [r8]
 8007c4c:	461c      	mov	r4, r3
 8007c4e:	bb5c      	cbnz	r4, 8007ca8 <_malloc_r+0x90>
 8007c50:	4629      	mov	r1, r5
 8007c52:	4638      	mov	r0, r7
 8007c54:	f7ff ffc0 	bl	8007bd8 <sbrk_aligned>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	4604      	mov	r4, r0
 8007c5c:	d155      	bne.n	8007d0a <_malloc_r+0xf2>
 8007c5e:	f8d8 4000 	ldr.w	r4, [r8]
 8007c62:	4626      	mov	r6, r4
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	d145      	bne.n	8007cf4 <_malloc_r+0xdc>
 8007c68:	2c00      	cmp	r4, #0
 8007c6a:	d048      	beq.n	8007cfe <_malloc_r+0xe6>
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	4631      	mov	r1, r6
 8007c70:	4638      	mov	r0, r7
 8007c72:	eb04 0903 	add.w	r9, r4, r3
 8007c76:	f000 f97f 	bl	8007f78 <_sbrk_r>
 8007c7a:	4581      	cmp	r9, r0
 8007c7c:	d13f      	bne.n	8007cfe <_malloc_r+0xe6>
 8007c7e:	6821      	ldr	r1, [r4, #0]
 8007c80:	1a6d      	subs	r5, r5, r1
 8007c82:	4629      	mov	r1, r5
 8007c84:	4638      	mov	r0, r7
 8007c86:	f7ff ffa7 	bl	8007bd8 <sbrk_aligned>
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	d037      	beq.n	8007cfe <_malloc_r+0xe6>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	442b      	add	r3, r5
 8007c92:	6023      	str	r3, [r4, #0]
 8007c94:	f8d8 3000 	ldr.w	r3, [r8]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d038      	beq.n	8007d0e <_malloc_r+0xf6>
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	42a2      	cmp	r2, r4
 8007ca0:	d12b      	bne.n	8007cfa <_malloc_r+0xe2>
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	605a      	str	r2, [r3, #4]
 8007ca6:	e00f      	b.n	8007cc8 <_malloc_r+0xb0>
 8007ca8:	6822      	ldr	r2, [r4, #0]
 8007caa:	1b52      	subs	r2, r2, r5
 8007cac:	d41f      	bmi.n	8007cee <_malloc_r+0xd6>
 8007cae:	2a0b      	cmp	r2, #11
 8007cb0:	d917      	bls.n	8007ce2 <_malloc_r+0xca>
 8007cb2:	1961      	adds	r1, r4, r5
 8007cb4:	42a3      	cmp	r3, r4
 8007cb6:	6025      	str	r5, [r4, #0]
 8007cb8:	bf18      	it	ne
 8007cba:	6059      	strne	r1, [r3, #4]
 8007cbc:	6863      	ldr	r3, [r4, #4]
 8007cbe:	bf08      	it	eq
 8007cc0:	f8c8 1000 	streq.w	r1, [r8]
 8007cc4:	5162      	str	r2, [r4, r5]
 8007cc6:	604b      	str	r3, [r1, #4]
 8007cc8:	4638      	mov	r0, r7
 8007cca:	f104 060b 	add.w	r6, r4, #11
 8007cce:	f000 f829 	bl	8007d24 <__malloc_unlock>
 8007cd2:	f026 0607 	bic.w	r6, r6, #7
 8007cd6:	1d23      	adds	r3, r4, #4
 8007cd8:	1af2      	subs	r2, r6, r3
 8007cda:	d0ae      	beq.n	8007c3a <_malloc_r+0x22>
 8007cdc:	1b9b      	subs	r3, r3, r6
 8007cde:	50a3      	str	r3, [r4, r2]
 8007ce0:	e7ab      	b.n	8007c3a <_malloc_r+0x22>
 8007ce2:	42a3      	cmp	r3, r4
 8007ce4:	6862      	ldr	r2, [r4, #4]
 8007ce6:	d1dd      	bne.n	8007ca4 <_malloc_r+0x8c>
 8007ce8:	f8c8 2000 	str.w	r2, [r8]
 8007cec:	e7ec      	b.n	8007cc8 <_malloc_r+0xb0>
 8007cee:	4623      	mov	r3, r4
 8007cf0:	6864      	ldr	r4, [r4, #4]
 8007cf2:	e7ac      	b.n	8007c4e <_malloc_r+0x36>
 8007cf4:	4634      	mov	r4, r6
 8007cf6:	6876      	ldr	r6, [r6, #4]
 8007cf8:	e7b4      	b.n	8007c64 <_malloc_r+0x4c>
 8007cfa:	4613      	mov	r3, r2
 8007cfc:	e7cc      	b.n	8007c98 <_malloc_r+0x80>
 8007cfe:	230c      	movs	r3, #12
 8007d00:	603b      	str	r3, [r7, #0]
 8007d02:	4638      	mov	r0, r7
 8007d04:	f000 f80e 	bl	8007d24 <__malloc_unlock>
 8007d08:	e797      	b.n	8007c3a <_malloc_r+0x22>
 8007d0a:	6025      	str	r5, [r4, #0]
 8007d0c:	e7dc      	b.n	8007cc8 <_malloc_r+0xb0>
 8007d0e:	605b      	str	r3, [r3, #4]
 8007d10:	deff      	udf	#255	; 0xff
 8007d12:	bf00      	nop
 8007d14:	20002a30 	.word	0x20002a30

08007d18 <__malloc_lock>:
 8007d18:	4801      	ldr	r0, [pc, #4]	; (8007d20 <__malloc_lock+0x8>)
 8007d1a:	f000 b968 	b.w	8007fee <__retarget_lock_acquire_recursive>
 8007d1e:	bf00      	nop
 8007d20:	20002b74 	.word	0x20002b74

08007d24 <__malloc_unlock>:
 8007d24:	4801      	ldr	r0, [pc, #4]	; (8007d2c <__malloc_unlock+0x8>)
 8007d26:	f000 b963 	b.w	8007ff0 <__retarget_lock_release_recursive>
 8007d2a:	bf00      	nop
 8007d2c:	20002b74 	.word	0x20002b74

08007d30 <srand>:
 8007d30:	b538      	push	{r3, r4, r5, lr}
 8007d32:	4b10      	ldr	r3, [pc, #64]	; (8007d74 <srand+0x44>)
 8007d34:	681d      	ldr	r5, [r3, #0]
 8007d36:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007d38:	4604      	mov	r4, r0
 8007d3a:	b9b3      	cbnz	r3, 8007d6a <srand+0x3a>
 8007d3c:	2018      	movs	r0, #24
 8007d3e:	f7ff ff43 	bl	8007bc8 <malloc>
 8007d42:	4602      	mov	r2, r0
 8007d44:	6328      	str	r0, [r5, #48]	; 0x30
 8007d46:	b920      	cbnz	r0, 8007d52 <srand+0x22>
 8007d48:	4b0b      	ldr	r3, [pc, #44]	; (8007d78 <srand+0x48>)
 8007d4a:	480c      	ldr	r0, [pc, #48]	; (8007d7c <srand+0x4c>)
 8007d4c:	2146      	movs	r1, #70	; 0x46
 8007d4e:	f000 f95f 	bl	8008010 <__assert_func>
 8007d52:	490b      	ldr	r1, [pc, #44]	; (8007d80 <srand+0x50>)
 8007d54:	4b0b      	ldr	r3, [pc, #44]	; (8007d84 <srand+0x54>)
 8007d56:	e9c0 1300 	strd	r1, r3, [r0]
 8007d5a:	4b0b      	ldr	r3, [pc, #44]	; (8007d88 <srand+0x58>)
 8007d5c:	6083      	str	r3, [r0, #8]
 8007d5e:	230b      	movs	r3, #11
 8007d60:	8183      	strh	r3, [r0, #12]
 8007d62:	2100      	movs	r1, #0
 8007d64:	2001      	movs	r0, #1
 8007d66:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007d6a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	611c      	str	r4, [r3, #16]
 8007d70:	615a      	str	r2, [r3, #20]
 8007d72:	bd38      	pop	{r3, r4, r5, pc}
 8007d74:	20000348 	.word	0x20000348
 8007d78:	08008d28 	.word	0x08008d28
 8007d7c:	08008d3f 	.word	0x08008d3f
 8007d80:	abcd330e 	.word	0xabcd330e
 8007d84:	e66d1234 	.word	0xe66d1234
 8007d88:	0005deec 	.word	0x0005deec

08007d8c <std>:
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	b510      	push	{r4, lr}
 8007d90:	4604      	mov	r4, r0
 8007d92:	e9c0 3300 	strd	r3, r3, [r0]
 8007d96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d9a:	6083      	str	r3, [r0, #8]
 8007d9c:	8181      	strh	r1, [r0, #12]
 8007d9e:	6643      	str	r3, [r0, #100]	; 0x64
 8007da0:	81c2      	strh	r2, [r0, #14]
 8007da2:	6183      	str	r3, [r0, #24]
 8007da4:	4619      	mov	r1, r3
 8007da6:	2208      	movs	r2, #8
 8007da8:	305c      	adds	r0, #92	; 0x5c
 8007daa:	f000 f8b1 	bl	8007f10 <memset>
 8007dae:	4b0d      	ldr	r3, [pc, #52]	; (8007de4 <std+0x58>)
 8007db0:	6263      	str	r3, [r4, #36]	; 0x24
 8007db2:	4b0d      	ldr	r3, [pc, #52]	; (8007de8 <std+0x5c>)
 8007db4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007db6:	4b0d      	ldr	r3, [pc, #52]	; (8007dec <std+0x60>)
 8007db8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007dba:	4b0d      	ldr	r3, [pc, #52]	; (8007df0 <std+0x64>)
 8007dbc:	6323      	str	r3, [r4, #48]	; 0x30
 8007dbe:	4b0d      	ldr	r3, [pc, #52]	; (8007df4 <std+0x68>)
 8007dc0:	6224      	str	r4, [r4, #32]
 8007dc2:	429c      	cmp	r4, r3
 8007dc4:	d006      	beq.n	8007dd4 <std+0x48>
 8007dc6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007dca:	4294      	cmp	r4, r2
 8007dcc:	d002      	beq.n	8007dd4 <std+0x48>
 8007dce:	33d0      	adds	r3, #208	; 0xd0
 8007dd0:	429c      	cmp	r4, r3
 8007dd2:	d105      	bne.n	8007de0 <std+0x54>
 8007dd4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ddc:	f000 b906 	b.w	8007fec <__retarget_lock_init_recursive>
 8007de0:	bd10      	pop	{r4, pc}
 8007de2:	bf00      	nop
 8007de4:	08008241 	.word	0x08008241
 8007de8:	08008263 	.word	0x08008263
 8007dec:	0800829b 	.word	0x0800829b
 8007df0:	080082bf 	.word	0x080082bf
 8007df4:	20002a38 	.word	0x20002a38

08007df8 <stdio_exit_handler>:
 8007df8:	4a02      	ldr	r2, [pc, #8]	; (8007e04 <stdio_exit_handler+0xc>)
 8007dfa:	4903      	ldr	r1, [pc, #12]	; (8007e08 <stdio_exit_handler+0x10>)
 8007dfc:	4803      	ldr	r0, [pc, #12]	; (8007e0c <stdio_exit_handler+0x14>)
 8007dfe:	f000 b869 	b.w	8007ed4 <_fwalk_sglue>
 8007e02:	bf00      	nop
 8007e04:	200002f0 	.word	0x200002f0
 8007e08:	080081f1 	.word	0x080081f1
 8007e0c:	200002fc 	.word	0x200002fc

08007e10 <cleanup_stdio>:
 8007e10:	6841      	ldr	r1, [r0, #4]
 8007e12:	4b0c      	ldr	r3, [pc, #48]	; (8007e44 <cleanup_stdio+0x34>)
 8007e14:	4299      	cmp	r1, r3
 8007e16:	b510      	push	{r4, lr}
 8007e18:	4604      	mov	r4, r0
 8007e1a:	d001      	beq.n	8007e20 <cleanup_stdio+0x10>
 8007e1c:	f000 f9e8 	bl	80081f0 <_fflush_r>
 8007e20:	68a1      	ldr	r1, [r4, #8]
 8007e22:	4b09      	ldr	r3, [pc, #36]	; (8007e48 <cleanup_stdio+0x38>)
 8007e24:	4299      	cmp	r1, r3
 8007e26:	d002      	beq.n	8007e2e <cleanup_stdio+0x1e>
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f000 f9e1 	bl	80081f0 <_fflush_r>
 8007e2e:	68e1      	ldr	r1, [r4, #12]
 8007e30:	4b06      	ldr	r3, [pc, #24]	; (8007e4c <cleanup_stdio+0x3c>)
 8007e32:	4299      	cmp	r1, r3
 8007e34:	d004      	beq.n	8007e40 <cleanup_stdio+0x30>
 8007e36:	4620      	mov	r0, r4
 8007e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e3c:	f000 b9d8 	b.w	80081f0 <_fflush_r>
 8007e40:	bd10      	pop	{r4, pc}
 8007e42:	bf00      	nop
 8007e44:	20002a38 	.word	0x20002a38
 8007e48:	20002aa0 	.word	0x20002aa0
 8007e4c:	20002b08 	.word	0x20002b08

08007e50 <global_stdio_init.part.0>:
 8007e50:	b510      	push	{r4, lr}
 8007e52:	4b0b      	ldr	r3, [pc, #44]	; (8007e80 <global_stdio_init.part.0+0x30>)
 8007e54:	4c0b      	ldr	r4, [pc, #44]	; (8007e84 <global_stdio_init.part.0+0x34>)
 8007e56:	4a0c      	ldr	r2, [pc, #48]	; (8007e88 <global_stdio_init.part.0+0x38>)
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2104      	movs	r1, #4
 8007e60:	f7ff ff94 	bl	8007d8c <std>
 8007e64:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007e68:	2201      	movs	r2, #1
 8007e6a:	2109      	movs	r1, #9
 8007e6c:	f7ff ff8e 	bl	8007d8c <std>
 8007e70:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007e74:	2202      	movs	r2, #2
 8007e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e7a:	2112      	movs	r1, #18
 8007e7c:	f7ff bf86 	b.w	8007d8c <std>
 8007e80:	20002b70 	.word	0x20002b70
 8007e84:	20002a38 	.word	0x20002a38
 8007e88:	08007df9 	.word	0x08007df9

08007e8c <__sfp_lock_acquire>:
 8007e8c:	4801      	ldr	r0, [pc, #4]	; (8007e94 <__sfp_lock_acquire+0x8>)
 8007e8e:	f000 b8ae 	b.w	8007fee <__retarget_lock_acquire_recursive>
 8007e92:	bf00      	nop
 8007e94:	20002b75 	.word	0x20002b75

08007e98 <__sfp_lock_release>:
 8007e98:	4801      	ldr	r0, [pc, #4]	; (8007ea0 <__sfp_lock_release+0x8>)
 8007e9a:	f000 b8a9 	b.w	8007ff0 <__retarget_lock_release_recursive>
 8007e9e:	bf00      	nop
 8007ea0:	20002b75 	.word	0x20002b75

08007ea4 <__sinit>:
 8007ea4:	b510      	push	{r4, lr}
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	f7ff fff0 	bl	8007e8c <__sfp_lock_acquire>
 8007eac:	6a23      	ldr	r3, [r4, #32]
 8007eae:	b11b      	cbz	r3, 8007eb8 <__sinit+0x14>
 8007eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eb4:	f7ff bff0 	b.w	8007e98 <__sfp_lock_release>
 8007eb8:	4b04      	ldr	r3, [pc, #16]	; (8007ecc <__sinit+0x28>)
 8007eba:	6223      	str	r3, [r4, #32]
 8007ebc:	4b04      	ldr	r3, [pc, #16]	; (8007ed0 <__sinit+0x2c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1f5      	bne.n	8007eb0 <__sinit+0xc>
 8007ec4:	f7ff ffc4 	bl	8007e50 <global_stdio_init.part.0>
 8007ec8:	e7f2      	b.n	8007eb0 <__sinit+0xc>
 8007eca:	bf00      	nop
 8007ecc:	08007e11 	.word	0x08007e11
 8007ed0:	20002b70 	.word	0x20002b70

08007ed4 <_fwalk_sglue>:
 8007ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ed8:	4607      	mov	r7, r0
 8007eda:	4688      	mov	r8, r1
 8007edc:	4614      	mov	r4, r2
 8007ede:	2600      	movs	r6, #0
 8007ee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ee4:	f1b9 0901 	subs.w	r9, r9, #1
 8007ee8:	d505      	bpl.n	8007ef6 <_fwalk_sglue+0x22>
 8007eea:	6824      	ldr	r4, [r4, #0]
 8007eec:	2c00      	cmp	r4, #0
 8007eee:	d1f7      	bne.n	8007ee0 <_fwalk_sglue+0xc>
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ef6:	89ab      	ldrh	r3, [r5, #12]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d907      	bls.n	8007f0c <_fwalk_sglue+0x38>
 8007efc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f00:	3301      	adds	r3, #1
 8007f02:	d003      	beq.n	8007f0c <_fwalk_sglue+0x38>
 8007f04:	4629      	mov	r1, r5
 8007f06:	4638      	mov	r0, r7
 8007f08:	47c0      	blx	r8
 8007f0a:	4306      	orrs	r6, r0
 8007f0c:	3568      	adds	r5, #104	; 0x68
 8007f0e:	e7e9      	b.n	8007ee4 <_fwalk_sglue+0x10>

08007f10 <memset>:
 8007f10:	4402      	add	r2, r0
 8007f12:	4603      	mov	r3, r0
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d100      	bne.n	8007f1a <memset+0xa>
 8007f18:	4770      	bx	lr
 8007f1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007f1e:	e7f9      	b.n	8007f14 <memset+0x4>

08007f20 <time>:
 8007f20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f22:	4b0b      	ldr	r3, [pc, #44]	; (8007f50 <time+0x30>)
 8007f24:	2200      	movs	r2, #0
 8007f26:	4669      	mov	r1, sp
 8007f28:	4604      	mov	r4, r0
 8007f2a:	6818      	ldr	r0, [r3, #0]
 8007f2c:	f000 f812 	bl	8007f54 <_gettimeofday_r>
 8007f30:	2800      	cmp	r0, #0
 8007f32:	bfbe      	ittt	lt
 8007f34:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 8007f38:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007f3c:	e9cd 2300 	strdlt	r2, r3, [sp]
 8007f40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f44:	b10c      	cbz	r4, 8007f4a <time+0x2a>
 8007f46:	e9c4 0100 	strd	r0, r1, [r4]
 8007f4a:	b004      	add	sp, #16
 8007f4c:	bd10      	pop	{r4, pc}
 8007f4e:	bf00      	nop
 8007f50:	20000348 	.word	0x20000348

08007f54 <_gettimeofday_r>:
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	4d07      	ldr	r5, [pc, #28]	; (8007f74 <_gettimeofday_r+0x20>)
 8007f58:	2300      	movs	r3, #0
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	4608      	mov	r0, r1
 8007f5e:	4611      	mov	r1, r2
 8007f60:	602b      	str	r3, [r5, #0]
 8007f62:	f000 fe41 	bl	8008be8 <_gettimeofday>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d102      	bne.n	8007f70 <_gettimeofday_r+0x1c>
 8007f6a:	682b      	ldr	r3, [r5, #0]
 8007f6c:	b103      	cbz	r3, 8007f70 <_gettimeofday_r+0x1c>
 8007f6e:	6023      	str	r3, [r4, #0]
 8007f70:	bd38      	pop	{r3, r4, r5, pc}
 8007f72:	bf00      	nop
 8007f74:	20002b78 	.word	0x20002b78

08007f78 <_sbrk_r>:
 8007f78:	b538      	push	{r3, r4, r5, lr}
 8007f7a:	4d06      	ldr	r5, [pc, #24]	; (8007f94 <_sbrk_r+0x1c>)
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	4604      	mov	r4, r0
 8007f80:	4608      	mov	r0, r1
 8007f82:	602b      	str	r3, [r5, #0]
 8007f84:	f7ff fd86 	bl	8007a94 <_sbrk>
 8007f88:	1c43      	adds	r3, r0, #1
 8007f8a:	d102      	bne.n	8007f92 <_sbrk_r+0x1a>
 8007f8c:	682b      	ldr	r3, [r5, #0]
 8007f8e:	b103      	cbz	r3, 8007f92 <_sbrk_r+0x1a>
 8007f90:	6023      	str	r3, [r4, #0]
 8007f92:	bd38      	pop	{r3, r4, r5, pc}
 8007f94:	20002b78 	.word	0x20002b78

08007f98 <__errno>:
 8007f98:	4b01      	ldr	r3, [pc, #4]	; (8007fa0 <__errno+0x8>)
 8007f9a:	6818      	ldr	r0, [r3, #0]
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	20000348 	.word	0x20000348

08007fa4 <__libc_init_array>:
 8007fa4:	b570      	push	{r4, r5, r6, lr}
 8007fa6:	4d0d      	ldr	r5, [pc, #52]	; (8007fdc <__libc_init_array+0x38>)
 8007fa8:	4c0d      	ldr	r4, [pc, #52]	; (8007fe0 <__libc_init_array+0x3c>)
 8007faa:	1b64      	subs	r4, r4, r5
 8007fac:	10a4      	asrs	r4, r4, #2
 8007fae:	2600      	movs	r6, #0
 8007fb0:	42a6      	cmp	r6, r4
 8007fb2:	d109      	bne.n	8007fc8 <__libc_init_array+0x24>
 8007fb4:	4d0b      	ldr	r5, [pc, #44]	; (8007fe4 <__libc_init_array+0x40>)
 8007fb6:	4c0c      	ldr	r4, [pc, #48]	; (8007fe8 <__libc_init_array+0x44>)
 8007fb8:	f000 fe1e 	bl	8008bf8 <_init>
 8007fbc:	1b64      	subs	r4, r4, r5
 8007fbe:	10a4      	asrs	r4, r4, #2
 8007fc0:	2600      	movs	r6, #0
 8007fc2:	42a6      	cmp	r6, r4
 8007fc4:	d105      	bne.n	8007fd2 <__libc_init_array+0x2e>
 8007fc6:	bd70      	pop	{r4, r5, r6, pc}
 8007fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fcc:	4798      	blx	r3
 8007fce:	3601      	adds	r6, #1
 8007fd0:	e7ee      	b.n	8007fb0 <__libc_init_array+0xc>
 8007fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fd6:	4798      	blx	r3
 8007fd8:	3601      	adds	r6, #1
 8007fda:	e7f2      	b.n	8007fc2 <__libc_init_array+0x1e>
 8007fdc:	08008e08 	.word	0x08008e08
 8007fe0:	08008e08 	.word	0x08008e08
 8007fe4:	08008e08 	.word	0x08008e08
 8007fe8:	08008e0c 	.word	0x08008e0c

08007fec <__retarget_lock_init_recursive>:
 8007fec:	4770      	bx	lr

08007fee <__retarget_lock_acquire_recursive>:
 8007fee:	4770      	bx	lr

08007ff0 <__retarget_lock_release_recursive>:
 8007ff0:	4770      	bx	lr

08007ff2 <memcpy>:
 8007ff2:	440a      	add	r2, r1
 8007ff4:	4291      	cmp	r1, r2
 8007ff6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007ffa:	d100      	bne.n	8007ffe <memcpy+0xc>
 8007ffc:	4770      	bx	lr
 8007ffe:	b510      	push	{r4, lr}
 8008000:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008004:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008008:	4291      	cmp	r1, r2
 800800a:	d1f9      	bne.n	8008000 <memcpy+0xe>
 800800c:	bd10      	pop	{r4, pc}
	...

08008010 <__assert_func>:
 8008010:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008012:	4614      	mov	r4, r2
 8008014:	461a      	mov	r2, r3
 8008016:	4b09      	ldr	r3, [pc, #36]	; (800803c <__assert_func+0x2c>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4605      	mov	r5, r0
 800801c:	68d8      	ldr	r0, [r3, #12]
 800801e:	b14c      	cbz	r4, 8008034 <__assert_func+0x24>
 8008020:	4b07      	ldr	r3, [pc, #28]	; (8008040 <__assert_func+0x30>)
 8008022:	9100      	str	r1, [sp, #0]
 8008024:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008028:	4906      	ldr	r1, [pc, #24]	; (8008044 <__assert_func+0x34>)
 800802a:	462b      	mov	r3, r5
 800802c:	f000 f94c 	bl	80082c8 <fiprintf>
 8008030:	f000 f9a2 	bl	8008378 <abort>
 8008034:	4b04      	ldr	r3, [pc, #16]	; (8008048 <__assert_func+0x38>)
 8008036:	461c      	mov	r4, r3
 8008038:	e7f3      	b.n	8008022 <__assert_func+0x12>
 800803a:	bf00      	nop
 800803c:	20000348 	.word	0x20000348
 8008040:	08008d97 	.word	0x08008d97
 8008044:	08008da4 	.word	0x08008da4
 8008048:	08008dd2 	.word	0x08008dd2

0800804c <_free_r>:
 800804c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800804e:	2900      	cmp	r1, #0
 8008050:	d044      	beq.n	80080dc <_free_r+0x90>
 8008052:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008056:	9001      	str	r0, [sp, #4]
 8008058:	2b00      	cmp	r3, #0
 800805a:	f1a1 0404 	sub.w	r4, r1, #4
 800805e:	bfb8      	it	lt
 8008060:	18e4      	addlt	r4, r4, r3
 8008062:	f7ff fe59 	bl	8007d18 <__malloc_lock>
 8008066:	4a1e      	ldr	r2, [pc, #120]	; (80080e0 <_free_r+0x94>)
 8008068:	9801      	ldr	r0, [sp, #4]
 800806a:	6813      	ldr	r3, [r2, #0]
 800806c:	b933      	cbnz	r3, 800807c <_free_r+0x30>
 800806e:	6063      	str	r3, [r4, #4]
 8008070:	6014      	str	r4, [r2, #0]
 8008072:	b003      	add	sp, #12
 8008074:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008078:	f7ff be54 	b.w	8007d24 <__malloc_unlock>
 800807c:	42a3      	cmp	r3, r4
 800807e:	d908      	bls.n	8008092 <_free_r+0x46>
 8008080:	6825      	ldr	r5, [r4, #0]
 8008082:	1961      	adds	r1, r4, r5
 8008084:	428b      	cmp	r3, r1
 8008086:	bf01      	itttt	eq
 8008088:	6819      	ldreq	r1, [r3, #0]
 800808a:	685b      	ldreq	r3, [r3, #4]
 800808c:	1949      	addeq	r1, r1, r5
 800808e:	6021      	streq	r1, [r4, #0]
 8008090:	e7ed      	b.n	800806e <_free_r+0x22>
 8008092:	461a      	mov	r2, r3
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	b10b      	cbz	r3, 800809c <_free_r+0x50>
 8008098:	42a3      	cmp	r3, r4
 800809a:	d9fa      	bls.n	8008092 <_free_r+0x46>
 800809c:	6811      	ldr	r1, [r2, #0]
 800809e:	1855      	adds	r5, r2, r1
 80080a0:	42a5      	cmp	r5, r4
 80080a2:	d10b      	bne.n	80080bc <_free_r+0x70>
 80080a4:	6824      	ldr	r4, [r4, #0]
 80080a6:	4421      	add	r1, r4
 80080a8:	1854      	adds	r4, r2, r1
 80080aa:	42a3      	cmp	r3, r4
 80080ac:	6011      	str	r1, [r2, #0]
 80080ae:	d1e0      	bne.n	8008072 <_free_r+0x26>
 80080b0:	681c      	ldr	r4, [r3, #0]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	6053      	str	r3, [r2, #4]
 80080b6:	440c      	add	r4, r1
 80080b8:	6014      	str	r4, [r2, #0]
 80080ba:	e7da      	b.n	8008072 <_free_r+0x26>
 80080bc:	d902      	bls.n	80080c4 <_free_r+0x78>
 80080be:	230c      	movs	r3, #12
 80080c0:	6003      	str	r3, [r0, #0]
 80080c2:	e7d6      	b.n	8008072 <_free_r+0x26>
 80080c4:	6825      	ldr	r5, [r4, #0]
 80080c6:	1961      	adds	r1, r4, r5
 80080c8:	428b      	cmp	r3, r1
 80080ca:	bf04      	itt	eq
 80080cc:	6819      	ldreq	r1, [r3, #0]
 80080ce:	685b      	ldreq	r3, [r3, #4]
 80080d0:	6063      	str	r3, [r4, #4]
 80080d2:	bf04      	itt	eq
 80080d4:	1949      	addeq	r1, r1, r5
 80080d6:	6021      	streq	r1, [r4, #0]
 80080d8:	6054      	str	r4, [r2, #4]
 80080da:	e7ca      	b.n	8008072 <_free_r+0x26>
 80080dc:	b003      	add	sp, #12
 80080de:	bd30      	pop	{r4, r5, pc}
 80080e0:	20002a30 	.word	0x20002a30

080080e4 <__sflush_r>:
 80080e4:	898a      	ldrh	r2, [r1, #12]
 80080e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ea:	4605      	mov	r5, r0
 80080ec:	0710      	lsls	r0, r2, #28
 80080ee:	460c      	mov	r4, r1
 80080f0:	d458      	bmi.n	80081a4 <__sflush_r+0xc0>
 80080f2:	684b      	ldr	r3, [r1, #4]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	dc05      	bgt.n	8008104 <__sflush_r+0x20>
 80080f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	dc02      	bgt.n	8008104 <__sflush_r+0x20>
 80080fe:	2000      	movs	r0, #0
 8008100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008104:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008106:	2e00      	cmp	r6, #0
 8008108:	d0f9      	beq.n	80080fe <__sflush_r+0x1a>
 800810a:	2300      	movs	r3, #0
 800810c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008110:	682f      	ldr	r7, [r5, #0]
 8008112:	6a21      	ldr	r1, [r4, #32]
 8008114:	602b      	str	r3, [r5, #0]
 8008116:	d032      	beq.n	800817e <__sflush_r+0x9a>
 8008118:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	075a      	lsls	r2, r3, #29
 800811e:	d505      	bpl.n	800812c <__sflush_r+0x48>
 8008120:	6863      	ldr	r3, [r4, #4]
 8008122:	1ac0      	subs	r0, r0, r3
 8008124:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008126:	b10b      	cbz	r3, 800812c <__sflush_r+0x48>
 8008128:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800812a:	1ac0      	subs	r0, r0, r3
 800812c:	2300      	movs	r3, #0
 800812e:	4602      	mov	r2, r0
 8008130:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008132:	6a21      	ldr	r1, [r4, #32]
 8008134:	4628      	mov	r0, r5
 8008136:	47b0      	blx	r6
 8008138:	1c43      	adds	r3, r0, #1
 800813a:	89a3      	ldrh	r3, [r4, #12]
 800813c:	d106      	bne.n	800814c <__sflush_r+0x68>
 800813e:	6829      	ldr	r1, [r5, #0]
 8008140:	291d      	cmp	r1, #29
 8008142:	d82b      	bhi.n	800819c <__sflush_r+0xb8>
 8008144:	4a29      	ldr	r2, [pc, #164]	; (80081ec <__sflush_r+0x108>)
 8008146:	410a      	asrs	r2, r1
 8008148:	07d6      	lsls	r6, r2, #31
 800814a:	d427      	bmi.n	800819c <__sflush_r+0xb8>
 800814c:	2200      	movs	r2, #0
 800814e:	6062      	str	r2, [r4, #4]
 8008150:	04d9      	lsls	r1, r3, #19
 8008152:	6922      	ldr	r2, [r4, #16]
 8008154:	6022      	str	r2, [r4, #0]
 8008156:	d504      	bpl.n	8008162 <__sflush_r+0x7e>
 8008158:	1c42      	adds	r2, r0, #1
 800815a:	d101      	bne.n	8008160 <__sflush_r+0x7c>
 800815c:	682b      	ldr	r3, [r5, #0]
 800815e:	b903      	cbnz	r3, 8008162 <__sflush_r+0x7e>
 8008160:	6560      	str	r0, [r4, #84]	; 0x54
 8008162:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008164:	602f      	str	r7, [r5, #0]
 8008166:	2900      	cmp	r1, #0
 8008168:	d0c9      	beq.n	80080fe <__sflush_r+0x1a>
 800816a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800816e:	4299      	cmp	r1, r3
 8008170:	d002      	beq.n	8008178 <__sflush_r+0x94>
 8008172:	4628      	mov	r0, r5
 8008174:	f7ff ff6a 	bl	800804c <_free_r>
 8008178:	2000      	movs	r0, #0
 800817a:	6360      	str	r0, [r4, #52]	; 0x34
 800817c:	e7c0      	b.n	8008100 <__sflush_r+0x1c>
 800817e:	2301      	movs	r3, #1
 8008180:	4628      	mov	r0, r5
 8008182:	47b0      	blx	r6
 8008184:	1c41      	adds	r1, r0, #1
 8008186:	d1c8      	bne.n	800811a <__sflush_r+0x36>
 8008188:	682b      	ldr	r3, [r5, #0]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d0c5      	beq.n	800811a <__sflush_r+0x36>
 800818e:	2b1d      	cmp	r3, #29
 8008190:	d001      	beq.n	8008196 <__sflush_r+0xb2>
 8008192:	2b16      	cmp	r3, #22
 8008194:	d101      	bne.n	800819a <__sflush_r+0xb6>
 8008196:	602f      	str	r7, [r5, #0]
 8008198:	e7b1      	b.n	80080fe <__sflush_r+0x1a>
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a0:	81a3      	strh	r3, [r4, #12]
 80081a2:	e7ad      	b.n	8008100 <__sflush_r+0x1c>
 80081a4:	690f      	ldr	r7, [r1, #16]
 80081a6:	2f00      	cmp	r7, #0
 80081a8:	d0a9      	beq.n	80080fe <__sflush_r+0x1a>
 80081aa:	0793      	lsls	r3, r2, #30
 80081ac:	680e      	ldr	r6, [r1, #0]
 80081ae:	bf08      	it	eq
 80081b0:	694b      	ldreq	r3, [r1, #20]
 80081b2:	600f      	str	r7, [r1, #0]
 80081b4:	bf18      	it	ne
 80081b6:	2300      	movne	r3, #0
 80081b8:	eba6 0807 	sub.w	r8, r6, r7
 80081bc:	608b      	str	r3, [r1, #8]
 80081be:	f1b8 0f00 	cmp.w	r8, #0
 80081c2:	dd9c      	ble.n	80080fe <__sflush_r+0x1a>
 80081c4:	6a21      	ldr	r1, [r4, #32]
 80081c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80081c8:	4643      	mov	r3, r8
 80081ca:	463a      	mov	r2, r7
 80081cc:	4628      	mov	r0, r5
 80081ce:	47b0      	blx	r6
 80081d0:	2800      	cmp	r0, #0
 80081d2:	dc06      	bgt.n	80081e2 <__sflush_r+0xfe>
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081da:	81a3      	strh	r3, [r4, #12]
 80081dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081e0:	e78e      	b.n	8008100 <__sflush_r+0x1c>
 80081e2:	4407      	add	r7, r0
 80081e4:	eba8 0800 	sub.w	r8, r8, r0
 80081e8:	e7e9      	b.n	80081be <__sflush_r+0xda>
 80081ea:	bf00      	nop
 80081ec:	dfbffffe 	.word	0xdfbffffe

080081f0 <_fflush_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	690b      	ldr	r3, [r1, #16]
 80081f4:	4605      	mov	r5, r0
 80081f6:	460c      	mov	r4, r1
 80081f8:	b913      	cbnz	r3, 8008200 <_fflush_r+0x10>
 80081fa:	2500      	movs	r5, #0
 80081fc:	4628      	mov	r0, r5
 80081fe:	bd38      	pop	{r3, r4, r5, pc}
 8008200:	b118      	cbz	r0, 800820a <_fflush_r+0x1a>
 8008202:	6a03      	ldr	r3, [r0, #32]
 8008204:	b90b      	cbnz	r3, 800820a <_fflush_r+0x1a>
 8008206:	f7ff fe4d 	bl	8007ea4 <__sinit>
 800820a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0f3      	beq.n	80081fa <_fflush_r+0xa>
 8008212:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008214:	07d0      	lsls	r0, r2, #31
 8008216:	d404      	bmi.n	8008222 <_fflush_r+0x32>
 8008218:	0599      	lsls	r1, r3, #22
 800821a:	d402      	bmi.n	8008222 <_fflush_r+0x32>
 800821c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800821e:	f7ff fee6 	bl	8007fee <__retarget_lock_acquire_recursive>
 8008222:	4628      	mov	r0, r5
 8008224:	4621      	mov	r1, r4
 8008226:	f7ff ff5d 	bl	80080e4 <__sflush_r>
 800822a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800822c:	07da      	lsls	r2, r3, #31
 800822e:	4605      	mov	r5, r0
 8008230:	d4e4      	bmi.n	80081fc <_fflush_r+0xc>
 8008232:	89a3      	ldrh	r3, [r4, #12]
 8008234:	059b      	lsls	r3, r3, #22
 8008236:	d4e1      	bmi.n	80081fc <_fflush_r+0xc>
 8008238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800823a:	f7ff fed9 	bl	8007ff0 <__retarget_lock_release_recursive>
 800823e:	e7dd      	b.n	80081fc <_fflush_r+0xc>

08008240 <__sread>:
 8008240:	b510      	push	{r4, lr}
 8008242:	460c      	mov	r4, r1
 8008244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008248:	f000 f872 	bl	8008330 <_read_r>
 800824c:	2800      	cmp	r0, #0
 800824e:	bfab      	itete	ge
 8008250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008252:	89a3      	ldrhlt	r3, [r4, #12]
 8008254:	181b      	addge	r3, r3, r0
 8008256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800825a:	bfac      	ite	ge
 800825c:	6563      	strge	r3, [r4, #84]	; 0x54
 800825e:	81a3      	strhlt	r3, [r4, #12]
 8008260:	bd10      	pop	{r4, pc}

08008262 <__swrite>:
 8008262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008266:	461f      	mov	r7, r3
 8008268:	898b      	ldrh	r3, [r1, #12]
 800826a:	05db      	lsls	r3, r3, #23
 800826c:	4605      	mov	r5, r0
 800826e:	460c      	mov	r4, r1
 8008270:	4616      	mov	r6, r2
 8008272:	d505      	bpl.n	8008280 <__swrite+0x1e>
 8008274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008278:	2302      	movs	r3, #2
 800827a:	2200      	movs	r2, #0
 800827c:	f000 f846 	bl	800830c <_lseek_r>
 8008280:	89a3      	ldrh	r3, [r4, #12]
 8008282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008286:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	4632      	mov	r2, r6
 800828e:	463b      	mov	r3, r7
 8008290:	4628      	mov	r0, r5
 8008292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008296:	f000 b85d 	b.w	8008354 <_write_r>

0800829a <__sseek>:
 800829a:	b510      	push	{r4, lr}
 800829c:	460c      	mov	r4, r1
 800829e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082a2:	f000 f833 	bl	800830c <_lseek_r>
 80082a6:	1c43      	adds	r3, r0, #1
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	bf15      	itete	ne
 80082ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80082ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80082b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80082b6:	81a3      	strheq	r3, [r4, #12]
 80082b8:	bf18      	it	ne
 80082ba:	81a3      	strhne	r3, [r4, #12]
 80082bc:	bd10      	pop	{r4, pc}

080082be <__sclose>:
 80082be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082c2:	f000 b813 	b.w	80082ec <_close_r>
	...

080082c8 <fiprintf>:
 80082c8:	b40e      	push	{r1, r2, r3}
 80082ca:	b503      	push	{r0, r1, lr}
 80082cc:	4601      	mov	r1, r0
 80082ce:	ab03      	add	r3, sp, #12
 80082d0:	4805      	ldr	r0, [pc, #20]	; (80082e8 <fiprintf+0x20>)
 80082d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082d6:	6800      	ldr	r0, [r0, #0]
 80082d8:	9301      	str	r3, [sp, #4]
 80082da:	f000 f87d 	bl	80083d8 <_vfiprintf_r>
 80082de:	b002      	add	sp, #8
 80082e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80082e4:	b003      	add	sp, #12
 80082e6:	4770      	bx	lr
 80082e8:	20000348 	.word	0x20000348

080082ec <_close_r>:
 80082ec:	b538      	push	{r3, r4, r5, lr}
 80082ee:	4d06      	ldr	r5, [pc, #24]	; (8008308 <_close_r+0x1c>)
 80082f0:	2300      	movs	r3, #0
 80082f2:	4604      	mov	r4, r0
 80082f4:	4608      	mov	r0, r1
 80082f6:	602b      	str	r3, [r5, #0]
 80082f8:	f7ff fb97 	bl	8007a2a <_close>
 80082fc:	1c43      	adds	r3, r0, #1
 80082fe:	d102      	bne.n	8008306 <_close_r+0x1a>
 8008300:	682b      	ldr	r3, [r5, #0]
 8008302:	b103      	cbz	r3, 8008306 <_close_r+0x1a>
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	bd38      	pop	{r3, r4, r5, pc}
 8008308:	20002b78 	.word	0x20002b78

0800830c <_lseek_r>:
 800830c:	b538      	push	{r3, r4, r5, lr}
 800830e:	4d07      	ldr	r5, [pc, #28]	; (800832c <_lseek_r+0x20>)
 8008310:	4604      	mov	r4, r0
 8008312:	4608      	mov	r0, r1
 8008314:	4611      	mov	r1, r2
 8008316:	2200      	movs	r2, #0
 8008318:	602a      	str	r2, [r5, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	f7ff fbac 	bl	8007a78 <_lseek>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d102      	bne.n	800832a <_lseek_r+0x1e>
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	b103      	cbz	r3, 800832a <_lseek_r+0x1e>
 8008328:	6023      	str	r3, [r4, #0]
 800832a:	bd38      	pop	{r3, r4, r5, pc}
 800832c:	20002b78 	.word	0x20002b78

08008330 <_read_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4d07      	ldr	r5, [pc, #28]	; (8008350 <_read_r+0x20>)
 8008334:	4604      	mov	r4, r0
 8008336:	4608      	mov	r0, r1
 8008338:	4611      	mov	r1, r2
 800833a:	2200      	movs	r2, #0
 800833c:	602a      	str	r2, [r5, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	f7ff fb3a 	bl	80079b8 <_read>
 8008344:	1c43      	adds	r3, r0, #1
 8008346:	d102      	bne.n	800834e <_read_r+0x1e>
 8008348:	682b      	ldr	r3, [r5, #0]
 800834a:	b103      	cbz	r3, 800834e <_read_r+0x1e>
 800834c:	6023      	str	r3, [r4, #0]
 800834e:	bd38      	pop	{r3, r4, r5, pc}
 8008350:	20002b78 	.word	0x20002b78

08008354 <_write_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4d07      	ldr	r5, [pc, #28]	; (8008374 <_write_r+0x20>)
 8008358:	4604      	mov	r4, r0
 800835a:	4608      	mov	r0, r1
 800835c:	4611      	mov	r1, r2
 800835e:	2200      	movs	r2, #0
 8008360:	602a      	str	r2, [r5, #0]
 8008362:	461a      	mov	r2, r3
 8008364:	f7ff fb45 	bl	80079f2 <_write>
 8008368:	1c43      	adds	r3, r0, #1
 800836a:	d102      	bne.n	8008372 <_write_r+0x1e>
 800836c:	682b      	ldr	r3, [r5, #0]
 800836e:	b103      	cbz	r3, 8008372 <_write_r+0x1e>
 8008370:	6023      	str	r3, [r4, #0]
 8008372:	bd38      	pop	{r3, r4, r5, pc}
 8008374:	20002b78 	.word	0x20002b78

08008378 <abort>:
 8008378:	b508      	push	{r3, lr}
 800837a:	2006      	movs	r0, #6
 800837c:	f000 fc18 	bl	8008bb0 <raise>
 8008380:	2001      	movs	r0, #1
 8008382:	f7ff fb0f 	bl	80079a4 <_exit>

08008386 <__sfputc_r>:
 8008386:	6893      	ldr	r3, [r2, #8]
 8008388:	3b01      	subs	r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	b410      	push	{r4}
 800838e:	6093      	str	r3, [r2, #8]
 8008390:	da08      	bge.n	80083a4 <__sfputc_r+0x1e>
 8008392:	6994      	ldr	r4, [r2, #24]
 8008394:	42a3      	cmp	r3, r4
 8008396:	db01      	blt.n	800839c <__sfputc_r+0x16>
 8008398:	290a      	cmp	r1, #10
 800839a:	d103      	bne.n	80083a4 <__sfputc_r+0x1e>
 800839c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083a0:	f000 bac4 	b.w	800892c <__swbuf_r>
 80083a4:	6813      	ldr	r3, [r2, #0]
 80083a6:	1c58      	adds	r0, r3, #1
 80083a8:	6010      	str	r0, [r2, #0]
 80083aa:	7019      	strb	r1, [r3, #0]
 80083ac:	4608      	mov	r0, r1
 80083ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <__sfputs_r>:
 80083b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083b6:	4606      	mov	r6, r0
 80083b8:	460f      	mov	r7, r1
 80083ba:	4614      	mov	r4, r2
 80083bc:	18d5      	adds	r5, r2, r3
 80083be:	42ac      	cmp	r4, r5
 80083c0:	d101      	bne.n	80083c6 <__sfputs_r+0x12>
 80083c2:	2000      	movs	r0, #0
 80083c4:	e007      	b.n	80083d6 <__sfputs_r+0x22>
 80083c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083ca:	463a      	mov	r2, r7
 80083cc:	4630      	mov	r0, r6
 80083ce:	f7ff ffda 	bl	8008386 <__sfputc_r>
 80083d2:	1c43      	adds	r3, r0, #1
 80083d4:	d1f3      	bne.n	80083be <__sfputs_r+0xa>
 80083d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083d8 <_vfiprintf_r>:
 80083d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083dc:	460d      	mov	r5, r1
 80083de:	b09d      	sub	sp, #116	; 0x74
 80083e0:	4614      	mov	r4, r2
 80083e2:	4698      	mov	r8, r3
 80083e4:	4606      	mov	r6, r0
 80083e6:	b118      	cbz	r0, 80083f0 <_vfiprintf_r+0x18>
 80083e8:	6a03      	ldr	r3, [r0, #32]
 80083ea:	b90b      	cbnz	r3, 80083f0 <_vfiprintf_r+0x18>
 80083ec:	f7ff fd5a 	bl	8007ea4 <__sinit>
 80083f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083f2:	07d9      	lsls	r1, r3, #31
 80083f4:	d405      	bmi.n	8008402 <_vfiprintf_r+0x2a>
 80083f6:	89ab      	ldrh	r3, [r5, #12]
 80083f8:	059a      	lsls	r2, r3, #22
 80083fa:	d402      	bmi.n	8008402 <_vfiprintf_r+0x2a>
 80083fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083fe:	f7ff fdf6 	bl	8007fee <__retarget_lock_acquire_recursive>
 8008402:	89ab      	ldrh	r3, [r5, #12]
 8008404:	071b      	lsls	r3, r3, #28
 8008406:	d501      	bpl.n	800840c <_vfiprintf_r+0x34>
 8008408:	692b      	ldr	r3, [r5, #16]
 800840a:	b99b      	cbnz	r3, 8008434 <_vfiprintf_r+0x5c>
 800840c:	4629      	mov	r1, r5
 800840e:	4630      	mov	r0, r6
 8008410:	f000 faca 	bl	80089a8 <__swsetup_r>
 8008414:	b170      	cbz	r0, 8008434 <_vfiprintf_r+0x5c>
 8008416:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008418:	07dc      	lsls	r4, r3, #31
 800841a:	d504      	bpl.n	8008426 <_vfiprintf_r+0x4e>
 800841c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008420:	b01d      	add	sp, #116	; 0x74
 8008422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008426:	89ab      	ldrh	r3, [r5, #12]
 8008428:	0598      	lsls	r0, r3, #22
 800842a:	d4f7      	bmi.n	800841c <_vfiprintf_r+0x44>
 800842c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800842e:	f7ff fddf 	bl	8007ff0 <__retarget_lock_release_recursive>
 8008432:	e7f3      	b.n	800841c <_vfiprintf_r+0x44>
 8008434:	2300      	movs	r3, #0
 8008436:	9309      	str	r3, [sp, #36]	; 0x24
 8008438:	2320      	movs	r3, #32
 800843a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800843e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008442:	2330      	movs	r3, #48	; 0x30
 8008444:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80085f8 <_vfiprintf_r+0x220>
 8008448:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800844c:	f04f 0901 	mov.w	r9, #1
 8008450:	4623      	mov	r3, r4
 8008452:	469a      	mov	sl, r3
 8008454:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008458:	b10a      	cbz	r2, 800845e <_vfiprintf_r+0x86>
 800845a:	2a25      	cmp	r2, #37	; 0x25
 800845c:	d1f9      	bne.n	8008452 <_vfiprintf_r+0x7a>
 800845e:	ebba 0b04 	subs.w	fp, sl, r4
 8008462:	d00b      	beq.n	800847c <_vfiprintf_r+0xa4>
 8008464:	465b      	mov	r3, fp
 8008466:	4622      	mov	r2, r4
 8008468:	4629      	mov	r1, r5
 800846a:	4630      	mov	r0, r6
 800846c:	f7ff ffa2 	bl	80083b4 <__sfputs_r>
 8008470:	3001      	adds	r0, #1
 8008472:	f000 80a9 	beq.w	80085c8 <_vfiprintf_r+0x1f0>
 8008476:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008478:	445a      	add	r2, fp
 800847a:	9209      	str	r2, [sp, #36]	; 0x24
 800847c:	f89a 3000 	ldrb.w	r3, [sl]
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 80a1 	beq.w	80085c8 <_vfiprintf_r+0x1f0>
 8008486:	2300      	movs	r3, #0
 8008488:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800848c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008490:	f10a 0a01 	add.w	sl, sl, #1
 8008494:	9304      	str	r3, [sp, #16]
 8008496:	9307      	str	r3, [sp, #28]
 8008498:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800849c:	931a      	str	r3, [sp, #104]	; 0x68
 800849e:	4654      	mov	r4, sl
 80084a0:	2205      	movs	r2, #5
 80084a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084a6:	4854      	ldr	r0, [pc, #336]	; (80085f8 <_vfiprintf_r+0x220>)
 80084a8:	f7f7 fe92 	bl	80001d0 <memchr>
 80084ac:	9a04      	ldr	r2, [sp, #16]
 80084ae:	b9d8      	cbnz	r0, 80084e8 <_vfiprintf_r+0x110>
 80084b0:	06d1      	lsls	r1, r2, #27
 80084b2:	bf44      	itt	mi
 80084b4:	2320      	movmi	r3, #32
 80084b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084ba:	0713      	lsls	r3, r2, #28
 80084bc:	bf44      	itt	mi
 80084be:	232b      	movmi	r3, #43	; 0x2b
 80084c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80084c4:	f89a 3000 	ldrb.w	r3, [sl]
 80084c8:	2b2a      	cmp	r3, #42	; 0x2a
 80084ca:	d015      	beq.n	80084f8 <_vfiprintf_r+0x120>
 80084cc:	9a07      	ldr	r2, [sp, #28]
 80084ce:	4654      	mov	r4, sl
 80084d0:	2000      	movs	r0, #0
 80084d2:	f04f 0c0a 	mov.w	ip, #10
 80084d6:	4621      	mov	r1, r4
 80084d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084dc:	3b30      	subs	r3, #48	; 0x30
 80084de:	2b09      	cmp	r3, #9
 80084e0:	d94d      	bls.n	800857e <_vfiprintf_r+0x1a6>
 80084e2:	b1b0      	cbz	r0, 8008512 <_vfiprintf_r+0x13a>
 80084e4:	9207      	str	r2, [sp, #28]
 80084e6:	e014      	b.n	8008512 <_vfiprintf_r+0x13a>
 80084e8:	eba0 0308 	sub.w	r3, r0, r8
 80084ec:	fa09 f303 	lsl.w	r3, r9, r3
 80084f0:	4313      	orrs	r3, r2
 80084f2:	9304      	str	r3, [sp, #16]
 80084f4:	46a2      	mov	sl, r4
 80084f6:	e7d2      	b.n	800849e <_vfiprintf_r+0xc6>
 80084f8:	9b03      	ldr	r3, [sp, #12]
 80084fa:	1d19      	adds	r1, r3, #4
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	9103      	str	r1, [sp, #12]
 8008500:	2b00      	cmp	r3, #0
 8008502:	bfbb      	ittet	lt
 8008504:	425b      	neglt	r3, r3
 8008506:	f042 0202 	orrlt.w	r2, r2, #2
 800850a:	9307      	strge	r3, [sp, #28]
 800850c:	9307      	strlt	r3, [sp, #28]
 800850e:	bfb8      	it	lt
 8008510:	9204      	strlt	r2, [sp, #16]
 8008512:	7823      	ldrb	r3, [r4, #0]
 8008514:	2b2e      	cmp	r3, #46	; 0x2e
 8008516:	d10c      	bne.n	8008532 <_vfiprintf_r+0x15a>
 8008518:	7863      	ldrb	r3, [r4, #1]
 800851a:	2b2a      	cmp	r3, #42	; 0x2a
 800851c:	d134      	bne.n	8008588 <_vfiprintf_r+0x1b0>
 800851e:	9b03      	ldr	r3, [sp, #12]
 8008520:	1d1a      	adds	r2, r3, #4
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	9203      	str	r2, [sp, #12]
 8008526:	2b00      	cmp	r3, #0
 8008528:	bfb8      	it	lt
 800852a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800852e:	3402      	adds	r4, #2
 8008530:	9305      	str	r3, [sp, #20]
 8008532:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008608 <_vfiprintf_r+0x230>
 8008536:	7821      	ldrb	r1, [r4, #0]
 8008538:	2203      	movs	r2, #3
 800853a:	4650      	mov	r0, sl
 800853c:	f7f7 fe48 	bl	80001d0 <memchr>
 8008540:	b138      	cbz	r0, 8008552 <_vfiprintf_r+0x17a>
 8008542:	9b04      	ldr	r3, [sp, #16]
 8008544:	eba0 000a 	sub.w	r0, r0, sl
 8008548:	2240      	movs	r2, #64	; 0x40
 800854a:	4082      	lsls	r2, r0
 800854c:	4313      	orrs	r3, r2
 800854e:	3401      	adds	r4, #1
 8008550:	9304      	str	r3, [sp, #16]
 8008552:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008556:	4829      	ldr	r0, [pc, #164]	; (80085fc <_vfiprintf_r+0x224>)
 8008558:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800855c:	2206      	movs	r2, #6
 800855e:	f7f7 fe37 	bl	80001d0 <memchr>
 8008562:	2800      	cmp	r0, #0
 8008564:	d03f      	beq.n	80085e6 <_vfiprintf_r+0x20e>
 8008566:	4b26      	ldr	r3, [pc, #152]	; (8008600 <_vfiprintf_r+0x228>)
 8008568:	bb1b      	cbnz	r3, 80085b2 <_vfiprintf_r+0x1da>
 800856a:	9b03      	ldr	r3, [sp, #12]
 800856c:	3307      	adds	r3, #7
 800856e:	f023 0307 	bic.w	r3, r3, #7
 8008572:	3308      	adds	r3, #8
 8008574:	9303      	str	r3, [sp, #12]
 8008576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008578:	443b      	add	r3, r7
 800857a:	9309      	str	r3, [sp, #36]	; 0x24
 800857c:	e768      	b.n	8008450 <_vfiprintf_r+0x78>
 800857e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008582:	460c      	mov	r4, r1
 8008584:	2001      	movs	r0, #1
 8008586:	e7a6      	b.n	80084d6 <_vfiprintf_r+0xfe>
 8008588:	2300      	movs	r3, #0
 800858a:	3401      	adds	r4, #1
 800858c:	9305      	str	r3, [sp, #20]
 800858e:	4619      	mov	r1, r3
 8008590:	f04f 0c0a 	mov.w	ip, #10
 8008594:	4620      	mov	r0, r4
 8008596:	f810 2b01 	ldrb.w	r2, [r0], #1
 800859a:	3a30      	subs	r2, #48	; 0x30
 800859c:	2a09      	cmp	r2, #9
 800859e:	d903      	bls.n	80085a8 <_vfiprintf_r+0x1d0>
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d0c6      	beq.n	8008532 <_vfiprintf_r+0x15a>
 80085a4:	9105      	str	r1, [sp, #20]
 80085a6:	e7c4      	b.n	8008532 <_vfiprintf_r+0x15a>
 80085a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80085ac:	4604      	mov	r4, r0
 80085ae:	2301      	movs	r3, #1
 80085b0:	e7f0      	b.n	8008594 <_vfiprintf_r+0x1bc>
 80085b2:	ab03      	add	r3, sp, #12
 80085b4:	9300      	str	r3, [sp, #0]
 80085b6:	462a      	mov	r2, r5
 80085b8:	4b12      	ldr	r3, [pc, #72]	; (8008604 <_vfiprintf_r+0x22c>)
 80085ba:	a904      	add	r1, sp, #16
 80085bc:	4630      	mov	r0, r6
 80085be:	f3af 8000 	nop.w
 80085c2:	4607      	mov	r7, r0
 80085c4:	1c78      	adds	r0, r7, #1
 80085c6:	d1d6      	bne.n	8008576 <_vfiprintf_r+0x19e>
 80085c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085ca:	07d9      	lsls	r1, r3, #31
 80085cc:	d405      	bmi.n	80085da <_vfiprintf_r+0x202>
 80085ce:	89ab      	ldrh	r3, [r5, #12]
 80085d0:	059a      	lsls	r2, r3, #22
 80085d2:	d402      	bmi.n	80085da <_vfiprintf_r+0x202>
 80085d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085d6:	f7ff fd0b 	bl	8007ff0 <__retarget_lock_release_recursive>
 80085da:	89ab      	ldrh	r3, [r5, #12]
 80085dc:	065b      	lsls	r3, r3, #25
 80085de:	f53f af1d 	bmi.w	800841c <_vfiprintf_r+0x44>
 80085e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085e4:	e71c      	b.n	8008420 <_vfiprintf_r+0x48>
 80085e6:	ab03      	add	r3, sp, #12
 80085e8:	9300      	str	r3, [sp, #0]
 80085ea:	462a      	mov	r2, r5
 80085ec:	4b05      	ldr	r3, [pc, #20]	; (8008604 <_vfiprintf_r+0x22c>)
 80085ee:	a904      	add	r1, sp, #16
 80085f0:	4630      	mov	r0, r6
 80085f2:	f000 f879 	bl	80086e8 <_printf_i>
 80085f6:	e7e4      	b.n	80085c2 <_vfiprintf_r+0x1ea>
 80085f8:	08008dd3 	.word	0x08008dd3
 80085fc:	08008ddd 	.word	0x08008ddd
 8008600:	00000000 	.word	0x00000000
 8008604:	080083b5 	.word	0x080083b5
 8008608:	08008dd9 	.word	0x08008dd9

0800860c <_printf_common>:
 800860c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008610:	4616      	mov	r6, r2
 8008612:	4699      	mov	r9, r3
 8008614:	688a      	ldr	r2, [r1, #8]
 8008616:	690b      	ldr	r3, [r1, #16]
 8008618:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800861c:	4293      	cmp	r3, r2
 800861e:	bfb8      	it	lt
 8008620:	4613      	movlt	r3, r2
 8008622:	6033      	str	r3, [r6, #0]
 8008624:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008628:	4607      	mov	r7, r0
 800862a:	460c      	mov	r4, r1
 800862c:	b10a      	cbz	r2, 8008632 <_printf_common+0x26>
 800862e:	3301      	adds	r3, #1
 8008630:	6033      	str	r3, [r6, #0]
 8008632:	6823      	ldr	r3, [r4, #0]
 8008634:	0699      	lsls	r1, r3, #26
 8008636:	bf42      	ittt	mi
 8008638:	6833      	ldrmi	r3, [r6, #0]
 800863a:	3302      	addmi	r3, #2
 800863c:	6033      	strmi	r3, [r6, #0]
 800863e:	6825      	ldr	r5, [r4, #0]
 8008640:	f015 0506 	ands.w	r5, r5, #6
 8008644:	d106      	bne.n	8008654 <_printf_common+0x48>
 8008646:	f104 0a19 	add.w	sl, r4, #25
 800864a:	68e3      	ldr	r3, [r4, #12]
 800864c:	6832      	ldr	r2, [r6, #0]
 800864e:	1a9b      	subs	r3, r3, r2
 8008650:	42ab      	cmp	r3, r5
 8008652:	dc26      	bgt.n	80086a2 <_printf_common+0x96>
 8008654:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008658:	1e13      	subs	r3, r2, #0
 800865a:	6822      	ldr	r2, [r4, #0]
 800865c:	bf18      	it	ne
 800865e:	2301      	movne	r3, #1
 8008660:	0692      	lsls	r2, r2, #26
 8008662:	d42b      	bmi.n	80086bc <_printf_common+0xb0>
 8008664:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008668:	4649      	mov	r1, r9
 800866a:	4638      	mov	r0, r7
 800866c:	47c0      	blx	r8
 800866e:	3001      	adds	r0, #1
 8008670:	d01e      	beq.n	80086b0 <_printf_common+0xa4>
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	6922      	ldr	r2, [r4, #16]
 8008676:	f003 0306 	and.w	r3, r3, #6
 800867a:	2b04      	cmp	r3, #4
 800867c:	bf02      	ittt	eq
 800867e:	68e5      	ldreq	r5, [r4, #12]
 8008680:	6833      	ldreq	r3, [r6, #0]
 8008682:	1aed      	subeq	r5, r5, r3
 8008684:	68a3      	ldr	r3, [r4, #8]
 8008686:	bf0c      	ite	eq
 8008688:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800868c:	2500      	movne	r5, #0
 800868e:	4293      	cmp	r3, r2
 8008690:	bfc4      	itt	gt
 8008692:	1a9b      	subgt	r3, r3, r2
 8008694:	18ed      	addgt	r5, r5, r3
 8008696:	2600      	movs	r6, #0
 8008698:	341a      	adds	r4, #26
 800869a:	42b5      	cmp	r5, r6
 800869c:	d11a      	bne.n	80086d4 <_printf_common+0xc8>
 800869e:	2000      	movs	r0, #0
 80086a0:	e008      	b.n	80086b4 <_printf_common+0xa8>
 80086a2:	2301      	movs	r3, #1
 80086a4:	4652      	mov	r2, sl
 80086a6:	4649      	mov	r1, r9
 80086a8:	4638      	mov	r0, r7
 80086aa:	47c0      	blx	r8
 80086ac:	3001      	adds	r0, #1
 80086ae:	d103      	bne.n	80086b8 <_printf_common+0xac>
 80086b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086b8:	3501      	adds	r5, #1
 80086ba:	e7c6      	b.n	800864a <_printf_common+0x3e>
 80086bc:	18e1      	adds	r1, r4, r3
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	2030      	movs	r0, #48	; 0x30
 80086c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80086c6:	4422      	add	r2, r4
 80086c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80086cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80086d0:	3302      	adds	r3, #2
 80086d2:	e7c7      	b.n	8008664 <_printf_common+0x58>
 80086d4:	2301      	movs	r3, #1
 80086d6:	4622      	mov	r2, r4
 80086d8:	4649      	mov	r1, r9
 80086da:	4638      	mov	r0, r7
 80086dc:	47c0      	blx	r8
 80086de:	3001      	adds	r0, #1
 80086e0:	d0e6      	beq.n	80086b0 <_printf_common+0xa4>
 80086e2:	3601      	adds	r6, #1
 80086e4:	e7d9      	b.n	800869a <_printf_common+0x8e>
	...

080086e8 <_printf_i>:
 80086e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086ec:	7e0f      	ldrb	r7, [r1, #24]
 80086ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086f0:	2f78      	cmp	r7, #120	; 0x78
 80086f2:	4691      	mov	r9, r2
 80086f4:	4680      	mov	r8, r0
 80086f6:	460c      	mov	r4, r1
 80086f8:	469a      	mov	sl, r3
 80086fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80086fe:	d807      	bhi.n	8008710 <_printf_i+0x28>
 8008700:	2f62      	cmp	r7, #98	; 0x62
 8008702:	d80a      	bhi.n	800871a <_printf_i+0x32>
 8008704:	2f00      	cmp	r7, #0
 8008706:	f000 80d4 	beq.w	80088b2 <_printf_i+0x1ca>
 800870a:	2f58      	cmp	r7, #88	; 0x58
 800870c:	f000 80c0 	beq.w	8008890 <_printf_i+0x1a8>
 8008710:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008714:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008718:	e03a      	b.n	8008790 <_printf_i+0xa8>
 800871a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800871e:	2b15      	cmp	r3, #21
 8008720:	d8f6      	bhi.n	8008710 <_printf_i+0x28>
 8008722:	a101      	add	r1, pc, #4	; (adr r1, 8008728 <_printf_i+0x40>)
 8008724:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008728:	08008781 	.word	0x08008781
 800872c:	08008795 	.word	0x08008795
 8008730:	08008711 	.word	0x08008711
 8008734:	08008711 	.word	0x08008711
 8008738:	08008711 	.word	0x08008711
 800873c:	08008711 	.word	0x08008711
 8008740:	08008795 	.word	0x08008795
 8008744:	08008711 	.word	0x08008711
 8008748:	08008711 	.word	0x08008711
 800874c:	08008711 	.word	0x08008711
 8008750:	08008711 	.word	0x08008711
 8008754:	08008899 	.word	0x08008899
 8008758:	080087c1 	.word	0x080087c1
 800875c:	08008853 	.word	0x08008853
 8008760:	08008711 	.word	0x08008711
 8008764:	08008711 	.word	0x08008711
 8008768:	080088bb 	.word	0x080088bb
 800876c:	08008711 	.word	0x08008711
 8008770:	080087c1 	.word	0x080087c1
 8008774:	08008711 	.word	0x08008711
 8008778:	08008711 	.word	0x08008711
 800877c:	0800885b 	.word	0x0800885b
 8008780:	682b      	ldr	r3, [r5, #0]
 8008782:	1d1a      	adds	r2, r3, #4
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	602a      	str	r2, [r5, #0]
 8008788:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800878c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008790:	2301      	movs	r3, #1
 8008792:	e09f      	b.n	80088d4 <_printf_i+0x1ec>
 8008794:	6820      	ldr	r0, [r4, #0]
 8008796:	682b      	ldr	r3, [r5, #0]
 8008798:	0607      	lsls	r7, r0, #24
 800879a:	f103 0104 	add.w	r1, r3, #4
 800879e:	6029      	str	r1, [r5, #0]
 80087a0:	d501      	bpl.n	80087a6 <_printf_i+0xbe>
 80087a2:	681e      	ldr	r6, [r3, #0]
 80087a4:	e003      	b.n	80087ae <_printf_i+0xc6>
 80087a6:	0646      	lsls	r6, r0, #25
 80087a8:	d5fb      	bpl.n	80087a2 <_printf_i+0xba>
 80087aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80087ae:	2e00      	cmp	r6, #0
 80087b0:	da03      	bge.n	80087ba <_printf_i+0xd2>
 80087b2:	232d      	movs	r3, #45	; 0x2d
 80087b4:	4276      	negs	r6, r6
 80087b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087ba:	485a      	ldr	r0, [pc, #360]	; (8008924 <_printf_i+0x23c>)
 80087bc:	230a      	movs	r3, #10
 80087be:	e012      	b.n	80087e6 <_printf_i+0xfe>
 80087c0:	682b      	ldr	r3, [r5, #0]
 80087c2:	6820      	ldr	r0, [r4, #0]
 80087c4:	1d19      	adds	r1, r3, #4
 80087c6:	6029      	str	r1, [r5, #0]
 80087c8:	0605      	lsls	r5, r0, #24
 80087ca:	d501      	bpl.n	80087d0 <_printf_i+0xe8>
 80087cc:	681e      	ldr	r6, [r3, #0]
 80087ce:	e002      	b.n	80087d6 <_printf_i+0xee>
 80087d0:	0641      	lsls	r1, r0, #25
 80087d2:	d5fb      	bpl.n	80087cc <_printf_i+0xe4>
 80087d4:	881e      	ldrh	r6, [r3, #0]
 80087d6:	4853      	ldr	r0, [pc, #332]	; (8008924 <_printf_i+0x23c>)
 80087d8:	2f6f      	cmp	r7, #111	; 0x6f
 80087da:	bf0c      	ite	eq
 80087dc:	2308      	moveq	r3, #8
 80087de:	230a      	movne	r3, #10
 80087e0:	2100      	movs	r1, #0
 80087e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087e6:	6865      	ldr	r5, [r4, #4]
 80087e8:	60a5      	str	r5, [r4, #8]
 80087ea:	2d00      	cmp	r5, #0
 80087ec:	bfa2      	ittt	ge
 80087ee:	6821      	ldrge	r1, [r4, #0]
 80087f0:	f021 0104 	bicge.w	r1, r1, #4
 80087f4:	6021      	strge	r1, [r4, #0]
 80087f6:	b90e      	cbnz	r6, 80087fc <_printf_i+0x114>
 80087f8:	2d00      	cmp	r5, #0
 80087fa:	d04b      	beq.n	8008894 <_printf_i+0x1ac>
 80087fc:	4615      	mov	r5, r2
 80087fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8008802:	fb03 6711 	mls	r7, r3, r1, r6
 8008806:	5dc7      	ldrb	r7, [r0, r7]
 8008808:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800880c:	4637      	mov	r7, r6
 800880e:	42bb      	cmp	r3, r7
 8008810:	460e      	mov	r6, r1
 8008812:	d9f4      	bls.n	80087fe <_printf_i+0x116>
 8008814:	2b08      	cmp	r3, #8
 8008816:	d10b      	bne.n	8008830 <_printf_i+0x148>
 8008818:	6823      	ldr	r3, [r4, #0]
 800881a:	07de      	lsls	r6, r3, #31
 800881c:	d508      	bpl.n	8008830 <_printf_i+0x148>
 800881e:	6923      	ldr	r3, [r4, #16]
 8008820:	6861      	ldr	r1, [r4, #4]
 8008822:	4299      	cmp	r1, r3
 8008824:	bfde      	ittt	le
 8008826:	2330      	movle	r3, #48	; 0x30
 8008828:	f805 3c01 	strble.w	r3, [r5, #-1]
 800882c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008830:	1b52      	subs	r2, r2, r5
 8008832:	6122      	str	r2, [r4, #16]
 8008834:	f8cd a000 	str.w	sl, [sp]
 8008838:	464b      	mov	r3, r9
 800883a:	aa03      	add	r2, sp, #12
 800883c:	4621      	mov	r1, r4
 800883e:	4640      	mov	r0, r8
 8008840:	f7ff fee4 	bl	800860c <_printf_common>
 8008844:	3001      	adds	r0, #1
 8008846:	d14a      	bne.n	80088de <_printf_i+0x1f6>
 8008848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800884c:	b004      	add	sp, #16
 800884e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	f043 0320 	orr.w	r3, r3, #32
 8008858:	6023      	str	r3, [r4, #0]
 800885a:	4833      	ldr	r0, [pc, #204]	; (8008928 <_printf_i+0x240>)
 800885c:	2778      	movs	r7, #120	; 0x78
 800885e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	6829      	ldr	r1, [r5, #0]
 8008866:	061f      	lsls	r7, r3, #24
 8008868:	f851 6b04 	ldr.w	r6, [r1], #4
 800886c:	d402      	bmi.n	8008874 <_printf_i+0x18c>
 800886e:	065f      	lsls	r7, r3, #25
 8008870:	bf48      	it	mi
 8008872:	b2b6      	uxthmi	r6, r6
 8008874:	07df      	lsls	r7, r3, #31
 8008876:	bf48      	it	mi
 8008878:	f043 0320 	orrmi.w	r3, r3, #32
 800887c:	6029      	str	r1, [r5, #0]
 800887e:	bf48      	it	mi
 8008880:	6023      	strmi	r3, [r4, #0]
 8008882:	b91e      	cbnz	r6, 800888c <_printf_i+0x1a4>
 8008884:	6823      	ldr	r3, [r4, #0]
 8008886:	f023 0320 	bic.w	r3, r3, #32
 800888a:	6023      	str	r3, [r4, #0]
 800888c:	2310      	movs	r3, #16
 800888e:	e7a7      	b.n	80087e0 <_printf_i+0xf8>
 8008890:	4824      	ldr	r0, [pc, #144]	; (8008924 <_printf_i+0x23c>)
 8008892:	e7e4      	b.n	800885e <_printf_i+0x176>
 8008894:	4615      	mov	r5, r2
 8008896:	e7bd      	b.n	8008814 <_printf_i+0x12c>
 8008898:	682b      	ldr	r3, [r5, #0]
 800889a:	6826      	ldr	r6, [r4, #0]
 800889c:	6961      	ldr	r1, [r4, #20]
 800889e:	1d18      	adds	r0, r3, #4
 80088a0:	6028      	str	r0, [r5, #0]
 80088a2:	0635      	lsls	r5, r6, #24
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	d501      	bpl.n	80088ac <_printf_i+0x1c4>
 80088a8:	6019      	str	r1, [r3, #0]
 80088aa:	e002      	b.n	80088b2 <_printf_i+0x1ca>
 80088ac:	0670      	lsls	r0, r6, #25
 80088ae:	d5fb      	bpl.n	80088a8 <_printf_i+0x1c0>
 80088b0:	8019      	strh	r1, [r3, #0]
 80088b2:	2300      	movs	r3, #0
 80088b4:	6123      	str	r3, [r4, #16]
 80088b6:	4615      	mov	r5, r2
 80088b8:	e7bc      	b.n	8008834 <_printf_i+0x14c>
 80088ba:	682b      	ldr	r3, [r5, #0]
 80088bc:	1d1a      	adds	r2, r3, #4
 80088be:	602a      	str	r2, [r5, #0]
 80088c0:	681d      	ldr	r5, [r3, #0]
 80088c2:	6862      	ldr	r2, [r4, #4]
 80088c4:	2100      	movs	r1, #0
 80088c6:	4628      	mov	r0, r5
 80088c8:	f7f7 fc82 	bl	80001d0 <memchr>
 80088cc:	b108      	cbz	r0, 80088d2 <_printf_i+0x1ea>
 80088ce:	1b40      	subs	r0, r0, r5
 80088d0:	6060      	str	r0, [r4, #4]
 80088d2:	6863      	ldr	r3, [r4, #4]
 80088d4:	6123      	str	r3, [r4, #16]
 80088d6:	2300      	movs	r3, #0
 80088d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088dc:	e7aa      	b.n	8008834 <_printf_i+0x14c>
 80088de:	6923      	ldr	r3, [r4, #16]
 80088e0:	462a      	mov	r2, r5
 80088e2:	4649      	mov	r1, r9
 80088e4:	4640      	mov	r0, r8
 80088e6:	47d0      	blx	sl
 80088e8:	3001      	adds	r0, #1
 80088ea:	d0ad      	beq.n	8008848 <_printf_i+0x160>
 80088ec:	6823      	ldr	r3, [r4, #0]
 80088ee:	079b      	lsls	r3, r3, #30
 80088f0:	d413      	bmi.n	800891a <_printf_i+0x232>
 80088f2:	68e0      	ldr	r0, [r4, #12]
 80088f4:	9b03      	ldr	r3, [sp, #12]
 80088f6:	4298      	cmp	r0, r3
 80088f8:	bfb8      	it	lt
 80088fa:	4618      	movlt	r0, r3
 80088fc:	e7a6      	b.n	800884c <_printf_i+0x164>
 80088fe:	2301      	movs	r3, #1
 8008900:	4632      	mov	r2, r6
 8008902:	4649      	mov	r1, r9
 8008904:	4640      	mov	r0, r8
 8008906:	47d0      	blx	sl
 8008908:	3001      	adds	r0, #1
 800890a:	d09d      	beq.n	8008848 <_printf_i+0x160>
 800890c:	3501      	adds	r5, #1
 800890e:	68e3      	ldr	r3, [r4, #12]
 8008910:	9903      	ldr	r1, [sp, #12]
 8008912:	1a5b      	subs	r3, r3, r1
 8008914:	42ab      	cmp	r3, r5
 8008916:	dcf2      	bgt.n	80088fe <_printf_i+0x216>
 8008918:	e7eb      	b.n	80088f2 <_printf_i+0x20a>
 800891a:	2500      	movs	r5, #0
 800891c:	f104 0619 	add.w	r6, r4, #25
 8008920:	e7f5      	b.n	800890e <_printf_i+0x226>
 8008922:	bf00      	nop
 8008924:	08008de4 	.word	0x08008de4
 8008928:	08008df5 	.word	0x08008df5

0800892c <__swbuf_r>:
 800892c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800892e:	460e      	mov	r6, r1
 8008930:	4614      	mov	r4, r2
 8008932:	4605      	mov	r5, r0
 8008934:	b118      	cbz	r0, 800893e <__swbuf_r+0x12>
 8008936:	6a03      	ldr	r3, [r0, #32]
 8008938:	b90b      	cbnz	r3, 800893e <__swbuf_r+0x12>
 800893a:	f7ff fab3 	bl	8007ea4 <__sinit>
 800893e:	69a3      	ldr	r3, [r4, #24]
 8008940:	60a3      	str	r3, [r4, #8]
 8008942:	89a3      	ldrh	r3, [r4, #12]
 8008944:	071a      	lsls	r2, r3, #28
 8008946:	d525      	bpl.n	8008994 <__swbuf_r+0x68>
 8008948:	6923      	ldr	r3, [r4, #16]
 800894a:	b31b      	cbz	r3, 8008994 <__swbuf_r+0x68>
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	6922      	ldr	r2, [r4, #16]
 8008950:	1a98      	subs	r0, r3, r2
 8008952:	6963      	ldr	r3, [r4, #20]
 8008954:	b2f6      	uxtb	r6, r6
 8008956:	4283      	cmp	r3, r0
 8008958:	4637      	mov	r7, r6
 800895a:	dc04      	bgt.n	8008966 <__swbuf_r+0x3a>
 800895c:	4621      	mov	r1, r4
 800895e:	4628      	mov	r0, r5
 8008960:	f7ff fc46 	bl	80081f0 <_fflush_r>
 8008964:	b9e0      	cbnz	r0, 80089a0 <__swbuf_r+0x74>
 8008966:	68a3      	ldr	r3, [r4, #8]
 8008968:	3b01      	subs	r3, #1
 800896a:	60a3      	str	r3, [r4, #8]
 800896c:	6823      	ldr	r3, [r4, #0]
 800896e:	1c5a      	adds	r2, r3, #1
 8008970:	6022      	str	r2, [r4, #0]
 8008972:	701e      	strb	r6, [r3, #0]
 8008974:	6962      	ldr	r2, [r4, #20]
 8008976:	1c43      	adds	r3, r0, #1
 8008978:	429a      	cmp	r2, r3
 800897a:	d004      	beq.n	8008986 <__swbuf_r+0x5a>
 800897c:	89a3      	ldrh	r3, [r4, #12]
 800897e:	07db      	lsls	r3, r3, #31
 8008980:	d506      	bpl.n	8008990 <__swbuf_r+0x64>
 8008982:	2e0a      	cmp	r6, #10
 8008984:	d104      	bne.n	8008990 <__swbuf_r+0x64>
 8008986:	4621      	mov	r1, r4
 8008988:	4628      	mov	r0, r5
 800898a:	f7ff fc31 	bl	80081f0 <_fflush_r>
 800898e:	b938      	cbnz	r0, 80089a0 <__swbuf_r+0x74>
 8008990:	4638      	mov	r0, r7
 8008992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008994:	4621      	mov	r1, r4
 8008996:	4628      	mov	r0, r5
 8008998:	f000 f806 	bl	80089a8 <__swsetup_r>
 800899c:	2800      	cmp	r0, #0
 800899e:	d0d5      	beq.n	800894c <__swbuf_r+0x20>
 80089a0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80089a4:	e7f4      	b.n	8008990 <__swbuf_r+0x64>
	...

080089a8 <__swsetup_r>:
 80089a8:	b538      	push	{r3, r4, r5, lr}
 80089aa:	4b2a      	ldr	r3, [pc, #168]	; (8008a54 <__swsetup_r+0xac>)
 80089ac:	4605      	mov	r5, r0
 80089ae:	6818      	ldr	r0, [r3, #0]
 80089b0:	460c      	mov	r4, r1
 80089b2:	b118      	cbz	r0, 80089bc <__swsetup_r+0x14>
 80089b4:	6a03      	ldr	r3, [r0, #32]
 80089b6:	b90b      	cbnz	r3, 80089bc <__swsetup_r+0x14>
 80089b8:	f7ff fa74 	bl	8007ea4 <__sinit>
 80089bc:	89a3      	ldrh	r3, [r4, #12]
 80089be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089c2:	0718      	lsls	r0, r3, #28
 80089c4:	d422      	bmi.n	8008a0c <__swsetup_r+0x64>
 80089c6:	06d9      	lsls	r1, r3, #27
 80089c8:	d407      	bmi.n	80089da <__swsetup_r+0x32>
 80089ca:	2309      	movs	r3, #9
 80089cc:	602b      	str	r3, [r5, #0]
 80089ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089d2:	81a3      	strh	r3, [r4, #12]
 80089d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089d8:	e034      	b.n	8008a44 <__swsetup_r+0x9c>
 80089da:	0758      	lsls	r0, r3, #29
 80089dc:	d512      	bpl.n	8008a04 <__swsetup_r+0x5c>
 80089de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089e0:	b141      	cbz	r1, 80089f4 <__swsetup_r+0x4c>
 80089e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089e6:	4299      	cmp	r1, r3
 80089e8:	d002      	beq.n	80089f0 <__swsetup_r+0x48>
 80089ea:	4628      	mov	r0, r5
 80089ec:	f7ff fb2e 	bl	800804c <_free_r>
 80089f0:	2300      	movs	r3, #0
 80089f2:	6363      	str	r3, [r4, #52]	; 0x34
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089fa:	81a3      	strh	r3, [r4, #12]
 80089fc:	2300      	movs	r3, #0
 80089fe:	6063      	str	r3, [r4, #4]
 8008a00:	6923      	ldr	r3, [r4, #16]
 8008a02:	6023      	str	r3, [r4, #0]
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	f043 0308 	orr.w	r3, r3, #8
 8008a0a:	81a3      	strh	r3, [r4, #12]
 8008a0c:	6923      	ldr	r3, [r4, #16]
 8008a0e:	b94b      	cbnz	r3, 8008a24 <__swsetup_r+0x7c>
 8008a10:	89a3      	ldrh	r3, [r4, #12]
 8008a12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a1a:	d003      	beq.n	8008a24 <__swsetup_r+0x7c>
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	4628      	mov	r0, r5
 8008a20:	f000 f840 	bl	8008aa4 <__smakebuf_r>
 8008a24:	89a0      	ldrh	r0, [r4, #12]
 8008a26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a2a:	f010 0301 	ands.w	r3, r0, #1
 8008a2e:	d00a      	beq.n	8008a46 <__swsetup_r+0x9e>
 8008a30:	2300      	movs	r3, #0
 8008a32:	60a3      	str	r3, [r4, #8]
 8008a34:	6963      	ldr	r3, [r4, #20]
 8008a36:	425b      	negs	r3, r3
 8008a38:	61a3      	str	r3, [r4, #24]
 8008a3a:	6923      	ldr	r3, [r4, #16]
 8008a3c:	b943      	cbnz	r3, 8008a50 <__swsetup_r+0xa8>
 8008a3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a42:	d1c4      	bne.n	80089ce <__swsetup_r+0x26>
 8008a44:	bd38      	pop	{r3, r4, r5, pc}
 8008a46:	0781      	lsls	r1, r0, #30
 8008a48:	bf58      	it	pl
 8008a4a:	6963      	ldrpl	r3, [r4, #20]
 8008a4c:	60a3      	str	r3, [r4, #8]
 8008a4e:	e7f4      	b.n	8008a3a <__swsetup_r+0x92>
 8008a50:	2000      	movs	r0, #0
 8008a52:	e7f7      	b.n	8008a44 <__swsetup_r+0x9c>
 8008a54:	20000348 	.word	0x20000348

08008a58 <__swhatbuf_r>:
 8008a58:	b570      	push	{r4, r5, r6, lr}
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a60:	2900      	cmp	r1, #0
 8008a62:	b096      	sub	sp, #88	; 0x58
 8008a64:	4615      	mov	r5, r2
 8008a66:	461e      	mov	r6, r3
 8008a68:	da0d      	bge.n	8008a86 <__swhatbuf_r+0x2e>
 8008a6a:	89a3      	ldrh	r3, [r4, #12]
 8008a6c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a70:	f04f 0100 	mov.w	r1, #0
 8008a74:	bf0c      	ite	eq
 8008a76:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008a7a:	2340      	movne	r3, #64	; 0x40
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	6031      	str	r1, [r6, #0]
 8008a80:	602b      	str	r3, [r5, #0]
 8008a82:	b016      	add	sp, #88	; 0x58
 8008a84:	bd70      	pop	{r4, r5, r6, pc}
 8008a86:	466a      	mov	r2, sp
 8008a88:	f000 f848 	bl	8008b1c <_fstat_r>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	dbec      	blt.n	8008a6a <__swhatbuf_r+0x12>
 8008a90:	9901      	ldr	r1, [sp, #4]
 8008a92:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008a96:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008a9a:	4259      	negs	r1, r3
 8008a9c:	4159      	adcs	r1, r3
 8008a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008aa2:	e7eb      	b.n	8008a7c <__swhatbuf_r+0x24>

08008aa4 <__smakebuf_r>:
 8008aa4:	898b      	ldrh	r3, [r1, #12]
 8008aa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008aa8:	079d      	lsls	r5, r3, #30
 8008aaa:	4606      	mov	r6, r0
 8008aac:	460c      	mov	r4, r1
 8008aae:	d507      	bpl.n	8008ac0 <__smakebuf_r+0x1c>
 8008ab0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008ab4:	6023      	str	r3, [r4, #0]
 8008ab6:	6123      	str	r3, [r4, #16]
 8008ab8:	2301      	movs	r3, #1
 8008aba:	6163      	str	r3, [r4, #20]
 8008abc:	b002      	add	sp, #8
 8008abe:	bd70      	pop	{r4, r5, r6, pc}
 8008ac0:	ab01      	add	r3, sp, #4
 8008ac2:	466a      	mov	r2, sp
 8008ac4:	f7ff ffc8 	bl	8008a58 <__swhatbuf_r>
 8008ac8:	9900      	ldr	r1, [sp, #0]
 8008aca:	4605      	mov	r5, r0
 8008acc:	4630      	mov	r0, r6
 8008ace:	f7ff f8a3 	bl	8007c18 <_malloc_r>
 8008ad2:	b948      	cbnz	r0, 8008ae8 <__smakebuf_r+0x44>
 8008ad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad8:	059a      	lsls	r2, r3, #22
 8008ada:	d4ef      	bmi.n	8008abc <__smakebuf_r+0x18>
 8008adc:	f023 0303 	bic.w	r3, r3, #3
 8008ae0:	f043 0302 	orr.w	r3, r3, #2
 8008ae4:	81a3      	strh	r3, [r4, #12]
 8008ae6:	e7e3      	b.n	8008ab0 <__smakebuf_r+0xc>
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	6020      	str	r0, [r4, #0]
 8008aec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008af0:	81a3      	strh	r3, [r4, #12]
 8008af2:	9b00      	ldr	r3, [sp, #0]
 8008af4:	6163      	str	r3, [r4, #20]
 8008af6:	9b01      	ldr	r3, [sp, #4]
 8008af8:	6120      	str	r0, [r4, #16]
 8008afa:	b15b      	cbz	r3, 8008b14 <__smakebuf_r+0x70>
 8008afc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 f81d 	bl	8008b40 <_isatty_r>
 8008b06:	b128      	cbz	r0, 8008b14 <__smakebuf_r+0x70>
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	f023 0303 	bic.w	r3, r3, #3
 8008b0e:	f043 0301 	orr.w	r3, r3, #1
 8008b12:	81a3      	strh	r3, [r4, #12]
 8008b14:	89a3      	ldrh	r3, [r4, #12]
 8008b16:	431d      	orrs	r5, r3
 8008b18:	81a5      	strh	r5, [r4, #12]
 8008b1a:	e7cf      	b.n	8008abc <__smakebuf_r+0x18>

08008b1c <_fstat_r>:
 8008b1c:	b538      	push	{r3, r4, r5, lr}
 8008b1e:	4d07      	ldr	r5, [pc, #28]	; (8008b3c <_fstat_r+0x20>)
 8008b20:	2300      	movs	r3, #0
 8008b22:	4604      	mov	r4, r0
 8008b24:	4608      	mov	r0, r1
 8008b26:	4611      	mov	r1, r2
 8008b28:	602b      	str	r3, [r5, #0]
 8008b2a:	f7fe ff8a 	bl	8007a42 <_fstat>
 8008b2e:	1c43      	adds	r3, r0, #1
 8008b30:	d102      	bne.n	8008b38 <_fstat_r+0x1c>
 8008b32:	682b      	ldr	r3, [r5, #0]
 8008b34:	b103      	cbz	r3, 8008b38 <_fstat_r+0x1c>
 8008b36:	6023      	str	r3, [r4, #0]
 8008b38:	bd38      	pop	{r3, r4, r5, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20002b78 	.word	0x20002b78

08008b40 <_isatty_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4d06      	ldr	r5, [pc, #24]	; (8008b5c <_isatty_r+0x1c>)
 8008b44:	2300      	movs	r3, #0
 8008b46:	4604      	mov	r4, r0
 8008b48:	4608      	mov	r0, r1
 8008b4a:	602b      	str	r3, [r5, #0]
 8008b4c:	f7fe ff89 	bl	8007a62 <_isatty>
 8008b50:	1c43      	adds	r3, r0, #1
 8008b52:	d102      	bne.n	8008b5a <_isatty_r+0x1a>
 8008b54:	682b      	ldr	r3, [r5, #0]
 8008b56:	b103      	cbz	r3, 8008b5a <_isatty_r+0x1a>
 8008b58:	6023      	str	r3, [r4, #0]
 8008b5a:	bd38      	pop	{r3, r4, r5, pc}
 8008b5c:	20002b78 	.word	0x20002b78

08008b60 <_raise_r>:
 8008b60:	291f      	cmp	r1, #31
 8008b62:	b538      	push	{r3, r4, r5, lr}
 8008b64:	4604      	mov	r4, r0
 8008b66:	460d      	mov	r5, r1
 8008b68:	d904      	bls.n	8008b74 <_raise_r+0x14>
 8008b6a:	2316      	movs	r3, #22
 8008b6c:	6003      	str	r3, [r0, #0]
 8008b6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b72:	bd38      	pop	{r3, r4, r5, pc}
 8008b74:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008b76:	b112      	cbz	r2, 8008b7e <_raise_r+0x1e>
 8008b78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b7c:	b94b      	cbnz	r3, 8008b92 <_raise_r+0x32>
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f000 f830 	bl	8008be4 <_getpid_r>
 8008b84:	462a      	mov	r2, r5
 8008b86:	4601      	mov	r1, r0
 8008b88:	4620      	mov	r0, r4
 8008b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b8e:	f000 b817 	b.w	8008bc0 <_kill_r>
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d00a      	beq.n	8008bac <_raise_r+0x4c>
 8008b96:	1c59      	adds	r1, r3, #1
 8008b98:	d103      	bne.n	8008ba2 <_raise_r+0x42>
 8008b9a:	2316      	movs	r3, #22
 8008b9c:	6003      	str	r3, [r0, #0]
 8008b9e:	2001      	movs	r0, #1
 8008ba0:	e7e7      	b.n	8008b72 <_raise_r+0x12>
 8008ba2:	2400      	movs	r4, #0
 8008ba4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ba8:	4628      	mov	r0, r5
 8008baa:	4798      	blx	r3
 8008bac:	2000      	movs	r0, #0
 8008bae:	e7e0      	b.n	8008b72 <_raise_r+0x12>

08008bb0 <raise>:
 8008bb0:	4b02      	ldr	r3, [pc, #8]	; (8008bbc <raise+0xc>)
 8008bb2:	4601      	mov	r1, r0
 8008bb4:	6818      	ldr	r0, [r3, #0]
 8008bb6:	f7ff bfd3 	b.w	8008b60 <_raise_r>
 8008bba:	bf00      	nop
 8008bbc:	20000348 	.word	0x20000348

08008bc0 <_kill_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	4d07      	ldr	r5, [pc, #28]	; (8008be0 <_kill_r+0x20>)
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	4608      	mov	r0, r1
 8008bca:	4611      	mov	r1, r2
 8008bcc:	602b      	str	r3, [r5, #0]
 8008bce:	f7fe fed9 	bl	8007984 <_kill>
 8008bd2:	1c43      	adds	r3, r0, #1
 8008bd4:	d102      	bne.n	8008bdc <_kill_r+0x1c>
 8008bd6:	682b      	ldr	r3, [r5, #0]
 8008bd8:	b103      	cbz	r3, 8008bdc <_kill_r+0x1c>
 8008bda:	6023      	str	r3, [r4, #0]
 8008bdc:	bd38      	pop	{r3, r4, r5, pc}
 8008bde:	bf00      	nop
 8008be0:	20002b78 	.word	0x20002b78

08008be4 <_getpid_r>:
 8008be4:	f7fe bec6 	b.w	8007974 <_getpid>

08008be8 <_gettimeofday>:
 8008be8:	4b02      	ldr	r3, [pc, #8]	; (8008bf4 <_gettimeofday+0xc>)
 8008bea:	2258      	movs	r2, #88	; 0x58
 8008bec:	601a      	str	r2, [r3, #0]
 8008bee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bf2:	4770      	bx	lr
 8008bf4:	20002b78 	.word	0x20002b78

08008bf8 <_init>:
 8008bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfa:	bf00      	nop
 8008bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bfe:	bc08      	pop	{r3}
 8008c00:	469e      	mov	lr, r3
 8008c02:	4770      	bx	lr

08008c04 <_fini>:
 8008c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c06:	bf00      	nop
 8008c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c0a:	bc08      	pop	{r3}
 8008c0c:	469e      	mov	lr, r3
 8008c0e:	4770      	bx	lr
