

================================================================
== Vitis HLS Report for 'backward_input_1_128_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Wed Nov 19 15:49:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.544 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  1.310 us|  1.310 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BWD_O   |      260|      260|         7|          2|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [./components.h:101]   --->   Operation 10 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load = load i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy"   --->   Operation 11 'load' 'mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i = sext i16 %mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy_load"   --->   Operation 12 'sext' 'conv7_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln101 = store i8 0, i8 %o" [./components.h:101]   --->   Operation 13 'store' 'store_ln101' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.body" [./components.h:101]   --->   Operation 14 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%o_2 = load i8 %o" [./components.h:101]   --->   Operation 15 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%icmp_ln101 = icmp_eq  i8 %o_2, i8 128" [./components.h:101]   --->   Operation 16 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln101 = add i8 %o_2, i8 1" [./components.h:101]   --->   Operation 17 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.body.split_ifconv, void %for.end21" [./components.h:101]   --->   Operation 18 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %o_2" [./components.h:101]   --->   Operation 19 'zext' 'zext_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%C_C0_z_addr = getelementptr i16 %C_C0_z, i64 0, i64 %zext_ln101" [./components.h:104]   --->   Operation 20 'getelementptr' 'C_C0_z_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.58ns)   --->   "%z = load i7 %C_C0_z_addr" [./components.h:104]   --->   Operation 21 'load' 'z' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dL_dy_addr = getelementptr i16 %dL_dy, i64 0, i64 %zext_ln101" [./components.h:105]   --->   Operation 22 'getelementptr' 'dL_dy_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.58ns)   --->   "%dL_dy_o = load i7 %dL_dy_addr" [./components.h:105]   --->   Operation 23 'load' 'dL_dy_o' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%P_L0_b_addr = getelementptr i16 %P_L0_b, i64 0, i64 %zext_ln101" [./components.h:116]   --->   Operation 24 'getelementptr' 'P_L0_b_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.58ns)   --->   "%P_L0_b_load = load i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 25 'load' 'P_L0_b_load' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%P_L0_W_0_addr = getelementptr i16 %P_L0_W_0, i64 0, i64 %zext_ln101" [./components.h:122]   --->   Operation 26 'getelementptr' 'P_L0_W_0_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln101 = store i8 %add_ln101, i8 %o" [./components.h:101]   --->   Operation 27 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.body" [./components.h:101]   --->   Operation 28 'br' 'br_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 29 [1/2] (0.58ns)   --->   "%z = load i7 %C_C0_z_addr" [./components.h:104]   --->   Operation 29 'load' 'z' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 30 [1/2] (0.58ns)   --->   "%dL_dy_o = load i7 %dL_dy_addr" [./components.h:105]   --->   Operation 30 'load' 'dL_dy_o' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln15 = icmp_sgt  i16 %z, i16 0" [./components.h:15->./components.h:109]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %dL_dy_o, i10 0" [./components.h:109]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.34ns)   --->   "%select_ln109 = select i1 %icmp_ln15, i26 %shl_ln, i26 0" [./components.h:109]   --->   Operation 33 'select' 'select_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 25" [./components.h:109]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%dL_dz_o = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %select_ln109, i32 10, i32 25" [./components.h:109]   --->   Operation 35 'partselect' 'dL_dz_o' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 9" [./components.h:109]   --->   Operation 36 'bitselect' 'tmp_2817' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %select_ln109, i32 10" [./components.h:109]   --->   Operation 37 'bitselect' 'tmp_2818' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%and_ln109 = and i1 %tmp_2818, i1 %tmp_2817" [./components.h:109]   --->   Operation 38 'and' 'and_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_1)   --->   "%zext_ln109 = zext i1 %and_ln109" [./components.h:109]   --->   Operation 39 'zext' 'zext_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.78ns) (out node of the LUT)   --->   "%dL_dz_o_1 = add i16 %dL_dz_o, i16 %zext_ln109" [./components.h:109]   --->   Operation 40 'add' 'dL_dz_o_1' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %dL_dz_o_1, i32 15" [./components.h:109]   --->   Operation 41 'bitselect' 'tmp_2819' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln109 = xor i1 %tmp, i1 1" [./components.h:109]   --->   Operation 42 'xor' 'xor_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%or_ln109 = or i1 %tmp_2819, i1 %xor_ln109" [./components.h:109]   --->   Operation 43 'or' 'or_ln109' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%xor_ln109_1 = xor i1 1, i1 %tmp" [./components.h:109]   --->   Operation 44 'xor' 'xor_ln109_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%xor_ln109_2 = xor i1 %xor_ln109_1, i1 %or_ln109" [./components.h:109]   --->   Operation 45 'xor' 'xor_ln109_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%or_ln109_1 = or i1 %tmp_2819, i1 %xor_ln109_2" [./components.h:109]   --->   Operation 46 'or' 'or_ln109_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node dL_dz_o_2)   --->   "%and_ln109_1 = and i1 %or_ln109_1, i1 %xor_ln109" [./components.h:109]   --->   Operation 47 'and' 'and_ln109_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.24ns) (out node of the LUT)   --->   "%dL_dz_o_2 = select i1 %and_ln109_1, i16 32767, i16 %dL_dz_o_1" [./components.h:109]   --->   Operation 48 'select' 'dL_dz_o_2' <Predicate = (!icmp_ln101)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2820 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %dL_dz_o_2, i3 0" [./components.h:112]   --->   Operation 49 'bitconcatenate' 'tmp_2820' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i19 %tmp_2820" [./components.h:112]   --->   Operation 50 'sext' 'sext_ln112' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2821 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %dL_dz_o_2, i1 0" [./components.h:112]   --->   Operation 51 'bitconcatenate' 'tmp_2821' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i17 %tmp_2821" [./components.h:112]   --->   Operation 52 'sext' 'sext_ln112_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.80ns)   --->   "%add_ln112 = add i21 %sext_ln112, i21 %sext_ln112_1" [./components.h:112]   --->   Operation 53 'add' 'add_ln112' <Predicate = (!icmp_ln101)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 20" [./components.h:112]   --->   Operation 54 'bitselect' 'tmp_2822' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i21 %add_ln112" [./components.h:112]   --->   Operation 55 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.58ns)   --->   "%P_L0_b_load = load i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 56 'load' 'P_L0_b_load' <Predicate = (!icmp_ln101)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:102]   --->   Operation 57 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [./components.h:101]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./components.h:101]   --->   Operation 59 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%delta = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %add_ln112, i32 10, i32 20" [./components.h:112]   --->   Operation 60 'partselect' 'delta' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%sext_ln112_2 = sext i11 %delta" [./components.h:112]   --->   Operation 61 'sext' 'sext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 9" [./components.h:112]   --->   Operation 62 'bitselect' 'tmp_2823' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.71ns)   --->   "%icmp_ln112 = icmp_ne  i9 %trunc_ln112, i9 0" [./components.h:112]   --->   Operation 63 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %add_ln112, i32 10" [./components.h:112]   --->   Operation 64 'bitselect' 'tmp_2824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%or_ln112 = or i1 %tmp_2824, i1 %icmp_ln112" [./components.h:112]   --->   Operation 65 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%and_ln112 = and i1 %or_ln112, i1 %tmp_2823" [./components.h:112]   --->   Operation 66 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node delta_3)   --->   "%zext_ln112 = zext i1 %and_ln112" [./components.h:112]   --->   Operation 67 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.73ns) (out node of the LUT)   --->   "%delta_3 = add i12 %sext_ln112_2, i12 %zext_ln112" [./components.h:112]   --->   Operation 68 'add' 'delta_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln112_3 = sext i12 %delta_3" [./components.h:112]   --->   Operation 69 'sext' 'sext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln112_3, i32 15" [./components.h:112]   --->   Operation 70 'bitselect' 'tmp_2825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.12ns)   --->   "%xor_ln112 = xor i1 %tmp_2822, i1 1" [./components.h:112]   --->   Operation 71 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%or_ln112_2 = or i1 %tmp_2825, i1 %xor_ln112" [./components.h:112]   --->   Operation 72 'or' 'or_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%xor_ln112_1 = xor i1 1, i1 %tmp_2822" [./components.h:112]   --->   Operation 73 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%xor_ln112_2 = xor i1 %xor_ln112_1, i1 %or_ln112_2" [./components.h:112]   --->   Operation 74 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%or_ln112_1 = or i1 %tmp_2825, i1 %xor_ln112_2" [./components.h:112]   --->   Operation 75 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node delta_4)   --->   "%and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112" [./components.h:112]   --->   Operation 76 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%delta_4 = select i1 %and_ln112_1, i16 32767, i16 %sext_ln112_3" [./components.h:112]   --->   Operation 77 'select' 'delta_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i16 %P_L0_b_load" [./components.h:116]   --->   Operation 78 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i16 %delta_4" [./components.h:116]   --->   Operation 79 'sext' 'sext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.78ns)   --->   "%sub_ln116 = sub i17 %sext_ln116, i17 %sext_ln116_1" [./components.h:116]   --->   Operation 80 'sub' 'sub_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 16" [./components.h:116]   --->   Operation 81 'bitselect' 'tmp_2826' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i17 %sub_ln116" [./components.h:116]   --->   Operation 82 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 %trunc_ln116, i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 83 'store' 'store_ln116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln116, i32 15" [./components.h:116]   --->   Operation 84 'bitselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln116)   --->   "%xor_ln116 = xor i1 %tmp_2826, i1 1" [./components.h:116]   --->   Operation 85 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116 = and i1 %tmp_2827, i1 %xor_ln116" [./components.h:116]   --->   Operation 86 'and' 'and_ln116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln116_1)   --->   "%xor_ln116_1 = xor i1 %tmp_2827, i1 1" [./components.h:116]   --->   Operation 87 'xor' 'xor_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln116_1 = and i1 %tmp_2826, i1 %xor_ln116_1" [./components.h:116]   --->   Operation 88 'and' 'and_ln116_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.12ns)   --->   "%xor_ln116_2 = xor i1 %tmp_2826, i1 %tmp_2827" [./components.h:116]   --->   Operation 89 'xor' 'xor_ln116_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %xor_ln116_2, void %BWD_I_UPD_ifconv, void %if.end.i.i.i67" [./components.h:116]   --->   Operation 90 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116, void %if.else.i.i.i75, void %if.then2.i.i.i74" [./components.h:116]   --->   Operation 91 'br' 'br_ln116' <Predicate = (xor_ln116_2)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %and_ln116_1, void %if.end15.i.i.i80, void %if.then9.i.i.i79" [./components.h:116]   --->   Operation 92 'br' 'br_ln116' <Predicate = (xor_ln116_2 & !and_ln116)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln116 = br void %BWD_I_UPD_ifconv" [./components.h:116]   --->   Operation 93 'br' 'br_ln116' <Predicate = (xor_ln116_2 & !and_ln116)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i = sext i16 %delta_4" [./components.h:112]   --->   Operation 94 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [3/3] (0.99ns) (grouped into DSP with root node sub_ln122)   --->   "%mul_ln122 = mul i32 %conv_i, i32 %conv7_i" [./components.h:122]   --->   Operation 95 'mul' 'mul_ln122' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [2/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 96 'load' 'P_L0_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 97 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 32768, i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 97 'store' 'store_ln116' <Predicate = (xor_ln116_2 & !and_ln116 & and_ln116_1)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln116 = br void %if.end15.i.i.i80" [./components.h:116]   --->   Operation 98 'br' 'br_ln116' <Predicate = (xor_ln116_2 & !and_ln116 & and_ln116_1)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.58ns)   --->   "%store_ln116 = store i16 32767, i7 %P_L0_b_addr" [./components.h:116]   --->   Operation 99 'store' 'store_ln116' <Predicate = (xor_ln116_2 & and_ln116)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln116 = br void %BWD_I_UPD_ifconv" [./components.h:116]   --->   Operation 100 'br' 'br_ln116' <Predicate = (xor_ln116_2 & and_ln116)> <Delay = 0.00>
ST_5 : Operation 101 [2/3] (0.99ns) (grouped into DSP with root node sub_ln122)   --->   "%mul_ln122 = mul i32 %conv_i, i32 %conv7_i" [./components.h:122]   --->   Operation 101 'mul' 'mul_ln122' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/2] (0.58ns)   --->   "%P_L0_W_0_load = load i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 102 'load' 'P_L0_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node sub_ln122)   --->   "%mul_ln122 = mul i32 %conv_i, i32 %conv7_i" [./components.h:122]   --->   Operation 103 'mul' 'mul_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %P_L0_W_0_load, i10 0" [./components.h:122]   --->   Operation 104 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i26 %shl_ln1" [./components.h:122]   --->   Operation 105 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122" [./components.h:122]   --->   Operation 106 'sub' 'sub_ln122' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 107 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln122 = sub i32 %sext_ln122, i32 %mul_ln122" [./components.h:122]   --->   Operation 107 'sub' 'sub_ln122' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 31" [./components.h:122]   --->   Operation 108 'bitselect' 'tmp_2828' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln122, i32 10, i32 25" [./components.h:122]   --->   Operation 109 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 9" [./components.h:122]   --->   Operation 110 'bitselect' 'tmp_2829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %sub_ln122" [./components.h:122]   --->   Operation 111 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.71ns)   --->   "%icmp_ln122 = icmp_ne  i9 %trunc_ln122, i9 0" [./components.h:122]   --->   Operation 112 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 25" [./components.h:122]   --->   Operation 113 'bitselect' 'tmp_2830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 10" [./components.h:122]   --->   Operation 114 'bitselect' 'tmp_2831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%or_ln122 = or i1 %tmp_2831, i1 %icmp_ln122" [./components.h:122]   --->   Operation 115 'or' 'or_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%and_ln122 = and i1 %or_ln122, i1 %tmp_2829" [./components.h:122]   --->   Operation 116 'and' 'and_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%zext_ln122 = zext i1 %and_ln122" [./components.h:122]   --->   Operation 117 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln122 = add i16 %trunc_ln5, i16 %zext_ln122" [./components.h:122]   --->   Operation 118 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.58ns)   --->   "%store_ln122 = store i16 %add_ln122, i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 119 'store' 'store_ln122' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln122, i32 15" [./components.h:122]   --->   Operation 120 'bitselect' 'tmp_2832' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%xor_ln122 = xor i1 %tmp_2832, i1 1" [./components.h:122]   --->   Operation 121 'xor' 'xor_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122_1 = and i1 %tmp_2830, i1 %xor_ln122" [./components.h:122]   --->   Operation 122 'and' 'and_ln122_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln122, i32 26" [./components.h:122]   --->   Operation 123 'bitselect' 'tmp_2833' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %sub_ln122, i32 27, i32 31" [./components.h:122]   --->   Operation 124 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.70ns)   --->   "%icmp_ln122_1 = icmp_eq  i5 %tmp_s, i5 31" [./components.h:122]   --->   Operation 125 'icmp' 'icmp_ln122_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2834 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %sub_ln122, i32 26, i32 31" [./components.h:122]   --->   Operation 126 'partselect' 'tmp_2834' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln122_2 = icmp_eq  i6 %tmp_2834, i6 63" [./components.h:122]   --->   Operation 127 'icmp' 'icmp_ln122_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.70ns)   --->   "%icmp_ln122_3 = icmp_eq  i6 %tmp_2834, i6 0" [./components.h:122]   --->   Operation 128 'icmp' 'icmp_ln122_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%select_ln122 = select i1 %and_ln122_1, i1 %icmp_ln122_2, i1 %icmp_ln122_3" [./components.h:122]   --->   Operation 129 'select' 'select_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%xor_ln122_1 = xor i1 %tmp_2833, i1 1" [./components.h:122]   --->   Operation 130 'xor' 'xor_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%and_ln122_2 = and i1 %icmp_ln122_1, i1 %xor_ln122_1" [./components.h:122]   --->   Operation 131 'and' 'and_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%select_ln122_1 = select i1 %and_ln122_1, i1 %and_ln122_2, i1 %icmp_ln122_2" [./components.h:122]   --->   Operation 132 'select' 'select_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_6)   --->   "%and_ln122_3 = and i1 %and_ln122_1, i1 %icmp_ln122_2" [./components.h:122]   --->   Operation 133 'and' 'and_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_6)   --->   "%xor_ln122_2 = xor i1 %and_ln122_3, i1 1" [./components.h:122]   --->   Operation 134 'xor' 'xor_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%xor_ln122_3 = xor i1 %select_ln122, i1 1" [./components.h:122]   --->   Operation 135 'xor' 'xor_ln122_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%or_ln122_1 = or i1 %tmp_2832, i1 %xor_ln122_3" [./components.h:122]   --->   Operation 136 'or' 'or_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_4)   --->   "%xor_ln122_4 = xor i1 %tmp_2828, i1 1" [./components.h:122]   --->   Operation 137 'xor' 'xor_ln122_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln122_4 = and i1 %or_ln122_1, i1 %xor_ln122_4" [./components.h:122]   --->   Operation 138 'and' 'and_ln122_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln122_5)   --->   "%and_ln122_5 = and i1 %tmp_2832, i1 %select_ln122_1" [./components.h:122]   --->   Operation 139 'and' 'and_ln122_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln122_5 = xor i1 %and_ln122_5, i1 1" [./components.h:122]   --->   Operation 140 'xor' 'xor_ln122_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_6)   --->   "%empty = and i1 %xor_ln122_2, i1 %tmp_2828" [./components.h:122]   --->   Operation 141 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln122_6 = and i1 %empty, i1 %xor_ln122_5" [./components.h:122]   --->   Operation 142 'and' 'and_ln122_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln122_2 = or i1 %and_ln122_6, i1 %and_ln122_4" [./components.h:122]   --->   Operation 143 'or' 'or_ln122_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %or_ln122_2, void %for.inc, void %if.end.i.i.i" [./components.h:122]   --->   Operation 144 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122_4, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:122]   --->   Operation 145 'br' 'br_ln122' <Predicate = (or_ln122_2)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln122_6, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:122]   --->   Operation 146 'br' 'br_ln122' <Predicate = (or_ln122_2 & !and_ln122_4)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc" [./components.h:122]   --->   Operation 147 'br' 'br_ln122' <Predicate = (or_ln122_2 & !and_ln122_4)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.58>
ST_8 : Operation 148 [1/1] (0.58ns)   --->   "%store_ln122 = store i16 32768, i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 148 'store' 'store_ln122' <Predicate = (or_ln122_2 & and_ln122_6 & !and_ln122_4)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end15.i.i.i" [./components.h:122]   --->   Operation 149 'br' 'br_ln122' <Predicate = (or_ln122_2 & and_ln122_6 & !and_ln122_4)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.58ns)   --->   "%store_ln122 = store i16 32767, i7 %P_L0_W_0_addr" [./components.h:122]   --->   Operation 150 'store' 'store_ln122' <Predicate = (or_ln122_2 & and_ln122_4)> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc" [./components.h:122]   --->   Operation 151 'br' 'br_ln122' <Predicate = (or_ln122_2 & and_ln122_4)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [./components.h:125]   --->   Operation 152 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 8 bit ('o', ./components.h:101) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln101', ./components.h:101) of constant 0 on local variable 'o', ./components.h:101 [9]  (0.387 ns)

 <State 2>: 1.092ns
The critical path consists of the following:
	'load' operation 8 bit ('o', ./components.h:101) on local variable 'o', ./components.h:101 [12]  (0.000 ns)
	'add' operation 8 bit ('add_ln101', ./components.h:101) [14]  (0.705 ns)
	'store' operation 0 bit ('store_ln101', ./components.h:101) of variable 'add_ln101', ./components.h:101 on local variable 'o', ./components.h:101 [153]  (0.387 ns)

 <State 3>: 3.544ns
The critical path consists of the following:
	'load' operation 16 bit ('z', ./components.h:104) on array 'C_C0_z' [22]  (0.585 ns)
	'icmp' operation 1 bit ('icmp_ln15', ./components.h:15->./components.h:109) [25]  (0.785 ns)
	'select' operation 26 bit ('select_ln109', ./components.h:109) [27]  (0.343 ns)
	'add' operation 16 bit ('dL_dz_o', ./components.h:109) [34]  (0.785 ns)
	'select' operation 16 bit ('dL_dz_o', ./components.h:109) [42]  (0.243 ns)
	'add' operation 21 bit ('add_ln112', ./components.h:112) [47]  (0.803 ns)

 <State 4>: 3.063ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln112', ./components.h:112) [53]  (0.715 ns)
	'or' operation 1 bit ('or_ln112', ./components.h:112) [55]  (0.000 ns)
	'and' operation 1 bit ('and_ln112', ./components.h:112) [56]  (0.000 ns)
	'add' operation 12 bit ('delta', ./components.h:112) [58]  (0.735 ns)
	'select' operation 16 bit ('delta', ./components.h:112) [67]  (0.243 ns)
	'sub' operation 17 bit ('sub_ln116', ./components.h:116) [72]  (0.785 ns)
	'store' operation 0 bit ('store_ln116', ./components.h:116) of variable 'trunc_ln116', ./components.h:116 on array 'P_L0_b' [75]  (0.585 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[102] ('mul_ln122', ./components.h:122) [97]  (0.996 ns)

 <State 6>: 0.645ns
The critical path consists of the following:
	'mul' operation 32 bit of DSP[102] ('mul_ln122', ./components.h:122) [97]  (0.000 ns)
	'sub' operation 32 bit of DSP[102] ('sub_ln122', ./components.h:122) [102]  (0.645 ns)

 <State 7>: 2.789ns
The critical path consists of the following:
	'sub' operation 32 bit of DSP[102] ('sub_ln122', ./components.h:122) [102]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln122', ./components.h:122) [107]  (0.715 ns)
	'or' operation 1 bit ('or_ln122', ./components.h:122) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln122', ./components.h:122) [111]  (0.000 ns)
	'add' operation 16 bit ('add_ln122', ./components.h:122) [113]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln122', ./components.h:122) [116]  (0.000 ns)
	'and' operation 1 bit ('and_ln122_1', ./components.h:122) [117]  (0.122 ns)
	'select' operation 1 bit ('select_ln122_1', ./components.h:122) [127]  (0.000 ns)
	'and' operation 1 bit ('and_ln122_5', ./components.h:122) [134]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln122_5', ./components.h:122) [135]  (0.278 ns)
	'and' operation 1 bit ('and_ln122_6', ./components.h:122) [137]  (0.122 ns)
	'or' operation 1 bit ('or_ln122_2', ./components.h:122) [138]  (0.122 ns)

 <State 8>: 0.585ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln122', ./components.h:122) of constant 32767 on array 'P_L0_W_0' [150]  (0.585 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
