
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.45

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: onehot_out[12]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.23    1.73    1.76    1.96 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.73    0.00    1.96 ^ onehot_out[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.96   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ onehot_out[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.48    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: onehot_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.17    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v _67_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.16    0.36 v _67_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _10_ (net)
                  0.08    0.00    0.36 v onehot_out[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ onehot_out[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: onehot_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.23    1.73    1.76    1.96 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.73    0.00    1.96 ^ onehot_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ onehot_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.58    9.42   library recovery time
                                  9.42   data required time
-----------------------------------------------------------------------------
                                  9.42   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: binary_in[0] (input port clocked by core_clock)
Endpoint: onehot_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
    10    0.12    0.00    0.00    0.20 v binary_in[0] (in)
                                         binary_in[0] (net)
                  0.00    0.00    0.20 v _39_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     4    0.03    0.24    0.16    0.36 ^ _39_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _16_ (net)
                  0.24    0.00    0.36 ^ _70_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.13    0.23    0.58 ^ _70_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _35_ (net)
                  0.13    0.00    0.58 ^ _71_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.17    0.75 ^ _71_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.07    0.00    0.75 ^ onehot_out[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ onehot_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: onehot_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.23    1.73    1.76    1.96 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.73    0.00    1.96 ^ onehot_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ onehot_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.58    9.42   library recovery time
                                  9.42   data required time
-----------------------------------------------------------------------------
                                  9.42   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: binary_in[0] (input port clocked by core_clock)
Endpoint: onehot_out[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
    10    0.12    0.00    0.00    0.20 v binary_in[0] (in)
                                         binary_in[0] (net)
                  0.00    0.00    0.20 v _39_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     4    0.03    0.24    0.16    0.36 ^ _39_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _16_ (net)
                  0.24    0.00    0.36 ^ _70_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.13    0.23    0.58 ^ _70_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _35_ (net)
                  0.13    0.00    0.58 ^ _71_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.17    0.75 ^ _71_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _12_ (net)
                  0.07    0.00    0.75 ^ onehot_out[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ onehot_out[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  9.12   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.52e-03   8.71e-05   9.09e-09   1.61e-03  83.4%
Combinational          1.99e-04   1.22e-04   9.02e-09   3.20e-04  16.6%
Clock                  0.00e+00   0.00e+00   4.86e-08   4.86e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.72e-03   2.09e-04   6.68e-08   1.93e-03 100.0%
                          89.2%      10.8%       0.0%
