{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706556710756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706556710756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 14:31:50 2024 " "Processing started: Mon Jan 29 14:31:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706556710756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1706556710756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1706556710756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1706556711322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1706556711322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720076 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1706556720081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706556720081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706556720081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_tb " "Elaborating entity \"ALU_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1706556720119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_instance\"" {  } { { "ALU_tb.v" "ALU_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU_tb.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 32 ALU.v(37) " "Verilog HDL assignment warning at ALU.v(37): truncated value with size 65 to match size of target (32)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1706556720123 "|ALU_tb|ALU:ALU_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(26) " "Verilog HDL Case Statement warning at ALU.v(26): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(26) " "Inferred latch for \"result\[0\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(26) " "Inferred latch for \"result\[1\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(26) " "Inferred latch for \"result\[2\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(26) " "Inferred latch for \"result\[3\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(26) " "Inferred latch for \"result\[4\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(26) " "Inferred latch for \"result\[5\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(26) " "Inferred latch for \"result\[6\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(26) " "Inferred latch for \"result\[7\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(26) " "Inferred latch for \"result\[8\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(26) " "Inferred latch for \"result\[9\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(26) " "Inferred latch for \"result\[10\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(26) " "Inferred latch for \"result\[11\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(26) " "Inferred latch for \"result\[12\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(26) " "Inferred latch for \"result\[13\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(26) " "Inferred latch for \"result\[14\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(26) " "Inferred latch for \"result\[15\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(26) " "Inferred latch for \"result\[16\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(26) " "Inferred latch for \"result\[17\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(26) " "Inferred latch for \"result\[18\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(26) " "Inferred latch for \"result\[19\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(26) " "Inferred latch for \"result\[20\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(26) " "Inferred latch for \"result\[21\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(26) " "Inferred latch for \"result\[22\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(26) " "Inferred latch for \"result\[23\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(26) " "Inferred latch for \"result\[24\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(26) " "Inferred latch for \"result\[25\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(26) " "Inferred latch for \"result\[26\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720124 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(26) " "Inferred latch for \"result\[27\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720125 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(26) " "Inferred latch for \"result\[28\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720125 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(26) " "Inferred latch for \"result\[29\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720125 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(26) " "Inferred latch for \"result\[30\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720125 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(26) " "Inferred latch for \"result\[31\]\" at ALU.v(26)" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706556720125 "|ALU_tb|ALU:ALU_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ALU:ALU_instance\|ripple_carry_adder:add_instance " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ALU:ALU_instance\|ripple_carry_adder:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_vals ALU:ALU_instance\|and_vals:and_instance " "Elaborating entity \"and_vals\" for hierarchy \"ALU:ALU_instance\|and_vals:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_vals ALU:ALU_instance\|or_vals:or_instance " "Elaborating entity \"or_vals\" for hierarchy \"ALU:ALU_instance\|or_vals:or_instance\"" {  } { { "ALU.v" "or_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:ALU_instance\|shift_left:sll_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:ALU_instance\|shift_left:sll_instance\"" {  } { { "ALU.v" "sll_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:ALU_instance\|shift_right:slr_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:ALU_instance\|shift_right:slr_instance\"" {  } { { "ALU.v" "slr_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_sign shift_right.v(5) " "Verilog HDL or VHDL warning at shift_right.v(5): object \"new_sign\" assigned a value but never read" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/shift_right.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1706556720135 "|ALU_tb|ALU:ALU_instance|shift_right:slr_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iter shift_right.v(9) " "Verilog HDL Always Construct warning at shift_right.v(9): inferring latch(es) for variable \"iter\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/shift_right.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1706556720135 "|ALU_tb|ALU:ALU_instance|shift_right:slr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:ALU_instance\|rotate_left:rol_instance " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:ALU_instance\|rotate_left:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:ALU_instance\|rotate_right:ror_instance " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:ALU_instance\|rotate_right:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_val ALU:ALU_instance\|not_val:not_instance " "Elaborating entity \"not_val\" for hierarchy \"ALU:ALU_instance\|not_val:not_instance\"" {  } { { "ALU.v" "not_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_val ALU:ALU_instance\|negate_val:negate_instance " "Elaborating entity \"negate_val\" for hierarchy \"ALU:ALU_instance\|negate_val:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_pair_mul ALU:ALU_instance\|booth_pair_mul:booth_instance " "Elaborating entity \"booth_pair_mul\" for hierarchy \"ALU:ALU_instance\|booth_pair_mul:booth_instance\"" {  } { { "ALU.v" "booth_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720146 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(16) " "Verilog HDL Case Statement warning at booth_pair_mul.v(16): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 16 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(18) " "Verilog HDL Case Statement warning at booth_pair_mul.v(18): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(20) " "Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "booth_pair_mul.v(17) " "Verilog HDL Case Statement warning at booth_pair_mul.v(17): case item expression covers a value already covered by a previous case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 17 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "booth_pair_mul.v(24) " "Verilog HDL Case Statement warning at booth_pair_mul.v(24): can't check case statement for completeness because the case expression has too many possible states" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 24 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "booth_pair_mul.v(24) " "Verilog HDL Case Statement warning at booth_pair_mul.v(24): incomplete case statement has no default case item" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(17) " "Verilog HDL Case Statement warning at booth_pair_mul.v(17): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 17 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(19) " "Verilog HDL Case Statement warning at booth_pair_mul.v(19): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(26) " "Verilog HDL Case Statement warning at booth_pair_mul.v(26): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(27) " "Verilog HDL Case Statement warning at booth_pair_mul.v(27): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_pair_mul.v(28) " "Verilog HDL Case Statement warning at booth_pair_mul.v(28): case item expression never matches the case expression" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_flag booth_pair_mul.v(1) " "Output port \"carry_flag\" at booth_pair_mul.v(1) has no driver" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/booth_pair_mul.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1706556720152 "|ALU_tb|ALU:ALU_instance|booth_pair_mul:booth_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide ALU:ALU_instance\|divide:divide_instance " "Elaborating entity \"divide\" for hierarchy \"ALU:ALU_instance\|divide:divide_instance\"" {  } { { "ALU.v" "divide_instance" { Text "C:/Users/18jmcn/Downloads/week1/week1/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706556720154 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "neg_A divide.v(20) " "Verilog HDL Always Construct warning at divide.v(20): variable \"neg_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/divide.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1706556720155 "|ALU_tb|ALU:ALU_instance|divide:divide_instance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos_A divide.v(23) " "Verilog HDL Always Construct warning at divide.v(23): variable \"pos_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/Downloads/week1/week1/divide.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1706556720155 "|ALU_tb|ALU:ALU_instance|divide:divide_instance"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1706556720320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706556720355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 29 14:32:00 2024 " "Processing ended: Mon Jan 29 14:32:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706556720355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706556720355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706556720355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1706556720355 ""}
