# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 0.001024 512 4.56739e-41 290 23168 0.555488 4.19475 16.5004 21.304 21.3627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 0.001024 512 4.58351e-41 290 23184 0.55296 4.92141 16.5143 22.0381 22.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 0.001024 512 4.58225e-41 290 23120 0.554656 5.16672 16.4648 22.2362 22.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 0.001024 512 4.55786e-41 290 23136 0.553312 4.78413 16.4972 21.8886 21.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 0.001024 512 4.58701e-41 290 23100 0.547552 4.85171 16.478 21.9302 21.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 0.001024 512 4.55604e-41 290 23072 0.550912 4.94598 16.4579 22.0058 22.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 0.001024 512 4.57804e-41 290 23040 0.548256 5.01555 16.4367 22.0514 22.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 0.001024 512 4.5559e-41 290 23040 0.550304 4.87219 16.4533 21.9284 21.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 0.001024 512 4.55912e-41 290 23040 0.55488 4.86605 16.481 21.9531 22.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 0.001024 512 4.573e-41 290 23000 0.550368 5.24643 16.4597 22.3067 22.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 0.001024 512 4.58645e-41 290 22784 0.549824 5.86627 16.3551 22.8244 22.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 0.001024 512 4.58042e-41 285 23232 0.556064 4.04429 16.4902 21.1413 21.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 0.001024 512 4.55646e-41 285 23200 0.5536 4.09411 16.4822 21.1807 21.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 0.001024 512 4.58813e-41 285 23184 0.5528 4.11901 16.4656 21.1888 21.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 0.001024 512 4.58155e-41 285 23184 0.550304 4.1513 16.4762 21.2301 21.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 0.001024 512 4.58337e-41 285 23168 0.55296 4.39347 16.4705 21.467 21.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 0.001024 512 4.57496e-41 285 23184 0.550912 4.90099 16.4995 22.0012 22.0607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 0.001024 512 4.58281e-41 285 23120 0.551072 4.83552 16.444 21.8842 21.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 0.001024 512 4.57902e-41 285 23136 0.551232 5.1159 16.4653 22.1827 22.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 0.001024 512 4.56431e-41 285 23100 0.549632 5.1839 16.4637 22.2474 22.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 0.001024 512 4.56921e-41 285 23072 0.5488 5.10333 16.4374 22.1408 22.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 0.001024 512 4.58827e-41 285 23040 0.548864 5.07494 16.4376 22.111 22.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 0.001024 512 4.5587e-41 285 23040 0.550848 4.85581 16.4259 21.8845 21.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 0.001024 512 4.58953e-41 285 23040 0.550752 5.32976 16.4695 22.4012 22.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 0.001024 512 4.57468e-41 285 23000 0.548864 5.66285 16.46 22.7212 22.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 0.001024 512 4.5723e-41 285 22784 0.54896 5.14048 16.3438 22.0834 22.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 0.001024 512 4.5737e-41 300 23168 0.55376 4.02307 16.4939 21.121 21.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 0.001024 512 4.58281e-41 300 23160 0.555104 4.53046 16.4944 21.6319 21.6903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 0.001024 512 4.55618e-41 300 23136 0.552672 4.28442 16.6388 21.5288 21.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 0.001024 512 4.58e-41 300 23128 0.550528 4.3664 16.4792 21.4469 21.5045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 0.001024 512 4.5587e-41 300 23104 0.554368 4.36614 16.4802 21.4515 21.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 0.001024 512 4.58967e-41 300 23112 0.55296 5.44973 16.4766 22.5305 22.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 0.001024 512 4.56221e-41 300 23040 0.554336 3.90547 16.5 21.0156 21.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 0.001024 512 4.55969e-41 300 23120 0.553568 5.4127 16.4908 22.5078 22.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 0.001024 512 4.57958e-41 300 23040 0.556384 3.80314 16.4917 20.9012 20.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 0.001024 512 4.5786e-41 300 23040 0.550912 5.0025 16.4464 22.0514 22.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 0.001024 512 4.57622e-41 300 22848 0.549312 3.57814 16.3963 20.5751 20.6336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 0.001024 512 4.58645e-41 300 23100 0.550912 5.16173 16.5046 22.2684 22.3275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 0.001024 512 4.59023e-41 300 23000 0.55296 3.69946 16.5017 20.8037 20.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 0.001024 512 4.58491e-41 300 23072 0.55248 6.43885 16.4921 23.5331 23.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 0.001024 512 4.56921e-41 300 22848 0.548576 4.17696 16.4162 21.192 21.2507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 0.001024 512 4.56963e-41 300 23040 0.551328 6.25571 16.463 23.3189 23.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 0.001024 512 4.57468e-41 300 22800 0.547008 4.2455 16.3969 21.2433 21.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 0.001024 512 4.57958e-41 300 23040 0.551616 6.08666 16.4844 23.1753 23.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 0.001024 512 4.55534e-41 300 22784 0.551552 4.13885 16.3772 21.1194 21.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 0.001024 512 4.55744e-41 300 22848 0.553408 5.4073 16.3976 22.4076 22.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 0.001024 512 4.56515e-41 300 22656 0.5496 3.80938 16.382 20.7913 20.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 0.001024 512 4.58169e-41 300 23000 0.551264 5.62182 16.4912 22.7166 22.7758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 0.001024 512 4.56109e-41 300 22800 0.551232 4.11376 16.4868 21.2044 21.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 930 0.001024 512 4.58463e-41 288 23232 0.553824 3.90592 16.4985 21.009 21.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 0.001024 512 4.58617e-41 288 23200 0.552448 4.12458 16.4834 21.2113 21.2704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 0.001024 512 4.57384e-41 288 23184 0.551616 4.07949 16.4891 21.1722 21.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 0.001024 512 4.59009e-41 288 23136 0.550912 2.7455 16.4839 19.83 19.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 0.001024 512 4.56375e-41 288 23184 0.548864 4.66528 16.5005 21.7647 21.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 0.001024 512 4.57692e-41 288 23072 0.54944 3.09862 16.4465 20.1445 20.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 0.001024 512 4.58505e-41 288 23168 0.55184 4.5345 16.4788 21.6178 21.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 0.001024 512 4.55548e-41 288 23040 0.552352 3.072 16.4362 20.1132 20.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 0.001024 512 4.59051e-41 288 23184 0.552544 5.05037 16.5087 22.1615 22.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 0.001024 512 4.56893e-41 288 23040 0.5544 3.66086 16.4455 20.7099 20.7688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 0.001024 512 4.57019e-41 288 23120 0.550912 4.87274 16.458 21.9333 21.9916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 0.001024 512 4.55646e-41 288 23040 0.552128 3.48701 16.4724 20.5624 20.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 0.001024 512 4.58309e-41 288 23136 0.553504 5.99782 16.4821 23.0845 23.1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 0.001024 512 4.58603e-41 288 23040 0.555008 3.97126 16.4813 21.0586 21.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 0.001024 512 4.58687e-41 288 23100 0.549312 6.00067 16.4739 23.0744 23.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 0.001024 512 4.56445e-41 288 23000 0.549024 4.09642 16.4659 21.1631 21.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 0.001024 512 4.58603e-41 288 23072 0.55072 5.74246 16.4628 22.8048 22.8634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 0.001024 512 4.5573e-41 288 22848 0.548256 3.76547 16.3824 20.7467 20.8077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 0.001024 512 4.57986e-41 288 23040 0.548864 5.37248 16.4339 22.4052 22.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 0.001024 512 4.56613e-41 288 22800 0.546816 3.75546 16.3508 20.7037 20.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 0.001024 512 4.56053e-41 288 23040 0.552608 5.28384 16.4485 22.3337 22.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 0.001024 512 4.56655e-41 288 22784 0.548864 3.68048 16.3511 20.634 20.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 930 0.001024 512 4.57482e-41 300 23168 0.55296 4.52198 16.4974 21.6242 21.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 0.001024 512 4.58127e-41 300 23160 0.55296 4.11453 16.5154 21.2347 21.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 930 0.001024 512 4.57286e-41 300 23120 0.555008 2.74842 16.5008 19.8554 19.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 0.001024 512 4.56529e-41 300 23136 0.554336 4.40678 16.4795 21.4916 21.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 0.001024 512 4.573e-41 300 23040 0.5512 2.95213 16.4468 20.0011 20.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 0.001024 512 4.58477e-41 300 23128 0.5504 4.66842 16.4739 21.7459 21.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 0.001024 512 4.59065e-41 300 23072 0.55296 3.10806 16.4952 20.206 20.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 0.001024 512 4.58953e-41 300 23104 0.55376 4.83123 16.4805 21.9164 21.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 0.001024 512 4.55674e-41 300 23040 0.552352 3.29357 16.4837 20.3821 20.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 0.001024 512 4.56837e-41 300 23112 0.551552 5.31251 16.4786 22.3954 22.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 0.001024 512 4.5744e-41 300 23040 0.55296 3.83795 16.4876 20.9317 20.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 0.001024 512 4.57062e-41 300 23120 0.556576 5.12093 16.4822 22.2126 22.2718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 0.001024 512 4.59079e-41 300 23040 0.554208 3.64954 16.4888 20.7448 20.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 0.001024 512 4.56375e-41 300 23040 0.554912 6.12906 16.4589 23.1922 23.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 0.001024 512 4.57019e-41 300 22848 0.55296 4.09366 16.3783 21.075 21.1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 0.001024 512 4.58575e-41 300 23100 0.550912 6.1993 16.4877 23.2902 23.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 0.001024 512 4.56711e-41 300 23000 0.551008 4.31514 16.499 21.4164 21.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 0.001024 512 4.57076e-41 300 23072 0.55296 5.75517 16.4786 22.8372 22.8946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 0.001024 512 4.55842e-41 300 22848 0.549216 3.95658 16.4014 20.9596 21.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 0.001024 512 4.58042e-41 300 23040 0.551584 5.63315 16.4639 22.7005 22.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 0.001024 512 4.56179e-41 300 22800 0.546816 3.87645 16.3798 20.8532 20.9121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 0.001024 512 4.57622e-41 300 23040 0.553056 5.61357 16.4616 22.6816 22.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 0.001024 512 4.58337e-41 300 22784 0.549216 3.84458 16.402 20.847 20.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 930 0.001024 512 4.5723e-41 288 23232 0.55456 3.87526 16.5023 20.985 21.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 930 0.001024 512 4.56767e-41 288 23168 0.55168 2.57971 16.4925 19.6747 19.7342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 0.001024 512 4.56473e-41 288 23200 0.554848 3.96678 16.4964 21.0705 21.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 930 0.001024 512 4.57356e-41 288 23120 0.550912 2.67949 16.4748 19.7587 19.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 0.001024 512 4.56515e-41 288 23184 0.551584 4.34995 16.6365 21.5923 21.6494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 0.001024 512 4.55898e-41 288 23136 0.553056 2.82672 16.4896 19.9214 19.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 0.001024 512 4.57019e-41 288 23184 0.550912 4.16224 16.497 21.2618 21.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 0.001024 512 4.57888e-41 288 23072 0.548864 2.78051 16.4442 19.8253 19.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 0.001024 512 4.56263e-41 288 23016 0.547424 2.38861 16.4594 19.446 19.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 0.001024 512 4.56249e-41 288 23168 0.555232 4.38749 16.4896 21.4826 21.5403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 0.001024 512 4.58589e-41 288 23040 0.550912 2.94333 16.4396 19.9831 20.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 0.001024 512 4.55842e-41 288 23040 0.55216 2.54794 16.4924 19.6428 19.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 0.001024 512 4.57314e-41 288 23184 0.554112 6.00666 16.4932 23.1067 23.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 0.001024 512 4.57118e-41 288 23040 0.55072 3.94141 16.4516 20.9952 21.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 0.001024 512 4.56585e-41 288 22896 0.546816 3.34861 16.4162 20.3636 20.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 0.001024 512 4.58939e-41 288 23120 0.552864 5.70982 16.4707 22.7825 22.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 0.001024 512 4.58547e-41 288 23040 0.550912 4.01613 16.4577 21.0739 21.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 0.001024 512 4.58673e-41 288 22800 0.550048 3.20304 16.3662 20.1692 20.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 0.001024 512 4.56361e-41 288 23136 0.552512 5.21421 16.4911 22.3102 22.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 0.001024 512 4.57958e-41 288 23040 0.55296 3.6016 16.4953 20.6987 20.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 0.001024 512 4.56263e-41 288 22752 0.548864 3.31914 16.3487 20.266 20.3244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 0.001024 512 4.55548e-41 288 23100 0.550912 5.42298 16.4537 22.4808 22.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 0.001024 512 4.57566e-41 288 23000 0.55008 3.80518 16.4584 20.8634 20.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 0.001024 512 4.57594e-41 288 22800 0.549536 3.36486 16.3875 20.3526 20.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 0.001024 512 4.56333e-41 288 23072 0.550912 5.15658 16.4599 22.2192 22.2781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 0.001024 512 4.56039e-41 288 22848 0.546816 3.6392 16.386 20.6215 20.6793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 930 0.001024 512 4.58253e-41 288 22848 0.548864 3.10694 16.4464 20.1536 20.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 0.001024 512 4.56347e-41 288 23040 0.549152 5.29203 16.4429 22.3354 22.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 0.001024 512 4.57594e-41 288 22800 0.546816 3.67565 16.3493 20.6216 20.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 0.001024 512 4.58379e-41 288 22680 0.546976 3.23661 16.3475 20.183 20.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 0.001024 512 4.56599e-41 288 23040 0.550912 4.99712 16.4483 22.0488 22.1061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 930 0.001024 512 4.57986e-41 288 22784 0.550912 3.69254 16.3509 20.6488 20.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 0.001024 512 4.56641e-41 288 22656 0.550912 3.13293 16.3482 20.0822 20.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 930 0.001024 512 4.56389e-41 320 23104 0.555168 4.39126 16.5008 21.4981 21.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 930 0.001024 512 4.58561e-41 320 23040 0.55248 2.94099 16.4765 20.0236 20.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 0.001024 512 4.57706e-41 320 23080 0.555008 4.87405 16.5084 21.9884 22.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 0.001024 512 4.56291e-41 320 23040 0.555424 3.25034 16.4883 20.3448 20.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 930 0.001024 512 4.55814e-41 320 22920 0.549184 2.75069 16.4479 19.8001 19.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 0.001024 512 4.56613e-41 320 23088 0.55296 4.6121 16.4963 21.714 21.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 0.001024 512 4.56319e-41 320 23040 0.55296 3.07024 16.5166 20.1912 20.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 0.001024 512 4.58603e-41 320 22896 0.989184 2.54336 16.6473 20.6847 20.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 930 0.001024 512 4.58575e-41 320 23072 0.552128 6.17472 16.5098 23.2892 23.3448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 0.001024 512 4.55618e-41 320 22960 0.548672 4.07376 16.4583 21.1314 21.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 0.001024 512 4.55646e-41 320 22848 0.549472 3.34122 16.4151 20.3572 20.4167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 0.001024 512 4.5779e-41 320 23040 0.555168 5.94915 16.4779 23.0341 23.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 0.001024 512 4.5758e-41 320 22912 0.552768 3.99158 16.4373 21.0342 21.0944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 0.001024 512 4.55926e-41 320 22848 0.550336 3.20662 16.4332 20.2422 20.2994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 0.001024 512 4.55969e-41 320 23040 0.55296 5.94701 16.6407 23.1899 23.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 0.001024 512 4.56319e-41 320 22896 0.551328 4.14515 16.4338 21.1835 21.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 0.001024 512 4.5559e-41 320 22896 0.552832 3.7607 16.483 20.8471 20.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 0.001024 512 4.58715e-41 320 22752 0.552 3.42016 16.4369 20.4604 20.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 0.001024 512 4.58365e-41 320 23040 0.555008 5.89402 16.5015 23.0013 23.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 0.001024 512 4.58435e-41 320 22880 0.550912 4.04426 16.4412 21.0878 21.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 0.001024 512 4.58014e-41 320 22800 0.55024 3.7247 16.4362 20.7645 20.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 0.001024 512 4.56991e-41 320 22720 0.55072 3.38454 16.4434 20.4305 20.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 0.001024 512 4.56963e-41 320 23040 0.55296 5.74995 16.5061 22.8591 22.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 0.001024 512 4.55814e-41 320 22848 0.55312 3.99155 16.4491 21.0485 21.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 0.001024 512 4.55842e-41 320 22752 0.550432 3.51232 16.4355 20.548 20.6075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 0.001024 512 4.57846e-41 320 22656 0.548992 3.12259 16.4484 20.172 20.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 0.001024 512 4.58084e-41 320 23000 0.552416 5.76102 16.4753 22.8378 22.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 0.001024 512 4.57846e-41 320 22800 0.55056 4.2807 16.4227 21.3053 21.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 0.001024 512 4.58225e-41 320 22800 0.551104 3.49594 16.4908 20.5901 20.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 0.001024 512 4.5587e-41 320 22400 0.545152 3.35667 16.2775 20.2301 20.2895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 930 0.001024 512 4.58939e-41 288 23232 0.55296 4.38448 16.5004 21.489 21.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 930 0.001024 512 4.56389e-41 288 23168 0.553184 2.80554 16.4873 19.8982 19.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 930 0.001024 512 4.58813e-41 288 23136 0.551072 2.37213 16.4749 19.4516 19.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 0.001024 512 4.59023e-41 288 23200 0.55328 4.18874 16.4865 21.2799 21.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 0.001024 512 4.5587e-41 288 23120 0.550848 2.76243 16.4597 19.825 19.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 930 0.001024 512 4.55954e-41 288 23040 0.548928 2.31654 16.4461 19.3637 19.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 0.001024 512 4.57426e-41 288 23184 0.55264 5.41286 16.4902 22.5068 22.5649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 0.001024 512 4.56739e-41 288 23136 0.553408 3.59603 16.4788 20.6809 20.7401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 0.001024 512 4.56697e-41 288 23040 0.553248 3.08461 16.4615 20.1497 20.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 0.001024 512 4.56921e-41 288 23040 0.553824 2.5945 16.478 19.6762 19.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 0.001024 512 4.56893e-41 288 23184 0.550912 5.22426 16.4983 22.3235 22.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 0.001024 512 4.59023e-41 288 23072 0.546976 3.52762 16.4613 20.5866 20.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 0.001024 512 4.57916e-41 288 23016 0.546816 2.98803 16.4428 20.0315 20.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 0.001024 512 4.56991e-41 288 22848 0.548 2.48237 16.3821 19.4651 19.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 0.001024 512 4.55786e-41 288 23168 0.556128 5.00326 16.4796 22.0901 22.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 0.001024 512 4.57706e-41 288 23040 0.554304 3.35405 16.4492 20.4085 20.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 0.001024 512 4.58407e-41 288 23040 0.552768 2.91302 16.4773 19.9938 20.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 0.001024 512 4.57272e-41 288 22784 0.548928 2.55734 16.3597 19.5183 19.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 0.001024 512 4.57706e-41 288 23184 0.55296 5.17331 16.4926 22.2704 22.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 0.001024 512 4.57916e-41 288 23040 0.552544 3.77491 16.4593 20.8368 20.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 0.001024 512 4.56179e-41 288 22896 0.54896 3.21965 16.4136 20.2334 20.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 0.001024 512 4.56809e-41 288 22752 0.548768 2.92208 16.3675 19.8881 19.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 0.001024 512 4.58911e-41 288 23120 0.55296 5.19482 16.4597 22.2565 22.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 0.001024 512 4.56627e-41 288 23040 0.55296 3.62701 16.468 20.6994 20.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 0.001024 512 4.5716e-41 288 22800 0.547296 3.19696 16.349 20.1454 20.2059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 930 0.001024 512 4.58939e-41 288 22720 0.547712 3.06288 16.3621 20.0267 20.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 930 0.001024 512 4.57692e-41 300 23168 0.552832 4.56938 16.4922 21.6644 21.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 930 0.001024 512 4.55954e-41 300 23104 0.55296 3.03747 16.4684 20.1083 20.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 930 0.001024 512 4.58225e-41 300 23040 0.552512 2.60915 16.4476 19.6612 19.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 0.001024 512 4.56473e-41 300 23160 0.554528 4.32333 16.4871 21.4153 21.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 0.001024 512 4.56459e-41 300 23120 0.55296 2.87949 16.4991 19.9836 20.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 930 0.001024 512 4.58729e-41 300 23040 0.54976 2.40429 16.4616 19.4665 19.5277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 930 0.001024 512 4.57048e-41 300 23040 0.55504 2.14426 16.5028 19.2537 19.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 0.001024 512 4.57033e-41 300 23136 0.551712 5.55987 16.4784 22.6422 22.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 0.001024 512 4.58813e-41 300 23040 0.551328 3.68845 16.4621 20.7554 20.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 0.001024 512 4.58603e-41 300 23040 0.55296 3.12138 16.4809 20.2073 20.2649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 0.001024 512 4.58169e-41 300 22848 0.549248 2.66035 16.3811 19.6412 19.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 0.001024 512 4.57398e-41 300 23128 0.5496 5.34221 16.491 22.4372 22.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 0.001024 512 4.58323e-41 300 23072 0.550336 3.60992 16.4925 20.7047 20.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 0.001024 512 4.58995e-41 300 23016 0.549472 3.05152 16.4929 20.145 20.2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 0.001024 512 4.58435e-41 300 22848 0.54896 2.52035 16.4149 19.5358 19.5953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 0.001024 512 4.56501e-41 300 23104 0.553184 5.1671 16.47 22.2434 22.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 0.001024 512 4.57174e-41 300 23040 0.551392 3.50618 16.4669 20.5776 20.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 0.001024 512 4.58295e-41 300 22848 0.549216 3.11795 16.3961 20.1153 20.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 0.001024 512 4.5566e-41 300 22784 0.550912 2.68451 16.3821 19.6691 19.7277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 0.001024 512 4.57552e-41 300 23112 0.553536 5.61418 16.4769 22.696 22.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 0.001024 512 4.58463e-41 300 23040 0.551776 3.99978 16.4943 21.0997 21.1558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 0.001024 512 4.55688e-41 300 22896 0.54768 3.45936 16.4328 20.4909 20.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 0.001024 512 4.58785e-41 300 22752 0.548608 3.11654 16.3946 20.1118 20.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 0.001024 512 4.56067e-41 300 22680 0.551232 3.05357 16.398 20.0532 20.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 0.001024 512 4.55814e-41 300 23120 0.552416 5.37766 16.4863 22.4676 22.5239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 0.001024 512 4.57033e-41 300 23040 0.554144 3.89939 16.487 20.9928 21.0505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 0.001024 512 4.58323e-41 300 22800 0.548864 3.36077 16.3864 20.3504 20.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 930 0.001024 512 4.58253e-41 300 22720 0.548864 3.25222 16.3945 20.2475 20.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 0.001024 512 4.56305e-41 300 22800 0.55104 3.26208 16.485 20.3488 20.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 930 0.001024 512 4.56249e-41 300 23168 0.55504 4.31229 16.4992 21.4182 21.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 930 0.001024 512 4.59037e-41 300 23104 0.552384 2.86051 16.4654 19.9295 19.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 930 0.001024 512 4.58155e-41 300 23040 0.550272 2.41664 16.4492 19.468 19.5234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 930 0.001024 512 4.58827e-41 300 23040 0.554304 2.16867 16.4765 19.2498 19.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 0.001024 512 4.57328e-41 300 23160 0.552704 5.5337 16.5061 22.6429 22.7005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 0.001024 512 4.56767e-41 300 23120 0.55296 3.68627 16.5104 20.7994 20.8568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 0.001024 512 4.58295e-41 300 23040 0.5496 3.13248 16.4794 20.2119 20.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 930 0.001024 512 4.58239e-41 300 23040 0.55296 2.66269 16.4867 19.7529 19.8098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 0.001024 512 4.57874e-41 300 23136 0.551904 5.3151 16.4895 22.4103 22.4686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 0.001024 512 4.5737e-41 300 23040 0.550784 3.50461 16.4654 20.5747 20.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 0.001024 512 4.57692e-41 300 23040 0.552896 2.88592 16.4895 19.9791 20.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 0.001024 512 4.57202e-41 300 22848 0.54672 2.5607 16.3847 19.5428 19.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 0.001024 512 4.56529e-41 300 22800 0.54736 2.22208 16.3828 19.2041 19.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 0.001024 512 4.57762e-41 300 23128 0.550912 5.04982 16.492 22.1421 22.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 0.001024 512 4.5779e-41 300 23072 0.551616 3.47798 16.4902 20.5724 20.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 0.001024 512 4.56235e-41 300 23016 0.550816 3.00656 16.481 20.089 20.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 0.001024 512 4.57496e-41 300 22848 0.54768 2.56205 16.4024 19.5639 19.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 0.001024 512 4.57846e-41 300 22680 0.54656 2.1695 16.3297 19.0962 19.1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 0.001024 512 4.57888e-41 300 23104 0.554208 4.99098 16.464 22.0604 22.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 0.001024 512 4.56389e-41 300 23040 0.550912 3.52963 16.469 20.6022 20.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 0.001024 512 4.57412e-41 300 22848 0.5488 2.90294 16.3969 19.8984 19.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 930 0.001024 512 4.56431e-41 300 22784 0.549632 2.71302 16.3928 19.7062 19.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 930 0.001024 512 4.57916e-41 300 22720 0.54784 2.68419 16.3812 19.666 19.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 930 0.001024 512 4.57468e-41 320 23104 0.554304 4.48102 16.5005 21.5888 21.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 930 0.001024 512 4.57566e-41 320 23040 0.553024 2.97779 16.4909 20.0728 20.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 930 0.001024 512 4.58379e-41 320 23040 0.554912 2.4991 16.5024 19.6056 19.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 930 0.001024 512 4.56809e-41 320 22912 0.553408 2.27552 16.4402 19.3219 19.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 0.001024 512 4.57846e-41 320 23080 0.554656 5.70982 16.5034 22.8204 22.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 0.001024 512 4.55926e-41 320 23040 0.554784 3.79904 16.5068 20.9124 20.9743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 0.001024 512 4.59079e-41 320 22920 0.548864 3.1647 16.4339 20.1998 20.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 930 0.001024 512 4.58169e-41 320 22880 0.550496 2.75648 16.4375 19.7968 19.8553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 930 0.001024 512 4.56361e-41 320 22800 0.55104 2.52061 16.4104 19.5337 19.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 0.001024 512 4.58645e-41 320 23088 0.5536 5.49741 16.5004 22.6028 22.6621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 0.001024 512 4.58701e-41 320 23040 0.555872 3.60714 16.5145 20.7278 20.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 0.001024 512 4.58911e-41 320 22896 0.550912 2.96582 16.4491 20.0151 20.0731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 0.001024 512 4.56501e-41 320 22848 0.550784 2.65754 16.4575 19.7172 19.7755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 0.001024 512 4.58295e-41 320 22800 0.54896 2.24493 16.4494 19.2985 19.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 0.001024 512 4.57328e-41 320 23072 0.552704 5.22426 16.509 22.3371 22.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 0.001024 512 4.55842e-41 320 22960 0.549952 3.5593 16.4702 20.6296 20.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 0.001024 512 4.57986e-41 320 22848 0.54704 2.82829 16.4337 19.861 19.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 0.001024 512 4.55716e-41 320 22848 0.548896 2.62464 16.472 19.6968 19.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 0.001024 512 4.5587e-41 320 22680 0.549984 2.21578 16.3812 19.1999 19.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 0.001024 512 4.56151e-41 320 23040 0.554464 5.27341 16.4754 22.3546 22.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 0.001024 512 4.58028e-41 320 22912 0.55024 3.66976 16.443 20.7134 20.7704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 0.001024 512 4.56739e-41 320 22848 0.549472 3.00032 16.4473 20.0484 20.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 930 0.001024 512 4.55618e-41 320 22784 0.550912 2.82992 16.4518 19.8848 19.9414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 930 0.001024 512 4.55744e-41 320 22720 0.558336 2.81091 16.448 19.8697 19.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 0.001024 512 4.57804e-41 320 22656 0.55104 2.69344 16.4349 19.7306 19.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 930 0.001024 512 4.56585e-41 384 22864 0.555648 8.08755 16.5047 25.2007 25.2598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 930 0.001024 512 4.58785e-41 384 22848 0.551552 5.78003 16.5025 22.8844 22.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 930 0.001024 512 4.56739e-41 384 22784 0.551008 3.95878 16.4764 21.0388 21.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 930 0.001024 512 4.57076e-41 384 22752 0.55296 3.39434 16.4926 20.4919 20.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 930 0.001024 512 4.58953e-41 384 22656 0.552128 2.90816 16.4493 19.9609 20.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 930 0.001024 512 4.58785e-41 384 22720 0.556128 2.88413 16.498 19.9899 20.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 930 0.001024 512 4.55744e-41 384 22656 0.553056 2.78454 16.4789 19.8695 19.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 930 0.001024 512 4.58589e-41 384 22624 0.550912 2.54096 16.475 19.6203 19.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 930 0.001024 512 4.55548e-41 384 22528 0.550912 2.23059 16.4353 19.2662 19.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 930 0.001024 512 4.56641e-41 300 22848 0.549248 1.83706 16.4043 18.8436 18.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 930 0.001024 512 4.5786e-41 320 22848 0.549344 1.92461 16.4585 18.9831 19.0408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 930 0.001024 512 4.55632e-41 300 22680 0.546528 1.92102 16.3395 18.8586 18.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 930 0.001024 512 4.56501e-41 288 22960 0.556704 1.83888 16.4956 18.943 19.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 930 0.001024 512 4.58042e-41 288 23040 0.549824 1.91274 16.436 18.9501 19.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 930 0.001024 512 4.57846e-41 288 22560 0.54864 2.9079 16.355 19.8615 19.92
