0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v,1705845161,verilog,,,,TOP_tb,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/abs_tb.v,1705741697,verilog,,,,abs_tb,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v,1705835513,verilog,,C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v,,ADD;ALU;AND;CLS;MUX_OUT;MUX_R;XOR;ZC,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v,1705848017,verilog,,C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v,,CU,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v,1705835257,verilog,,C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v,,DECODER;MUX_INADD;MUX_OUTADD;RB;REGISTER,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v,1705828250,verilog,,C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v,,TOP,,,,,,,,
C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/abs.v,1705741519,verilog,,C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/abs_tb.v,,abs,,,,,,,,
