
*** Running vivado
    with args -log space_jstk_uart_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source space_jstk_uart_bridge_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source space_jstk_uart_bridge_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.ipdefs/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/matteo/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top space_jstk_uart_bridge_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'space_jstk_uart_bridge_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 268545
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.324 ; gain = 0.000 ; free physical = 864 ; free virtual = 10094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'space_jstk_uart_bridge_0_0' [/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.gen/sources_1/bd/space/ip/space_jstk_uart_bridge_0_0_1/synth/space_jstk_uart_bridge_0_0.vhd:76]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter INTERNAL_JOYSTICK_BITS bound to: 10 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
	Parameter LED_BITS bound to: 8 - type: integer 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'jstk_uart_bridge' declared at '/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.srcs/sources_1/new/jstk_uart_bridge.vhd:4' bound to instance 'U0' of component 'jstk_uart_bridge' [/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.gen/sources_1/bd/space/ip/space_jstk_uart_bridge_0_0_1/synth/space_jstk_uart_bridge_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'jstk_uart_bridge' [/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.srcs/sources_1/new/jstk_uart_bridge.vhd:43]
	Parameter HEADER_CODE bound to: 8'b11000000 
	Parameter INTERNAL_JOYSTICK_BITS bound to: 10 - type: integer 
	Parameter JSTK_BITS bound to: 7 - type: integer 
	Parameter LED_BITS bound to: 8 - type: integer 
	Parameter TX_DELAY bound to: 1000000 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jstk_uart_bridge' (1#1) [/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.srcs/sources_1/new/jstk_uart_bridge.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'space_jstk_uart_bridge_0_0' (2#1) [/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.gen/sources_1/bd/space/ip/space_jstk_uart_bridge_0_0_1/synth/space_jstk_uart_bridge_0_0.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.324 ; gain = 0.000 ; free physical = 840 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2326.324 ; gain = 0.000 ; free physical = 1524 ; free virtual = 10755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2326.324 ; gain = 0.000 ; free physical = 1524 ; free virtual = 10755
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.324 ; gain = 0.000 ; free physical = 1518 ; free virtual = 10749
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.258 ; gain = 0.000 ; free physical = 1509 ; free virtual = 10740
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.258 ; gain = 0.000 ; free physical = 1509 ; free virtual = 10740
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1565 ; free virtual = 10796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1565 ; free virtual = 10796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1565 ; free virtual = 10796
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'master_state_reg' in module 'jstk_uart_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'slave_state_reg' in module 'jstk_uart_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  header |                               00 |                               00
             jstk_info_x |                               01 |                               01
             jstk_info_y |                               10 |                               10
                btn_info |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'master_state_reg' using encoding 'sequential' in module 'jstk_uart_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  header |                             0001 |                               00
              led_info_r |                             0010 |                               01
              led_info_g |                             0100 |                               10
              led_info_b |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slave_state_reg' using encoding 'one-hot' in module 'jstk_uart_bridge'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1560 ; free virtual = 10792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1547 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1436 ; free virtual = 10670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1436 ; free virtual = 10670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1434 ; free virtual = 10669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |     1|
|5     |LUT4   |    15|
|6     |LUT5   |     7|
|7     |LUT6   |     4|
|8     |FDRE   |    61|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1431 ; free virtual = 10666
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.258 ; gain = 0.000 ; free physical = 1482 ; free virtual = 10717
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2390.258 ; gain = 63.934 ; free physical = 1482 ; free virtual = 10717
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.258 ; gain = 0.000 ; free physical = 1564 ; free virtual = 10799
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.258 ; gain = 0.000 ; free physical = 1508 ; free virtual = 10746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2390.258 ; gain = 74.938 ; free physical = 1651 ; free virtual = 10890
INFO: [Common 17-1381] The checkpoint '/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.runs/space_jstk_uart_bridge_0_0_synth_1/space_jstk_uart_bridge_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/matteo/Scrivania/UNI/Digital Electronics System Design/spaceship/spaceship.runs/space_jstk_uart_bridge_0_0_synth_1/space_jstk_uart_bridge_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file space_jstk_uart_bridge_0_0_utilization_synth.rpt -pb space_jstk_uart_bridge_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 09:46:39 2023...
