
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122893                       # Number of seconds simulated
sim_ticks                                122892984802                       # Number of ticks simulated
final_tick                               1180751806115                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119682                       # Simulator instruction rate (inst/s)
host_op_rate                                   154067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3405780                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927616                       # Number of bytes of host memory used
host_seconds                                 36083.65                       # Real time elapsed on the host
sim_insts                                  4318562139                       # Number of instructions simulated
sim_ops                                    5559311418                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4088832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2470016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1050624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2240000                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9856384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2930176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2930176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8208                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17500                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 77003                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22892                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22892                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33271484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20098918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8549097                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18227241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                80202983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23843314                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23843314                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23843314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33271484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20098918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8549097                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18227241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104046297                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147530595                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185936                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093260                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934783                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9380008                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8675859                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438321                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87764                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104548018                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128090631                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185936                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11114180                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27201013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6270434                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6680244                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12112400                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1575144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142733019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115532006     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784440      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365436      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382057      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265999      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128645      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779018      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979352      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516066      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142733019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157160                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868231                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103363436                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8109695                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26852026                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110574                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4297279                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733211                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6466                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154500601                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51187                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4297279                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103881569                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5265868                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1656348                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26435459                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1196488                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153039253                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4839                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402830                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       627228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41502                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214116103                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713318632                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713318632                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45856878                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33664                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17642                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3826999                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15192460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310609                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1698912                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149178533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139232271                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109440                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25224431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57196386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142733019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975473                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85316151     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23751678     16.64%     76.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11966271      8.38%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812287      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908412      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2699649      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066453      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116365      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95753      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142733019                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976993     74.93%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155445     11.92%     86.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171352     13.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114995241     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013221      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364846     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842941      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139232271                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943752                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303790                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009364                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422610791                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174437299                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135112359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140536061                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201561                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980331                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          970                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158409                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4297279                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4522232                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       264249                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149212197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15192460                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900079                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        211120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151754                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236712                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136853378                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113415                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378893                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954540                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297501                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841125                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927627                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135117881                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135112359                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538061                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221216877                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915826                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368589                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26800777                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959696                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138435740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89330659     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22513689     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810105      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814814      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763663      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536828      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564663      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093747      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007572      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138435740                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007572                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284650861                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302742880                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4797576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475306                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475306                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677826                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677826                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618424614                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186439504                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145862581                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147530595                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21338886                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18702035                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1662524                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10596647                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10307447                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1484453                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52226                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112570304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118630784                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21338886                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11791900                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24135042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5443779                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2279067                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12830273                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1049262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142755935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.944997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.313861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118620893     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1212651      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2223926      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1865385      1.31%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3420287      2.40%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3697351      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          806163      0.56%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          631900      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10277379      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142755935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.144640                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.804110                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111627449                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3404974                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23932933                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24014                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3766564                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2290010                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4964                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133866045                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3766564                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112078165                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1790880                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       772457                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23494642                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       853226                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132922150                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84822                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534737                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176505259                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    603099353                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    603099353                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142366136                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34139081                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18972                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9495                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2625799                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22146611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4295070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78626                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       954739                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131382172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18971                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123444927                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99497                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21823430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46691914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142755935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.864727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476672                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91356230     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20950945     14.68%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10513158      7.36%     86.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6882186      4.82%     90.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7179672      5.03%     95.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3711978      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1668787      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       414024      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78955      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142755935                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         310630     59.85%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131357     25.31%     85.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        77049     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97432611     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1033054      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9477      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20706330     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4263455      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123444927                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.836741                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             519036                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004205                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390264318                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153224882                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120658815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123963963                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       230401                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4020456                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133265                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3766564                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1252533                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51324                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131401143                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22146611                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4295070                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9495                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32695                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       804927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       987679                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1792606                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122119769                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20386918                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1325154                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24650168                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18811429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4263250                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.827759                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120766313                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120658815                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69683474                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165402972                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.817856                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421295                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95650787                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108651284                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22750889                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18952                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1667069                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138989371                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.781724                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98642065     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15657590     11.27%     82.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11312832      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2531754      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2882515      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1023926      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4263570      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859294      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1815825      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138989371                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95650787                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108651284                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22287955                       # Number of memory references committed
system.switch_cpus1.commit.loads             18126153                       # Number of loads committed
system.switch_cpus1.commit.membars               9476                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17014409                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94845673                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1468435                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1815825                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268575719                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266571008                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4774660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95650787                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108651284                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95650787                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.542388                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.542388                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.648345                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.648345                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       565016688                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158489611                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140452644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18952                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147530595                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24620336                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20169542                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2086100                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10082583                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9731732                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2518425                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95962                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109268944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132151861                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24620336                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12250157                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28625330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6235021                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4940000                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12782542                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1629766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    146965210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.099970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.525373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118339880     80.52%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2311404      1.57%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3924073      2.67%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2283197      1.55%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1786651      1.22%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1569184      1.07%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          964063      0.66%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2422761      1.65%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13363997      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    146965210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166883                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895759                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108575868                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6163106                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28021513                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74060                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4130657                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4036694                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159245918                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4130657                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109124810                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         622190                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4602535                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27528864                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       956149                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158166708                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         97166                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223348005                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    735829533                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    735829533                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178925757                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44422248                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35600                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17826                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2777731                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14664880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7514054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72721                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1700928                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152984164                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143671615                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90549                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22683439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50209522                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    146965210                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.977589                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.543146                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88335505     60.11%     60.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22511007     15.32%     75.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12114170      8.24%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9002589      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8771650      5.97%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3245225      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2469459      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       329818      0.22%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       185787      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    146965210                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127879     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170349     37.34%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157949     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121266636     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1944488      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17774      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12954642      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7488075      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143671615                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973843                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             456177                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    434855166                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175703452                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140606046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144127792                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293328                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3038543                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120866                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4130657                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         416130                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55752                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153019764                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       794496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14664880                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7514054                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17826                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1201053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1107312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2308365                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141430883                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12630287                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2240732                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20118159                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20017828                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7487872                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.958655                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140606106                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140606046                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83125124                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230246066                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.953064                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361027                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104032095                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128234160                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24785887                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2103647                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142834553                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897781                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.708854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90974035     63.69%     63.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24990987     17.50%     81.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9773657      6.84%     88.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5146218      3.60%     91.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4377246      3.06%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2108953      1.48%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       984872      0.69%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1534456      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2944129      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142834553                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104032095                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128234160                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19019525                       # Number of memory references committed
system.switch_cpus2.commit.loads             11626337                       # Number of loads committed
system.switch_cpus2.commit.membars              17774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18605425                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115443708                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2652220                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2944129                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292910471                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310172447                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 565385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104032095                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128234160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104032095                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418126                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418126                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.705156                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.705156                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636024938                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196328166                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148721418                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147530595                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22269264                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18357407                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1989482                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9151108                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8544701                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2337774                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88003                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108560548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122322862                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22269264                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10882475                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25571365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5881580                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4758714                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12593768                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1646620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142749644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.472806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117178279     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1330284      0.93%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1885681      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2471710      1.73%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2769888      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2059441      1.44%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1188161      0.83%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1746773      1.22%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12119427      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142749644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.150947                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829136                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107363223                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6355632                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25113821                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58184                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3858783                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3557629                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147609261                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3858783                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108105158                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1101925                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3919251                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24432825                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1331696                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146629179                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1036                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        270938                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          799                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204481987                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685026986                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685026986                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167141976                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37340007                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38686                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22370                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4020147                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13933910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7242224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120132                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1578648                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142511757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133399452                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27071                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20447627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48241823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6014                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142749644                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934499                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86293428     60.45%     60.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22742864     15.93%     76.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12600170      8.83%     85.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8120142      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7452929      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2970201      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1805550      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515079      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249281      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142749644                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64380     22.83%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93936     33.31%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123701     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111995968     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2034478      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16316      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12167221      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7185469      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133399452                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904216                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282017                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409857636                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162998360                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130849468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133681469                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325636                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2904308                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172621                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          153                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3858783                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         848414                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       110338                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142550403                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1333056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13933910                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7242224                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22330                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1120817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2292058                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131593561                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12001402                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1805891                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19185190                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18440278                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7183788                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.891975                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130849672                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130849468                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76646518                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208194310                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.886931                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368149                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97886660                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120306893                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22251725                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2021917                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138890861                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866197                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676279                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90123663     64.89%     64.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23447247     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9210958      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4738760      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4132760      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1986336      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1720363      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809640      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2721134      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138890861                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97886660                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120306893                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18099203                       # Number of memory references committed
system.switch_cpus3.commit.loads             11029600                       # Number of loads committed
system.switch_cpus3.commit.membars              16316                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17254772                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108440387                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2454770                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2721134                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278728345                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288976066                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47001                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4780951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97886660                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120306893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97886660                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.507157                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.507157                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663501                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663501                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592964641                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181549760                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138271933                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32632                       # number of misc regfile writes
system.l20.replacements                         31954                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          359171                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34002                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.563232                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.143969                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.432618                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.813363                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           350.610049                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001047                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827546                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171196                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66918                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66918                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10885                       # number of Writeback hits
system.l20.Writeback_hits::total                10885                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66918                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66918                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66918                       # number of overall hits
system.l20.overall_hits::total                  66918                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31944                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31954                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31944                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31954                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31944                       # number of overall misses
system.l20.overall_misses::total                31954                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2661443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9718368088                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9721029531                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2661443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9718368088                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9721029531                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2661443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9718368088                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9721029531                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98862                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98872                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10885                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10885                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98862                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98872                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98862                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98872                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323117                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323186                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323117                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323186                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323117                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323186                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 304231.407713                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 304219.488358                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 304231.407713                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 304219.488358                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 266144.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 304231.407713                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 304219.488358                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5392                       # number of writebacks
system.l20.writebacks::total                     5392                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31944                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31954                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31944                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31954                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31944                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31954                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7678076559                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7680098647                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7678076559                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7680098647                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2022088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7678076559                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7680098647                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323117                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323186                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323117                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323186                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323117                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323186                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 240360.523385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 240348.583808                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 240360.523385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 240348.583808                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 202208.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 240360.523385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 240348.583808                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19314                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          111347                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21362                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.212386                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.804839                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.151118                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1726.514047                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           291.529996                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014065                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000562                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.843024                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.142349                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28090                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28090                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6752                       # number of Writeback hits
system.l21.Writeback_hits::total                 6752                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28090                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28090                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28090                       # number of overall hits
system.l21.overall_hits::total                  28090                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19297                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19311                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19297                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19311                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19297                       # number of overall misses
system.l21.overall_misses::total                19311                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4332504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6337700800                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6342033304                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4332504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6337700800                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6342033304                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4332504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6337700800                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6342033304                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47387                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47401                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6752                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6752                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47387                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47401                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47387                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47401                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.407221                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.407396                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.407221                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.407396                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.407221                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.407396                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328429.330984                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328415.582000                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328429.330984                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328415.582000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 309464.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328429.330984                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328415.582000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2868                       # number of writebacks
system.l21.writebacks::total                     2868                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19297                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19311                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19297                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19311                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19297                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19311                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5103465587                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5106904018                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5103465587                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5106904018                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3438431                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5103465587                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5106904018                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.407221                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.407396                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.407221                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.407396                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.407221                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.407396                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264469.377986                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264455.699757                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264469.377986                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264455.699757                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245602.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264469.377986                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264455.699757                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8224                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          199724                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10272                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.443536                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           35.574551                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.278467                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1394.012130                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           616.134853                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017370                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001113                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.680670                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.300847                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        26027                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  26027                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8381                       # number of Writeback hits
system.l22.Writeback_hits::total                 8381                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        26027                       # number of demand (read+write) hits
system.l22.demand_hits::total                   26027                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        26027                       # number of overall hits
system.l22.overall_hits::total                  26027                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8208                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8224                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8208                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8224                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8208                       # number of overall misses
system.l22.overall_misses::total                 8224                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4213098                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2458224788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2462437886                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4213098                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2458224788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2462437886                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4213098                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2458224788                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2462437886                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34235                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34251                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8381                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8381                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34235                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34251                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34235                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34251                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.239755                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240110                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.239755                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240110                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.239755                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240110                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 263318.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299491.324074                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299420.949173                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 263318.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299491.324074                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299420.949173                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 263318.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299491.324074                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299420.949173                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4464                       # number of writebacks
system.l22.writebacks::total                     4464                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8208                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8224                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8208                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8224                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8208                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8224                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3190574                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1933774234                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1936964808                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3190574                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1933774234                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1936964808                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3190574                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1933774234                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1936964808                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239755                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240110                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.239755                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240110                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.239755                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240110                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199410.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235596.276072                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235525.876459                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 199410.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235596.276072                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235525.876459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 199410.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235596.276072                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235525.876459                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17520                       # number of replacements
system.l23.tagsinuse                      2047.985089                       # Cycle average of tags in use
system.l23.total_refs                          206647                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19568                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.560456                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.381743                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.202736                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1651.169515                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           378.231095                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008487                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.806235                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184683                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33702                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33702                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19051                       # number of Writeback hits
system.l23.Writeback_hits::total                19051                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33702                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33702                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33702                       # number of overall hits
system.l23.overall_hits::total                  33702                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17497                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17511                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17500                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17514                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17500                       # number of overall misses
system.l23.overall_misses::total                17514                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3867483                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5756890475                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5760757958                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1050121                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1050121                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3867483                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5757940596                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5761808079                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3867483                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5757940596                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5761808079                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51199                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51213                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19051                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19051                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51202                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51216                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51202                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51216                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341745                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341925                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341784                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341963                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341784                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341963                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 276248.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 329021.573698                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 328979.381988                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 350040.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 350040.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 276248.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 329025.176914                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 328982.989551                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 276248.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 329025.176914                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 328982.989551                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10168                       # number of writebacks
system.l23.writebacks::total                    10168                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17497                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17511                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17500                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17514                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17500                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17514                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2973039                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4638573280                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4641546319                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       857291                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       857291                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2973039                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4639430571                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4642403610                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2973039                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4639430571                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4642403610                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341745                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341925                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341784                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341963                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341784                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341963                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 212359.928571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 265106.777162                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 265064.606190                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 285763.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 285763.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 212359.928571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 265110.318343                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 265068.151764                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 212359.928571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 265110.318343                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 265068.151764                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012120051                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840218.274545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12112390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12112390                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12112390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12112390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12112390                       # number of overall hits
system.cpu0.icache.overall_hits::total       12112390                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2849443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2849443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2849443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2849443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12112400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12112400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12112400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12112400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12112400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12112400                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 284944.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 284944.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 284944.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2744443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2744443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2744443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 274444.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 274444.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98862                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218602                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 99118                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1929.201578                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511771                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488229                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10954136                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10954136                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17207                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17207                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18663551                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18663551                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18663551                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18663551                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       413228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       413228                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       413338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        413338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       413338                       # number of overall misses
system.cpu0.dcache.overall_misses::total       413338                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57260064188                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57260064188                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15793593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15793593                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57275857781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57275857781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57275857781                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57275857781                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076889                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036352                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021667                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021667                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138567.725779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138567.725779                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 143578.118182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 143578.118182                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138569.059174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138569.059174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138569.059174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138569.059174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10885                       # number of writebacks
system.cpu0.dcache.writebacks::total            10885                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       314366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       314366                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       314476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       314476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       314476                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       314476                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98862                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98862                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98862                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14386484939                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14386484939                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14386484939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14386484939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14386484939                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14386484939                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008697                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008697                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145520.876970                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145520.876970                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145520.876970                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145520.876970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145520.876970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145520.876970                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995594                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924296247                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708495.835490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995594                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12830257                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12830257                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12830257                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12830257                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12830257                       # number of overall hits
system.cpu1.icache.overall_hits::total       12830257                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5117755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5117755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5117755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5117755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12830273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12830273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12830273                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12830273                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12830273                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12830273                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4448704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4448704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4448704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317764.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317764.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47387                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227569790                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47643                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4776.562979                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.275677                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.724323                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829202                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170798                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18438780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18438780                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4142835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4142835                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9495                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9495                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9476                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9476                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22581615                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22581615                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22581615                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22581615                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       186031                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186031                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       186031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        186031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       186031                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186031                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38427324952                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38427324952                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38427324952                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38427324952                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38427324952                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38427324952                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18624811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18624811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4142835                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4142835                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22767646                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22767646                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22767646                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22767646                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009988                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009988                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008171                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008171                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008171                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008171                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 206564.093898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 206564.093898                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 206564.093898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 206564.093898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 206564.093898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 206564.093898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6752                       # number of writebacks
system.cpu1.dcache.writebacks::total             6752                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       138644                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       138644                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       138644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       138644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       138644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       138644                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47387                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47387                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47387                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47387                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8329353722                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8329353722                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8329353722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8329353722                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8329353722                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8329353722                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175772.969844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175772.969844                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175772.969844                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175772.969844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175772.969844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175772.969844                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.034027                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019133090                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205915.779221                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.034027                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024093                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738837                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12782525                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12782525                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12782525                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12782525                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12782525                       # number of overall hits
system.cpu2.icache.overall_hits::total       12782525                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4619723                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4619723                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4619723                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4619723                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4619723                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4619723                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12782542                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12782542                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12782542                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12782542                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12782542                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12782542                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 271748.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 271748.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 271748.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 271748.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 271748.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 271748.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4345898                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4345898                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4345898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4345898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4345898                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4345898                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 271618.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 271618.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 271618.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 271618.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 271618.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 271618.625000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34235                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163952708                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34491                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4753.492447                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.060408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.939592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902580                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097420                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9418795                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9418795                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7357640                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7357640                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17797                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17797                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16776435                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16776435                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16776435                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16776435                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87660                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87660                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87660                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87660                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87660                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87660                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10640491752                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10640491752                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10640491752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10640491752                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10640491752                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10640491752                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9506455                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9506455                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7357640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7357640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16864095                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16864095                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16864095                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16864095                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009221                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005198                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005198                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 121383.661328                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 121383.661328                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121383.661328                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121383.661328                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121383.661328                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121383.661328                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8381                       # number of writebacks
system.cpu2.dcache.writebacks::total             8381                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53425                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53425                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53425                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53425                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53425                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53425                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34235                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34235                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34235                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4222780572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4222780572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4222780572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4222780572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4222780572                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4222780572                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123346.883949                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123346.883949                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 123346.883949                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123346.883949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 123346.883949                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123346.883949                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995968                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015817172                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043897.730382                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995968                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12593751                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12593751                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12593751                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12593751                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12593751                       # number of overall hits
system.cpu3.icache.overall_hits::total       12593751                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4621852                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4621852                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4621852                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4621852                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4621852                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4621852                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12593768                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12593768                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12593768                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12593768                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12593768                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12593768                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 271873.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 271873.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 271873.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 271873.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 271873.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 271873.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3983683                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3983683                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3983683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3983683                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3983683                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3983683                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 284548.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 284548.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 284548.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51202                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172472441                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51458                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3351.712873                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221696                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778304                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911022                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088978                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8936833                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8936833                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7032927                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7032927                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17204                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17204                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16316                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16316                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15969760                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15969760                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15969760                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15969760                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148290                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148290                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3058                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3058                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151348                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151348                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151348                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151348                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26622261677                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26622261677                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    840445316                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    840445316                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  27462706993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27462706993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  27462706993                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27462706993                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9085123                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9085123                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7035985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7035985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16121108                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16121108                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16121108                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16121108                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016322                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000435                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009388                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009388                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009388                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009388                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 179528.367907                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 179528.367907                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 274834.962721                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 274834.962721                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181454.046258                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181454.046258                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181454.046258                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181454.046258                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2237600                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 186466.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19051                       # number of writebacks
system.cpu3.dcache.writebacks::total            19051                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97091                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97091                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3055                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3055                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100146                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100146                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100146                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51199                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51199                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51202                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51202                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51202                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51202                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8112559547                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8112559547                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1075021                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1075021                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8113634568                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8113634568                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8113634568                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8113634568                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 158451.523409                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 158451.523409                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 358340.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 358340.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 158463.235186                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 158463.235186                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 158463.235186                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 158463.235186                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
