#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Feb 15 09:48:34 2025
# Process ID: 11592
# Current directory: C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.runs/synth_1
# Command line: vivado.exe -log FAdder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FAdder.tcl
# Log file: C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.runs/synth_1/FAdder.vds
# Journal file: C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.runs/synth_1\vivado.jou
# Running On: DESKTOP-8R40T2G, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16889 MB
#-----------------------------------------------------------
source FAdder.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 474.504 ; gain = 177.043
Command: synth_design -top FAdder -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2136
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 921.984 ; gain = 442.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FAdder' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/FAdder.vhd:39]
INFO: [Synth 8-3491] module 'HAdder' declared at 'C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/HAdder.vhd:34' bound to instance 'HA1' of component 'HAdder' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/FAdder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'HAdder' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/HAdder.vhd:41]
INFO: [Synth 8-637] synthesizing blackbox instance 'xor_input' of component 'simple_xor' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/HAdder.vhd:56]
INFO: [Synth 8-3491] module 'simple_and' declared at 'C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/simple_and.vhd:34' bound to instance 'and_input' of component 'simple_and' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/HAdder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'simple_and' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/simple_and.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'simple_and' (0#1) [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/simple_and.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'HAdder' (0#1) [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/HAdder.vhd:41]
INFO: [Synth 8-3491] module 'HAdder' declared at 'C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/HAdder.vhd:34' bound to instance 'HA2' of component 'HAdder' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/FAdder.vhd:67]
INFO: [Synth 8-3491] module 'simple_or' declared at 'C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/simple_xor.vhd:34' bound to instance 'OR_Carry' of component 'simple_or' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/FAdder.vhd:74]
INFO: [Synth 8-638] synthesizing module 'simple_or' [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/simple_xor.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'simple_or' (0#1) [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/simple_xor.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FAdder' (0#1) [C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.srcs/sources_1/new/FAdder.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.855 ; gain = 549.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.855 ; gain = 549.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.855 ; gain = 549.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.855 ; gain = 549.414
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |simple_xor    |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |simple_xor_bbox   |     1|
|2     |simple_xor_bbox_0 |     1|
|3     |LUT4              |     1|
|4     |IBUF              |     3|
|5     |OBUF              |     2|
+------+------------------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |     8|
|2     |  HA1    |HAdder   |     2|
|3     |  HA2    |HAdder_0 |     1|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1203.445 ; gain = 724.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3fba9741
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1314.402 ; gain = 839.898
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1314.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ECE420/ECE420Lab3Assignment/ECE420Lab3Assignment.runs/synth_1/FAdder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FAdder_utilization_synth.rpt -pb FAdder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 09:49:12 2025...
