# LIWEI LI Green Computing Architecture

**Apache 2.0 License** | **[Documentation](docs/)** | **[Community](https://github.com/LIWEI-LI-Green-Computing/discussions)** | **[Roadmap](ROADMAP.md)**

[![License](https://img.shields.io/badge/License-Apache_2.0-blue.svg)](https://opensource.org/licenses/Apache-2.0)
[![GitHub Stars](https://img.shields.io/github/stars/LIWEI-LI-Green-Computing?style=social)](https://github.com/LIWEI-LI-Green-Computing)
![Project Status](https://img.shields.io/badge/Status-Active-brightgreen)
![Last Updated](https://img.shields.io/badge/Updated-December%2019%2C%202025-blue)

A revolutionary open-source computing architecture leveraging **ternary logic** and **photonic interconnects** to break through energy and bandwidth walls.

## ğŸŒ Vision

We envision a future where powerful computational capacity is as **accessible, affordable, and environmentally sustainable** as water and electricity.

## ğŸš€ Core Innovation: "4+1" Layered Architecture

Our breakthrough comes from a novel **"4+1" vertical layering architecture** that decouples computational innovation from manufacturing challenges.

<p align="center">
  <img src="docs/images/4plus1-architecture-2025.png" alt="4+1 Architecture Diagram - 2025" width="700">
  <br>
  <em>The "4+1" Green Computing Stack (Updated Dec 2025)</em>
</p>

### ğŸ”„ Layer 1: Ternary Computing (FMOS)
- **What:** Three-state logic (-1, 0, +1) beyond traditional binary
- **Why:** ~58% higher information density, reduced transistor count
- **Status:** âœ… **v1.0 Released** (2025 Q2) - [View Source](https://github.com/LIWEI-LI-Green-Computing/fmos-ternary-logic)

### âš¡ Layer 2: High-Bandwidth I/O & Interconnect
- **What:** Manages TSVs and high-speed signaling
- **Why:** Ensures signal integrity in 3D stacking
- **Status:** ğŸš§ **In Development** - Targeting v0.5 release in Q1 2026

### ğŸ’¡ Layer 3: Silicon Photonics
- **What:** On-chip "light-speed highway" & optical computing engine
- **Why:** Photonic data transfer + low-power matrix multiplication
- **Status:** ğŸ”¬ **Research Phase** - Early prototypes available

### ğŸ—ƒï¸ Layer 4: Ternary Memory
- **What:** Storage optimized for ternary data
- **Why:** Higher density, lower data movement energy
- **Status:** ğŸ“ **Design Phase** - Seeking contributors

### ğŸ›¡ï¸ Layer +1: Smart Integration (Proprietary)
- **What:** Enables reliable commercial integration
- **Our Model:** Layers 1-4 are **fully open-source**, while integration technology remains proprietary to ensure project sustainability

## ğŸ“ˆ Project Timeline (2024-2027)

```mermaid
gantt
    title LIWEI LI Green Computing Development Timeline
    dateFormat  YYYY-MM
    axisFormat  %Y
    
    section Foundation
    Project Launch       :2024-01, 6M
    Community Building   :2024-04, 12M
    
    section Layer Development
    FMOS v1.0 (L1)       :2024-07, 8M
    I/O Layer (L2)       :2025-03, 12M
    Photonics Research   :2025-01, 18M
    Memory Design        :2025-09, 15M
    
    section Milestones
    First Test Chip      :milestone, 2025-06, 0d
    System Demo          :milestone, 2026-09, 0d
    v2.0 Release         :milestone, 2027-03, 0d