INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/alu_unit/alu_unit.srcs/sources_1/new/alu_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/alu_unit/alu_unit.srcs/sim_1/new/alu_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/Vivado_project/alu_unit/alu_unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
