Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mustafa/projects/ip/test/test_mm_ccb_0.ip --block-symbol-file --output-directory=/home/mustafa/projects/ip/test/test_mm_ccb_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mustafa/projects/ip/test/test_mm_ccb_0.ip --synthesis=VERILOG --output-directory=/home/mustafa/projects/ip/test/test_mm_ccb_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: test_mm_ccb_0: "Transforming system: test_mm_ccb_0"
Info: test_mm_ccb_0: "Naming system components in system: test_mm_ccb_0"
Info: test_mm_ccb_0: "Processing generation queue"
Info: test_mm_ccb_0: "Generating: test_mm_ccb_0"
Info: test_mm_ccb_0: "Generating: test_mm_ccb_0_mm_ccb_1921_5zxyagi"
Info: my_altera_avalon_dc_fifo_cmd_fifo: "Generating: my_altera_avalon_dc_fifo_cmd_fifo"
Info: my_altera_avalon_dc_fifo_rsp_fifo: "Generating: my_altera_avalon_dc_fifo_rsp_fifo"
Info: test_mm_ccb_0: "Generating: test_mm_ccb_0_mm_ccb_st_dc_fifo_1921_pg4qgey"
Info: test_mm_ccb_0: "Generating: test_mm_ccb_0_mm_ccb_st_dc_fifo_1921_6qjweta"
Info: test_mm_ccb_0: "Generating: test_mm_ccb_0_st_dc_fifo_1951_tfgfkki"
Info: test_mm_ccb_0: Done "test_mm_ccb_0" with 5 modules, 9 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/mustafa/projects/ip/test/test_mm_ccb_0.ip --synthesis=VERILOG --ipxact --output-directory=/home/mustafa/projects/ip/test/test_mm_ccb_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: IP-XACT
