
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118694                       # Number of seconds simulated
sim_ticks                                118693895110                       # Number of ticks simulated
final_tick                               1171362913175                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84526                       # Simulator instruction rate (inst/s)
host_op_rate                                   106624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2282009                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928224                       # Number of bytes of host memory used
host_seconds                                 52012.89                       # Real time elapsed on the host
sim_insts                                  4396447126                       # Number of instructions simulated
sim_ops                                    5545833817                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2572800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       665344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       557696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1193600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4996480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2055424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2055424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20100                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9325                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39035                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16058                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16058                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21675925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5605545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4698607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10056120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42095510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14019                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17317015                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17317015                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17317015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21675925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5605545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4698607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10056120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59412525                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142489671                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23411933                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18971724                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027996                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9428732                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8993165                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503076                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90138                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102134276                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128903721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23411933                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496241                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28160665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6582860                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3295493                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11919029                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1636559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138100195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109939530     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649543      1.92%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2022627      1.46%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4957482      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1113240      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601653      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1215020      0.88%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762601      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13838499     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138100195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164306                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904653                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100936070                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4858457                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27726243                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111218                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4468205                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041722                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41563                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155479810                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75847                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4468205                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101790987                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1344015                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2054555                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26973303                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1469128                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153883396                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22919                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270394                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       165400                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216211046                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716737906                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716737906                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45515536                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37418                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20883                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4980555                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14830721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246993                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122083                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610374                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151154206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140428147                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190171                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27542352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59647295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4330                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138100195                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.016857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79277724     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24721612     17.90%     75.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11554659      8.37%     83.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8465826      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7525102      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2988288      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959566      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458849      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148569      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138100195                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564262     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        112611     13.75%     82.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142021     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117861858     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111907      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13260159      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177689      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140428147                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.985532                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818894                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419965554                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178734372                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136896593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141247041                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345098                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3596753                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       221220                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4468205                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819458                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91938                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151191604                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14830721                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246993                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20864                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153510                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2258909                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137899406                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12742571                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2528741                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918604                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19586536                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176033                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967785                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137076731                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136896593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82105239                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227448448                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960747                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360984                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28383905                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2031280                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133631990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83262427     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23562523     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10385602      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5449349      4.08%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4333234      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561923      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1320529      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989288      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767115      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133631990                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767115                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282058215                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306855142                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4389476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.424897                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.424897                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.701805                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.701805                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621832612                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190684478                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145474690                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142489671                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23782055                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19288088                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2029159                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9833497                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9158263                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2560502                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93918                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103925501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130028817                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23782055                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11718765                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28622166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6604268                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2748602                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12140308                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1596366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139845451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111223285     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2017177      1.44%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3688319      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3347008      2.39%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2130546      1.52%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1746546      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1012195      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1055925      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13624450      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139845451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166904                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912549                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102866974                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4127631                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28253668                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48223                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4548951                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4112400                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157383925                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4548951                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103693038                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1088003                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1862082                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27457713                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1195660                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155630745                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        228888                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       515688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220171513                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724698206                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724698206                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174338239                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45833267                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34332                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17166                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4290252                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14749013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7319483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83208                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1634517                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152684547                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141913269                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160808                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26723912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58625221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139845451                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014786                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80397311     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24474993     17.50%     74.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12859824      9.20%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7432042      5.31%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8231943      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3050501      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2713772      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       520927      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       164138      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139845451                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         568906     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117191     14.19%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140019     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119505367     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008438      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17166      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13099927      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7282371      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141913269                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             826116                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424658912                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179443007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138795073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142739385                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273898                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3383793                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119662                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4548951                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         701685                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108764                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152718879                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14749013                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7319483                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17166                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1136210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1133297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2269507                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139566682                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12579438                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2346586                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19861469                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19862767                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7282031                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979486                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138921880                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138795073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80992373                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227436737                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974071                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356109                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101533898                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125018371                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27700930                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2054677                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135296500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83870237     61.99%     61.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23824535     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11833667      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4025472      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4955504      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1736878      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1222889      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1012198      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2815120      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135296500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101533898                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125018371                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18565041                       # Number of memory references committed
system.switch_cpus1.commit.loads             11365220                       # Number of loads committed
system.switch_cpus1.commit.membars              17166                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18045081                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112632044                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2578579                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2815120                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285200681                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309987753                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2644220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101533898                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125018371                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101533898                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.403370                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.403370                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712570                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712570                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628432280                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194296823                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146623588                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34332                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142489671                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23970697                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19640443                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2027593                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9850899                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9485398                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2451710                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93140                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106197470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128620455                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23970697                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11937108                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27885544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6082201                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3856914                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12427075                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1585082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141977034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.533047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114091490     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2250092      1.58%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3840547      2.71%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2217882      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1740485      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1544338      1.09%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          935363      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2338526      1.65%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13018311      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141977034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168228                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902665                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105544323                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5025672                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27297496                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72649                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4036893                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3927248                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155054261                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1226                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4036893                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106075903                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         606237                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3526725                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26821304                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       909969                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153998862                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         94714                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       527217                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217376916                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716485449                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716485449                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174043904                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43332961                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34638                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17347                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2668726                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14323132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7312520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70824                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1666810                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148935823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139763449                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88909                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22229714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49408710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141977034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984409                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546088                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84942153     59.83%     59.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21883619     15.41%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11797654      8.31%     83.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8763445      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8530462      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3168997      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2387989      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       322300      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       180415      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141977034                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124371     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166103     37.41%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153489     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117956360     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1893259      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17291      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12608986      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7287553      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139763449                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.980867                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             443963                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    422036803                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171200416                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136785634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140207412                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       288410                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3013722                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120556                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4036893                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         406561                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54063                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148970462                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       838033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14323132                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7312520                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17347                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1162790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1082547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2245337                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137593068                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12292108                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2170380                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19579466                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19477114                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7287358                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.965635                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136785676                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136785634                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80899583                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224105078                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.959969                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360990                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101194204                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124736477                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24234192                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2044727                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137940141                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.904280                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87497654     63.43%     63.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24309187     17.62%     81.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9505673      6.89%     87.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5003252      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4259033      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2044967      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       962483      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1492813      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2865079      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137940141                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101194204                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124736477                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18501368                       # Number of memory references committed
system.switch_cpus2.commit.loads             11309407                       # Number of loads committed
system.switch_cpus2.commit.membars              17292                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18097846                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112295116                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2579961                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2865079                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           284045731                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301979942                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 512637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101194204                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124736477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101194204                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.408081                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.408081                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710186                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710186                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       618757880                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190975673                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144743180                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34584                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               142489671                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21952194                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18096599                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1949649                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8803486                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8402763                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2297294                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85620                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    106748353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120608650                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21952194                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10700057                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25179896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5789928                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3569332                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12380150                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1613494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    139305141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.062901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.483485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       114125245     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1295313      0.93%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1845831      1.33%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2427680      1.74%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2728256      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2035275      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1175653      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1720834      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11951054      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    139305141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.154062                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.846438                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       105566194                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5146148                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24727369                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58106                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3807322                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3506707                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     145499453                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3807322                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       106293766                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1059378                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2768157                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24060559                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1315952                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144554682                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          957                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        264919                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       544244                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          729                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    201557079                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    675310880                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    675310880                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164587117                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36969932                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38030                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21962                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3953994                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13723780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7138400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118170                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1559044                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140573483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131468459                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25278                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20367150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48160949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5855                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    139305141                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.943744                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504904                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83710944     60.09%     60.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22367510     16.06%     76.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12382068      8.89%     85.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8014370      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7369881      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2942392      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1766227      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       509135      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       242614      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    139305141                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          63270     22.61%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94699     33.85%     56.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       121824     43.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    110382609     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2011810      1.53%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16067      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11973687      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7084286      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131468459                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.922653                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             279793                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002128                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    402547129                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    160978955                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128990542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131748252                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323293                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2862535                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       176682                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          294                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3807322                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         805419                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       107870                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140611474                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1267657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13723780                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7138400                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21923                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1140268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1111193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2251461                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129716605                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11811818                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1751853                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18894821                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18170061                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7083003                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.910358                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128990778                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128990542                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75553951                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        205312678                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.905262                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.367995                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96391066                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118468702                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22150273                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1981586                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    135497819                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.874322                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.682229                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     87482655     64.56%     64.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23087252     17.04%     81.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9062582      6.69%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4666364      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4072708      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1951424      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1696222      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       796986      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2681626      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    135497819                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96391066                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118468702                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17822959                       # Number of memory references committed
system.switch_cpus3.commit.loads             10861241                       # Number of loads committed
system.switch_cpus3.commit.membars              16068                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16991054                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106783612                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2417264                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2681626                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           273435168                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          285045337                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3184530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96391066                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118468702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96391066                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.478246                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.478246                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.676478                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.676478                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       584466223                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178956758                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136323526                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32136                       # number of misc regfile writes
system.l20.replacements                         20114                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737751                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28306                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.063414                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.060207                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.408969                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3505.468683                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4475.062141                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024910                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000904                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.427914                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.546272                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52972                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52972                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19725                       # number of Writeback hits
system.l20.Writeback_hits::total                19725                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52972                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52972                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52972                       # number of overall hits
system.l20.overall_hits::total                  52972                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20100                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20113                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20100                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20113                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20100                       # number of overall misses
system.l20.overall_misses::total                20113                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3325366                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5961143194                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5964468560                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3325366                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5961143194                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5964468560                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3325366                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5961143194                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5964468560                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73072                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73085                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19725                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19725                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73072                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73085                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73072                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73085                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.275071                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.275200                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.275071                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.275200                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.275071                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.275200                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 255797.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 296574.288259                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 296547.932183                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 255797.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 296574.288259                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 296547.932183                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 255797.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 296574.288259                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 296547.932183                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3614                       # number of writebacks
system.l20.writebacks::total                     3614                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20100                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20113                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20100                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20113                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20100                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20113                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2495099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4677204418                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4679699517                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2495099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4677204418                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4679699517                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2495099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4677204418                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4679699517                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.275071                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.275200                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.275071                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.275200                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.275071                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.275200                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191930.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 232696.737214                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 232670.388157                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 191930.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 232696.737214                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 232670.388157                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 191930.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 232696.737214                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 232670.388157                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5212                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          358470                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13404                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.743509                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          268.104318                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.037421                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2495.492086                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5416.366175                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032728                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001469                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.304625                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.661178                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34125                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34125                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10400                       # number of Writeback hits
system.l21.Writeback_hits::total                10400                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34125                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34125                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34125                       # number of overall hits
system.l21.overall_hits::total                  34125                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5198                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5212                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5198                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5212                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5198                       # number of overall misses
system.l21.overall_misses::total                 5212                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4050535                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1769115446                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1773165981                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4050535                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1769115446                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1773165981                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4050535                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1769115446                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1773165981                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39323                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39337                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10400                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10400                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39323                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39337                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39323                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39337                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132187                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132496                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132187                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132496                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132187                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132496                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 289323.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 340345.410927                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 340208.361665                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 289323.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 340345.410927                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 340208.361665                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 289323.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 340345.410927                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 340208.361665                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3450                       # number of writebacks
system.l21.writebacks::total                     3450                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5198                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5212                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5198                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5212                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5198                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5212                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3155577                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1436695354                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1439850931                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3155577                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1436695354                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1439850931                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3155577                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1436695354                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1439850931                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132187                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132496                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132187                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132496                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132187                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132496                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 225398.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 276393.873413                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 276256.893899                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 225398.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 276393.873413                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 276256.893899                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 225398.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 276393.873413                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 276256.893899                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4372                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          314760                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12564                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.052531                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          384.116378                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.868203                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2109.033973                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5684.981445                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046889                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001693                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.257450                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693967                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29046                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29046                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9489                       # number of Writeback hits
system.l22.Writeback_hits::total                 9489                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29046                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29046                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29046                       # number of overall hits
system.l22.overall_hits::total                  29046                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4357                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4372                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4357                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4372                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4357                       # number of overall misses
system.l22.overall_misses::total                 4372                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3897779                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1291066550                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1294964329                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3897779                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1291066550                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1294964329                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3897779                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1291066550                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1294964329                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33403                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33418                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9489                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9489                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33403                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33418                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33403                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33418                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130437                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.130828                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130437                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.130828                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130437                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.130828                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 259851.933333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296320.071150                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 296194.951738                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 259851.933333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296320.071150                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 296194.951738                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 259851.933333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296320.071150                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 296194.951738                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2884                       # number of writebacks
system.l22.writebacks::total                     2884                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4357                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4372                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4357                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4372                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4357                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4372                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2940058                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1012701964                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1015642022                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2940058                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1012701964                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1015642022                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2940058                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1012701964                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1015642022                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130437                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.130828                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130437                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.130828                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130437                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.130828                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 196003.866667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232431.022263                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232306.043458                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 196003.866667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232431.022263                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232306.043458                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 196003.866667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232431.022263                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232306.043458                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9339                       # number of replacements
system.l23.tagsinuse                      8191.970751                       # Cycle average of tags in use
system.l23.total_refs                          554162                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17531                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.610404                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          368.964883                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.902852                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3953.258314                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3861.844701                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.045040                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000965                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482575                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.471417                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41246                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41246                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24373                       # number of Writeback hits
system.l23.Writeback_hits::total                24373                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41246                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41246                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41246                       # number of overall hits
system.l23.overall_hits::total                  41246                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9319                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9332                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9325                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9338                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9325                       # number of overall misses
system.l23.overall_misses::total                 9338                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3970090                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2974165229                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2978135319                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2056328                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2056328                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3970090                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2976221557                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2980191647                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3970090                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2976221557                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2980191647                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        50565                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              50578                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24373                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24373                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        50571                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50584                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        50571                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50584                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.184297                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184507                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184394                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184604                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184394                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184604                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 305391.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 319150.684516                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 319131.517252                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 342721.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 342721.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 305391.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 319165.850617                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 319146.674556                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 305391.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 319165.850617                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 319146.674556                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6110                       # number of writebacks
system.l23.writebacks::total                     6110                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9319                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9332                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9325                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9338                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9325                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9338                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3139592                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2378502740                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2381642332                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1673194                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1673194                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3139592                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2380175934                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2383315526                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3139592                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2380175934                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2383315526                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184297                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184507                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184394                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184604                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184394                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184604                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 241507.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 255231.542011                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 255212.423060                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 278865.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 278865.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 241507.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 255246.748954                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 255227.621118                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 241507.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 255246.748954                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 255227.621118                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996528                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011926630                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040174.657258                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996528                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11919013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11919013                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11919013                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11919013                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11919013                       # number of overall hits
system.cpu0.icache.overall_hits::total       11919013                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4158906                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4158906                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4158906                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4158906                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4158906                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4158906                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11919029                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11919029                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11919029                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11919029                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11919029                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11919029                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 259931.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 259931.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 259931.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 259931.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 259931.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 259931.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3440466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3440466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3440466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3440466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3440466                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3440466                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 264651.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 264651.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 264651.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 264651.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 264651.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 264651.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73072                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582789                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73328                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.034325                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.503904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.496096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900406                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099594                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592431                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20635                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20635                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585136                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585136                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585136                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585136                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177288                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177288                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177288                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177288                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177288                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177288                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25140590212                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25140590212                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25140590212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25140590212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25140590212                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25140590212                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762424                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762424                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762424                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762424                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018147                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010577                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010577                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010577                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010577                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 141806.496841                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 141806.496841                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 141806.496841                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 141806.496841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 141806.496841                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 141806.496841                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19725                       # number of writebacks
system.cpu0.dcache.writebacks::total            19725                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104216                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104216                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104216                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73072                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73072                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73072                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9592450699                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9592450699                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9592450699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9592450699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9592450699                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9592450699                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 131273.958548                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 131273.958548                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 131273.958548                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 131273.958548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 131273.958548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 131273.958548                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997461                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010040600                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181513.174946                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997461                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12140291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12140291                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12140291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12140291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12140291                       # number of overall hits
system.cpu1.icache.overall_hits::total       12140291                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4962041                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4962041                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4962041                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4962041                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4962041                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4962041                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12140308                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12140308                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12140308                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12140308                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12140308                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12140308                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 291884.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 291884.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 291884.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 291884.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 291884.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 291884.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4166735                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4166735                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4166735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4166735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4166735                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4166735                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 297623.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 297623.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 297623.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 297623.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 297623.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 297623.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39323                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167990099                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39579                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4244.425049                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.751005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.248995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905277                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094723                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9462026                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9462026                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7166043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7166043                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17166                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17166                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17166                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16628069                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16628069                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16628069                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16628069                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119164                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119164                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119164                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15731919348                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15731919348                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15731919348                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15731919348                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15731919348                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15731919348                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9581190                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9581190                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7166043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7166043                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17166                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16747233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16747233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16747233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16747233                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012437                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007115                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007115                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007115                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007115                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 132019.060689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 132019.060689                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132019.060689                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132019.060689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132019.060689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132019.060689                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10400                       # number of writebacks
system.cpu1.dcache.writebacks::total            10400                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79841                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79841                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79841                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79841                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39323                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39323                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39323                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4031563498                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4031563498                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4031563498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4031563498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4031563498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4031563498                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102524.311421                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102524.311421                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102524.311421                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102524.311421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102524.311421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102524.311421                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997273                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013723345                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198966.041215                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997273                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12427059                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12427059                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12427059                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12427059                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12427059                       # number of overall hits
system.cpu2.icache.overall_hits::total       12427059                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4328689                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4328689                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4328689                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4328689                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4328689                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4328689                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12427075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12427075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12427075                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12427075                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12427075                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12427075                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 270543.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 270543.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 270543.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 270543.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 270543.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 270543.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4022479                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4022479                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4022479                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4022479                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4022479                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4022479                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 268165.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 268165.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 268165.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 268165.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 268165.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 268165.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33403                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162726676                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33659                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4834.566565                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.053559                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.946441                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902553                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097447                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9165166                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9165166                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7157378                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7157378                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17317                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17292                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17292                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16322544                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16322544                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16322544                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16322544                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85397                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85397                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85397                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85397                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85397                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85397                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8764944590                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8764944590                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8764944590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8764944590                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8764944590                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8764944590                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9250563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9250563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7157378                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7157378                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17292                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17292                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16407941                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16407941                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16407941                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16407941                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009232                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009232                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005205                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005205                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005205                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005205                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102637.617129                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102637.617129                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102637.617129                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102637.617129                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102637.617129                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102637.617129                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9489                       # number of writebacks
system.cpu2.dcache.writebacks::total             9489                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51994                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51994                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51994                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51994                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33403                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33403                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33403                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33403                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33403                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3222328070                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3222328070                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3222328070                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3222328070                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3222328070                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3222328070                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002036                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002036                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96468.223513                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96468.223513                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96468.223513                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96468.223513                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96468.223513                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96468.223513                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996667                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1010534404                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2037367.750000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996667                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12380128                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12380128                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12380128                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12380128                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12380128                       # number of overall hits
system.cpu3.icache.overall_hits::total       12380128                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5480274                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5480274                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5480274                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5480274                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5480274                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5480274                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12380150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12380150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12380150                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12380150                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12380150                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12380150                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 249103.363636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 249103.363636                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 249103.363636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 249103.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 249103.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 249103.363636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4078086                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4078086                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4078086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4078086                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4078086                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4078086                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 313698.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 313698.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 313698.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 313698.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 313698.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 313698.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 50571                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171436931                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50827                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3372.950027                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.168642                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.831358                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910815                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089185                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8791843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8791843                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6925471                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6925471                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16947                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16947                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16068                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16068                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15717314                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15717314                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15717314                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15717314                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       145522                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       145522                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3133                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3133                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       148655                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        148655                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       148655                       # number of overall misses
system.cpu3.dcache.overall_misses::total       148655                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19892326259                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19892326259                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    809827982                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    809827982                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20702154241                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20702154241                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20702154241                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20702154241                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8937365                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8937365                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6928604                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6928604                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16068                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16068                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15865969                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15865969                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15865969                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15865969                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016282                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016282                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000452                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000452                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009369                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009369                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009369                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009369                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136696.350098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136696.350098                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 258483.237153                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 258483.237153                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 139263.087289                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 139263.087289                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 139263.087289                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 139263.087289                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      4295165                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 204531.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24373                       # number of writebacks
system.cpu3.dcache.writebacks::total            24373                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        94957                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        94957                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3127                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3127                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        98084                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        98084                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        98084                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        98084                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        50565                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        50565                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        50571                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        50571                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        50571                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        50571                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5752003787                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5752003787                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2106128                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2106128                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5754109915                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5754109915                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5754109915                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5754109915                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005658                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005658                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003187                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003187                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003187                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003187                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 113754.648215                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113754.648215                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 351021.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 351021.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 113782.798738                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113782.798738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 113782.798738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113782.798738                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
