{
  "design": {
    "design_info": {
      "boundary_crc": "0xE9BBF46F3C76E8FC",
      "device": "xcu280-fsvh2892-2L-e",
      "gen_directory": "../../../../rtl_kernel_wizard_0_ex.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "cmac_usplus_0": "",
      "cmac_usplus_1": "",
      "dsp_send_0": "",
      "dsp_send_1": "",
      "embedded_test_ip_wra_0": "",
      "embedded_test_ip_wra_1": "",
      "ila_0": "",
      "ila_1": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "serial_pipe_0": "",
      "serial_pipe_1": "",
      "serial_pipe_2": "",
      "udp_core_eval_0": "",
      "udp_core_eval_1": "",
      "util_vector_logic_0": "",
      "util_vector_logic_2": "",
      "util_vector_logic_4": "",
      "util_vector_logic_9": "",
      "util_vector_logic_10": "",
      "util_vector_logic_11": "",
      "util_vector_logic_12": "",
      "util_vector_logic_13": "",
      "util_vector_logic_15": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "smartconnect_0": "",
      "rtl_kernel_wizard_0_0": "",
      "smartconnect_1": "",
      "util_vector_logic_5": "",
      "util_vector_logic_6": ""
    },
    "interface_ports": {
      "S00_AXI_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S00_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "gt_ref_clk_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "gt_ref_clk_1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "gt_serial_port_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "gt_serial_port_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI_0"
          },
          "ASSOCIATED_RESET": {
            "value": "locked",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "interrupt_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "scalar00_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "axi00_ptr0_0": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "ap_start_0": {
        "direction": "O"
      },
      "ap_idle_0": {
        "direction": "I"
      },
      "ap_ready_0": {
        "direction": "I"
      },
      "ap_done_0": {
        "direction": "I"
      },
      "ACLK_EN_0": {
        "direction": "I"
      },
      "ARESET_0": {
        "direction": "I"
      },
      "locked": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "cmac_usplus_0": {
        "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
        "xci_name": "design_1_cmac_usplus_0_0",
        "xci_path": "ip/design_1_cmac_usplus_0_0/design_1_cmac_usplus_0_0.xci",
        "inst_hier_path": "cmac_usplus_0",
        "parameters": {
          "CMAC_CAUI4_MODE": {
            "value": "1"
          },
          "CMAC_CORE_SELECT": {
            "value": "CMACE4_X0Y5"
          },
          "GT_GROUP_SELECT": {
            "value": "X0Y40~X0Y43"
          },
          "GT_REF_CLK_FREQ": {
            "value": "156.25"
          },
          "NUM_LANES": {
            "value": "4x25"
          },
          "PLL_TYPE": {
            "value": "QPLL0"
          },
          "RX_FLOW_CONTROL": {
            "value": "0"
          },
          "RX_GT_BUFFER": {
            "value": "1"
          },
          "TX_FLOW_CONTROL": {
            "value": "0"
          },
          "USER_INTERFACE": {
            "value": "AXIS"
          }
        }
      },
      "cmac_usplus_1": {
        "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
        "xci_name": "design_1_cmac_usplus_1_0",
        "xci_path": "ip/design_1_cmac_usplus_1_0/design_1_cmac_usplus_1_0.xci",
        "inst_hier_path": "cmac_usplus_1",
        "parameters": {
          "CMAC_CAUI4_MODE": {
            "value": "1"
          },
          "CMAC_CORE_SELECT": {
            "value": "CMACE4_X0Y7"
          },
          "GT_GROUP_SELECT": {
            "value": "X0Y44~X0Y47"
          },
          "GT_REF_CLK_FREQ": {
            "value": "156.25"
          },
          "NUM_LANES": {
            "value": "4x25"
          },
          "PLL_TYPE": {
            "value": "QPLL1"
          },
          "RX_FLOW_CONTROL": {
            "value": "0"
          },
          "RX_GT_BUFFER": {
            "value": "1"
          },
          "TX_FLOW_CONTROL": {
            "value": "0"
          },
          "USER_INTERFACE": {
            "value": "AXIS"
          }
        }
      },
      "dsp_send_0": {
        "vlnv": "xilinx.com:module_ref:dsp_send:1.0",
        "xci_name": "design_1_dsp_send_0_0",
        "xci_path": "ip/design_1_dsp_send_0_0/design_1_dsp_send_0_0.xci",
        "inst_hier_path": "dsp_send_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dsp_send",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265625",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_cmac_usplus_0_0_gt_txusrclk2",
                "value_src": "default_prop"
              }
            }
          },
          "xst": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "usr_tx_xr": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "usr_rx_xr": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "ctl_tx_exable": {
            "direction": "O"
          },
          "ctl_tx_send_rfi": {
            "direction": "O"
          },
          "ctl_rx_exable": {
            "direction": "O"
          },
          "stat_rx_aligned": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "state": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "core_xeset": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "dsp_send_1": {
        "vlnv": "xilinx.com:module_ref:dsp_send:1.0",
        "xci_name": "design_1_dsp_send_1_0",
        "xci_path": "ip/design_1_dsp_send_1_0/design_1_dsp_send_1_0.xci",
        "inst_hier_path": "dsp_send_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dsp_send",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265625",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_cmac_usplus_1_0_gt_txusrclk2",
                "value_src": "default_prop"
              }
            }
          },
          "xst": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "usr_tx_xr": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "usr_rx_xr": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "ctl_tx_exable": {
            "direction": "O"
          },
          "ctl_tx_send_rfi": {
            "direction": "O"
          },
          "ctl_rx_exable": {
            "direction": "O"
          },
          "stat_rx_aligned": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "state": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "core_xeset": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "embedded_test_ip_wra_0": {
        "vlnv": "stfc_tech:user:embedded_test_ip_wrapper:1.0",
        "xci_name": "design_1_embedded_test_ip_wra_0_0",
        "xci_path": "ip/design_1_embedded_test_ip_wra_0_0/design_1_embedded_test_ip_wra_0_0.xci",
        "inst_hier_path": "embedded_test_ip_wra_0"
      },
      "embedded_test_ip_wra_1": {
        "vlnv": "stfc_tech:user:embedded_test_ip_wrapper:1.0",
        "xci_name": "design_1_embedded_test_ip_wra_1_0",
        "xci_path": "ip/design_1_embedded_test_ip_wra_1_0/design_1_embedded_test_ip_wra_1_0.xci",
        "inst_hier_path": "embedded_test_ip_wra_1"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip/design_1_ila_0_0/design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "false"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "3"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "17"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_WIDTH": {
            "value": "4"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_WIDTH": {
            "value": "4"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_1_0",
        "xci_path": "ip/design_1_ila_1_0/design_1_ila_1_0.xci",
        "inst_hier_path": "ila_1",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "false"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "true"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "3"
          },
          "C_MONITOR_TYPE": {
            "value": "AXI"
          },
          "C_NUM_OF_PROBES": {
            "value": "19"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_WIDTH": {
            "value": "1"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_WIDTH": {
            "value": "1"
          },
          "C_PROBE15_MU_CNT": {
            "value": "1"
          },
          "C_PROBE16_MU_CNT": {
            "value": "1"
          },
          "C_PROBE17_MU_CNT": {
            "value": "1"
          },
          "C_PROBE18_MU_CNT": {
            "value": "1"
          },
          "C_PROBE19_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE20_MU_CNT": {
            "value": "1"
          },
          "C_PROBE21_MU_CNT": {
            "value": "1"
          },
          "C_PROBE22_MU_CNT": {
            "value": "1"
          },
          "C_PROBE23_MU_CNT": {
            "value": "1"
          },
          "C_PROBE24_MU_CNT": {
            "value": "1"
          },
          "C_PROBE25_MU_CNT": {
            "value": "1"
          },
          "C_PROBE26_MU_CNT": {
            "value": "1"
          },
          "C_PROBE27_MU_CNT": {
            "value": "1"
          },
          "C_PROBE28_MU_CNT": {
            "value": "1"
          },
          "C_PROBE29_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE30_MU_CNT": {
            "value": "1"
          },
          "C_PROBE31_MU_CNT": {
            "value": "1"
          },
          "C_PROBE32_MU_CNT": {
            "value": "1"
          },
          "C_PROBE33_MU_CNT": {
            "value": "1"
          },
          "C_PROBE34_MU_CNT": {
            "value": "1"
          },
          "C_PROBE35_MU_CNT": {
            "value": "1"
          },
          "C_PROBE36_MU_CNT": {
            "value": "1"
          },
          "C_PROBE37_MU_CNT": {
            "value": "1"
          },
          "C_PROBE38_MU_CNT": {
            "value": "1"
          },
          "C_PROBE39_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE40_MU_CNT": {
            "value": "1"
          },
          "C_PROBE41_MU_CNT": {
            "value": "1"
          },
          "C_PROBE42_MU_CNT": {
            "value": "1"
          },
          "C_PROBE43_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_1_0",
        "xci_path": "ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "serial_pipe_0": {
        "vlnv": "xilinx.com:module_ref:serial_pipe:1.0",
        "xci_name": "design_1_serial_pipe_0_0",
        "xci_path": "ip/design_1_serial_pipe_0_0/design_1_serial_pipe_0_0.xci",
        "inst_hier_path": "serial_pipe_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "serial_pipe",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265625",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_cmac_usplus_0_0_gt_txusrclk2",
                "value_src": "default_prop"
              }
            }
          },
          "rst_s_n": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "serial_in": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "serial_out": {
            "direction": "O"
          }
        }
      },
      "serial_pipe_1": {
        "vlnv": "xilinx.com:module_ref:serial_pipe:1.0",
        "xci_name": "design_1_serial_pipe_1_0",
        "xci_path": "ip/design_1_serial_pipe_1_0/design_1_serial_pipe_1_0.xci",
        "inst_hier_path": "serial_pipe_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "serial_pipe",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265625",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_cmac_usplus_1_0_gt_txusrclk2",
                "value_src": "default_prop"
              }
            }
          },
          "rst_s_n": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "serial_in": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "serial_out": {
            "direction": "O"
          }
        }
      },
      "serial_pipe_2": {
        "vlnv": "xilinx.com:module_ref:serial_pipe:1.0",
        "xci_name": "design_1_serial_pipe_2_0",
        "xci_path": "ip/design_1_serial_pipe_2_0/design_1_serial_pipe_2_0.xci",
        "inst_hier_path": "serial_pipe_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "serial_pipe",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "322265625",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_cmac_usplus_1_0_gt_txusrclk2",
                "value_src": "default_prop"
              }
            }
          },
          "rst_s_n": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "serial_in": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "serial_out": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "udp_core_eval_0": {
        "vlnv": "stfc_tech:user:udp_core_eval:1.0",
        "xci_name": "design_1_udp_core_eval_0_0",
        "xci_path": "ip/design_1_udp_core_eval_0_0/design_1_udp_core_eval_0_0.xci",
        "inst_hier_path": "udp_core_eval_0"
      },
      "udp_core_eval_1": {
        "vlnv": "stfc_tech:user:udp_core_eval:1.0",
        "xci_name": "design_1_udp_core_eval_1_0",
        "xci_path": "ip/design_1_udp_core_eval_1_0/design_1_udp_core_eval_1_0.xci",
        "inst_hier_path": "udp_core_eval_1"
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_2_0",
        "xci_path": "ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_4_0",
        "xci_path": "ip/design_1_util_vector_logic_4_0/design_1_util_vector_logic_4_0.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_9": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_9_0",
        "xci_path": "ip/design_1_util_vector_logic_9_0/design_1_util_vector_logic_9_0.xci",
        "inst_hier_path": "util_vector_logic_9",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_10": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_10_0",
        "xci_path": "ip/design_1_util_vector_logic_10_0/design_1_util_vector_logic_10_0.xci",
        "inst_hier_path": "util_vector_logic_10",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_11": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_11_0",
        "xci_path": "ip/design_1_util_vector_logic_11_0/design_1_util_vector_logic_11_0.xci",
        "inst_hier_path": "util_vector_logic_11",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_12": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_12_0",
        "xci_path": "ip/design_1_util_vector_logic_12_0/design_1_util_vector_logic_12_0.xci",
        "inst_hier_path": "util_vector_logic_12",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_13": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_13_0",
        "xci_path": "ip/design_1_util_vector_logic_13_0/design_1_util_vector_logic_13_0.xci",
        "inst_hier_path": "util_vector_logic_13",
        "parameters": {
          "C_OPERATION": {
            "value": "and"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_15": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_15_0",
        "xci_path": "ip/design_1_util_vector_logic_15_0/design_1_util_vector_logic_15_0.xci",
        "inst_hier_path": "util_vector_logic_15",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "xci_path": "ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          }
        }
      },
      "rtl_kernel_wizard_0_0": {
        "vlnv": "xilinx.com:module_ref:rtl_kernel_wizard_0_control_s_axi:1.0",
        "xci_name": "design_1_rtl_kernel_wizard_0_0_0",
        "xci_path": "ip/design_1_rtl_kernel_wizard_0_0_0/design_1_rtl_kernel_wizard_0_0_0.xci",
        "inst_hier_path": "rtl_kernel_wizard_0_0",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rtl_kernel_wizard_0_control_s_axi",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_aximm": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "12",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "design_1_aclk_0",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "AWADDR",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "ARADDR",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_aximm",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_aclk_0",
                "value_src": "default_prop"
              }
            }
          },
          "ARESET": {
            "direction": "I"
          },
          "ACLK_EN": {
            "direction": "I"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "scalar00": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "axi00_ptr0": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ap_start": {
            "direction": "O"
          },
          "ap_done": {
            "direction": "I"
          },
          "ap_ready": {
            "direction": "I"
          },
          "ap_idle": {
            "direction": "I"
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_1_1",
        "xci_path": "ip/design_1_smartconnect_1_1/design_1_smartconnect_1_1.xci",
        "inst_hier_path": "smartconnect_1",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_4_1",
        "xci_path": "ip/design_1_util_vector_logic_4_1/design_1_util_vector_logic_4_1.xci",
        "inst_hier_path": "util_vector_logic_5",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_6": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_5_0",
        "xci_path": "ip/design_1_util_vector_logic_5_0/design_1_util_vector_logic_5_0.xci",
        "inst_hier_path": "util_vector_logic_6",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "embedded_test_ip_wra_1_gen_axi4s_m": {
        "interface_ports": [
          "embedded_test_ip_wra_1/gen_axi4s_m",
          "udp_core_eval_1/udp_axis_s"
        ]
      },
      "udp_core_eval_0_udp_axis_m": {
        "interface_ports": [
          "embedded_test_ip_wra_0/chk_axi4s_s",
          "udp_core_eval_0/udp_axis_m"
        ]
      },
      "S00_AXI_0_1": {
        "interface_ports": [
          "S00_AXI_0",
          "smartconnect_1/S00_AXI",
          "ila_1/SLOT_0_AXI"
        ]
      },
      "cmac_usplus_1_gt_serial_port": {
        "interface_ports": [
          "gt_serial_port_0",
          "cmac_usplus_0/gt_serial_port"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "gt_ref_clk_0",
          "cmac_usplus_0/gt_ref_clk"
        ]
      },
      "embedded_test_ip_wra_0_gen_axi4s_m": {
        "interface_ports": [
          "embedded_test_ip_wra_0/gen_axi4s_m",
          "udp_core_eval_0/udp_axis_s"
        ]
      },
      "udp_core_eval_1_udp_axis_m": {
        "interface_ports": [
          "embedded_test_ip_wra_1/chk_axi4s_s",
          "udp_core_eval_1/udp_axis_m"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "rtl_kernel_wizard_0_0/interface_aximm",
          "smartconnect_1/M00_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "embedded_test_ip_wra_1/axi4lite"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "embedded_test_ip_wra_0/axi4lite"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "udp_core_eval_1/axi4lite"
        ]
      },
      "smartconnect_1_M01_AXI": {
        "interface_ports": [
          "smartconnect_1/M01_AXI",
          "smartconnect_0/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "udp_core_eval_0/axi4lite"
        ]
      },
      "udp_core_eval_1_tx_axis_m": {
        "interface_ports": [
          "cmac_usplus_1/axis_tx",
          "udp_core_eval_1/tx_axis_m"
        ]
      },
      "cmac_usplus_1_axis_rx": {
        "interface_ports": [
          "cmac_usplus_0/axis_rx",
          "udp_core_eval_0/rx_axis_s"
        ]
      },
      "cmac_usplus_0_axis_rx": {
        "interface_ports": [
          "cmac_usplus_1/axis_rx",
          "udp_core_eval_1/rx_axis_s"
        ]
      },
      "cmac_usplus_0_gt_serial_port": {
        "interface_ports": [
          "gt_serial_port_1",
          "cmac_usplus_1/gt_serial_port"
        ]
      },
      "gt_ref_clk_1_1": {
        "interface_ports": [
          "gt_ref_clk_1",
          "cmac_usplus_1/gt_ref_clk"
        ]
      },
      "udp_core_eval_0_tx_axis_m": {
        "interface_ports": [
          "cmac_usplus_0/axis_tx",
          "udp_core_eval_0/tx_axis_m"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "cmac_usplus_0/stat_rx_aligned",
          "dsp_send_0/stat_rx_aligned",
          "ila_0/probe0",
          "util_vector_logic_0/Op1"
        ]
      },
      "Net1": {
        "ports": [
          "serial_pipe_0/serial_out",
          "embedded_test_ip_wra_0/chk_axi4s_s_rst",
          "embedded_test_ip_wra_0/gen_axi4s_m_rst",
          "udp_core_eval_0/rx_axis_s_rst",
          "udp_core_eval_0/tx_axis_m_rst"
        ]
      },
      "Net2": {
        "ports": [
          "xlconstant_0/dout",
          "serial_pipe_0/en",
          "serial_pipe_0/rst_s_n"
        ]
      },
      "axi4lite_aclk_0_1": {
        "ports": [
          "aclk_0",
          "embedded_test_ip_wra_0/axi4lite_aclk",
          "embedded_test_ip_wra_1/axi4lite_aclk",
          "ila_0/clk",
          "ila_1/clk",
          "udp_core_eval_0/axi4lite_aclk",
          "udp_core_eval_1/axi4lite_aclk",
          "smartconnect_0/aclk",
          "smartconnect_1/aclk",
          "rtl_kernel_wizard_0_0/ACLK",
          "cmac_usplus_0/drp_clk",
          "cmac_usplus_0/init_clk",
          "cmac_usplus_1/drp_clk",
          "cmac_usplus_1/init_clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "cmac_usplus_0_stat_rx_local_fault": {
        "ports": [
          "cmac_usplus_1/stat_rx_local_fault",
          "ila_0/probe10"
        ]
      },
      "cmac_usplus_0_stat_rx_remote_fault": {
        "ports": [
          "cmac_usplus_1/stat_rx_remote_fault",
          "ila_0/probe11"
        ]
      },
      "cmac_usplus_0_stat_rx_status": {
        "ports": [
          "cmac_usplus_1/stat_rx_status",
          "ila_0/probe12"
        ]
      },
      "cmac_usplus_0_usr_tx_reset": {
        "ports": [
          "cmac_usplus_1/usr_tx_reset",
          "dsp_send_1/usr_tx_xr",
          "ila_0/probe9"
        ]
      },
      "cmac_usplus_1_gt_txusrclk2": {
        "ports": [
          "cmac_usplus_1/gt_txusrclk2",
          "cmac_usplus_1/rx_clk",
          "dsp_send_1/clk",
          "embedded_test_ip_wra_1/chk_axi4s_s_clk",
          "embedded_test_ip_wra_1/gen_axi4s_m_clk",
          "serial_pipe_1/clk",
          "serial_pipe_2/clk",
          "udp_core_eval_1/rx_axis_s_clk",
          "udp_core_eval_1/rx_core_clk",
          "udp_core_eval_1/tx_axis_m_clk",
          "udp_core_eval_1/tx_core_clk"
        ]
      },
      "cmac_usplus_1_stat_rx_aligned": {
        "ports": [
          "cmac_usplus_1/stat_rx_aligned",
          "dsp_send_1/stat_rx_aligned",
          "ila_0/probe7",
          "util_vector_logic_2/Op1",
          "util_vector_logic_9/Op1",
          "util_vector_logic_9/Op2"
        ]
      },
      "cmac_usplus_1_stat_rx_local_fault": {
        "ports": [
          "cmac_usplus_0/stat_rx_local_fault",
          "ila_0/probe3"
        ]
      },
      "cmac_usplus_1_stat_rx_remote_fault": {
        "ports": [
          "cmac_usplus_0/stat_rx_remote_fault",
          "ila_0/probe4"
        ]
      },
      "cmac_usplus_1_stat_rx_status": {
        "ports": [
          "cmac_usplus_0/stat_rx_status",
          "ila_0/probe5"
        ]
      },
      "cmac_usplus_1_usr_rx_reset": {
        "ports": [
          "cmac_usplus_1/usr_rx_reset",
          "dsp_send_1/usr_rx_xr",
          "ila_0/probe8"
        ]
      },
      "cmac_usplus_1_usr_rx_reset1": {
        "ports": [
          "cmac_usplus_0/usr_rx_reset",
          "dsp_send_0/usr_rx_xr",
          "ila_0/probe1"
        ]
      },
      "cmac_usplus_1_usr_tx_reset": {
        "ports": [
          "cmac_usplus_0/usr_tx_reset",
          "dsp_send_0/usr_tx_xr",
          "ila_0/probe2"
        ]
      },
      "cmac_usplus_2_gt_txusrclk2": {
        "ports": [
          "cmac_usplus_0/gt_txusrclk2",
          "cmac_usplus_0/rx_clk",
          "dsp_send_0/clk",
          "embedded_test_ip_wra_0/chk_axi4s_s_clk",
          "embedded_test_ip_wra_0/gen_axi4s_m_clk",
          "serial_pipe_0/clk",
          "udp_core_eval_0/rx_axis_s_clk",
          "udp_core_eval_0/rx_core_clk",
          "udp_core_eval_0/tx_axis_m_clk",
          "udp_core_eval_0/tx_core_clk"
        ]
      },
      "dsp_send_0_ctl_rx_enable": {
        "ports": [
          "dsp_send_1/ctl_rx_exable",
          "cmac_usplus_1/ctl_rx_enable"
        ]
      },
      "dsp_send_0_ctl_tx_enable": {
        "ports": [
          "dsp_send_1/ctl_tx_exable",
          "cmac_usplus_1/ctl_tx_enable"
        ]
      },
      "dsp_send_0_ctl_tx_send_rfi": {
        "ports": [
          "dsp_send_1/ctl_tx_send_rfi",
          "cmac_usplus_1/ctl_tx_send_rfi"
        ]
      },
      "dsp_send_0_state": {
        "ports": [
          "dsp_send_0/state",
          "ila_0/probe13"
        ]
      },
      "dsp_send_1_state": {
        "ports": [
          "dsp_send_1/state",
          "ila_0/probe14"
        ]
      },
      "dsp_send_2_ctl_rx_exable": {
        "ports": [
          "dsp_send_0/ctl_rx_exable",
          "cmac_usplus_0/ctl_rx_enable"
        ]
      },
      "dsp_send_2_ctl_tx_exable": {
        "ports": [
          "dsp_send_0/ctl_tx_exable",
          "cmac_usplus_0/ctl_tx_enable"
        ]
      },
      "dsp_send_2_ctl_tx_send_rfi": {
        "ports": [
          "dsp_send_0/ctl_tx_send_rfi",
          "cmac_usplus_0/ctl_tx_send_rfi"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "util_vector_logic_12/Op2"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "proc_sys_reset_1/peripheral_reset",
          "util_vector_logic_11/Op2"
        ]
      },
      "serial_pipe_1_serial_out": {
        "ports": [
          "serial_pipe_1/serial_out",
          "embedded_test_ip_wra_1/chk_axi4s_s_rst",
          "embedded_test_ip_wra_1/gen_axi4s_m_rst",
          "udp_core_eval_1/rx_axis_s_rst",
          "udp_core_eval_1/tx_axis_m_rst"
        ]
      },
      "serial_pipe_2_serial_out": {
        "ports": [
          "serial_pipe_2/serial_out",
          "util_vector_logic_15/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "serial_pipe_0/serial_in"
        ]
      },
      "util_vector_logic_10_Res": {
        "ports": [
          "util_vector_logic_10/Res",
          "serial_pipe_2/serial_in",
          "util_vector_logic_13/Op2"
        ]
      },
      "util_vector_logic_11_Res": {
        "ports": [
          "util_vector_logic_11/Res",
          "cmac_usplus_1/sys_reset",
          "ila_0/probe15"
        ]
      },
      "util_vector_logic_12_Res": {
        "ports": [
          "util_vector_logic_12/Res",
          "cmac_usplus_0/sys_reset",
          "ila_0/probe16"
        ]
      },
      "util_vector_logic_15_Res": {
        "ports": [
          "util_vector_logic_15/Res",
          "util_vector_logic_13/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "serial_pipe_1/serial_in",
          "util_vector_logic_10/Op1"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "dsp_send_0/xst",
          "dsp_send_1/xst",
          "util_vector_logic_11/Op1",
          "util_vector_logic_12/Op1"
        ]
      },
      "util_vector_logic_9_Res": {
        "ports": [
          "util_vector_logic_9/Res",
          "util_vector_logic_10/Op2"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "serial_pipe_1/en",
          "serial_pipe_1/rst_s_n"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "serial_pipe_2/en",
          "serial_pipe_2/rst_s_n"
        ]
      },
      "rtl_kernel_wizard_0_0_interrupt": {
        "ports": [
          "rtl_kernel_wizard_0_0/interrupt",
          "interrupt_0"
        ]
      },
      "rtl_kernel_wizard_0_0_scalar00": {
        "ports": [
          "rtl_kernel_wizard_0_0/scalar00",
          "scalar00_0"
        ]
      },
      "rtl_kernel_wizard_0_0_axi00_ptr0": {
        "ports": [
          "rtl_kernel_wizard_0_0/axi00_ptr0",
          "axi00_ptr0_0"
        ]
      },
      "rtl_kernel_wizard_0_0_ap_start": {
        "ports": [
          "rtl_kernel_wizard_0_0/ap_start",
          "ap_start_0"
        ]
      },
      "ap_idle_0_1": {
        "ports": [
          "ap_idle_0",
          "rtl_kernel_wizard_0_0/ap_idle"
        ]
      },
      "ap_ready_0_1": {
        "ports": [
          "ap_ready_0",
          "rtl_kernel_wizard_0_0/ap_ready"
        ]
      },
      "ap_done_0_1": {
        "ports": [
          "ap_done_0",
          "rtl_kernel_wizard_0_0/ap_done"
        ]
      },
      "ACLK_EN_0_1": {
        "ports": [
          "ACLK_EN_0",
          "rtl_kernel_wizard_0_0/ACLK_EN"
        ]
      },
      "axi4lite_aresetn_0_1": {
        "ports": [
          "locked",
          "embedded_test_ip_wra_0/axi4lite_aresetn",
          "embedded_test_ip_wra_1/axi4lite_aresetn",
          "ila_0/probe6",
          "udp_core_eval_0/axi4lite_aresetn",
          "udp_core_eval_1/axi4lite_aresetn",
          "util_vector_logic_4/Op1",
          "smartconnect_0/aresetn",
          "smartconnect_1/aresetn"
        ]
      },
      "ARESET_0_1": {
        "ports": [
          "ARESET_0",
          "rtl_kernel_wizard_0_0/ARESET"
        ]
      },
      "dsp_send_1_core_xeset": {
        "ports": [
          "dsp_send_1/core_xeset",
          "util_vector_logic_5/Op1"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "dsp_send_0_core_xeset": {
        "ports": [
          "dsp_send_0/core_xeset",
          "util_vector_logic_6/Op1"
        ]
      },
      "util_vector_logic_6_Res": {
        "ports": [
          "util_vector_logic_6/Res",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_embedded_test_ip_wra_0_reg0": {
                "address_block": "/embedded_test_ip_wra_0/axi4lite/reg0",
                "offset": "0x00006000",
                "range": "8K"
              },
              "SEG_embedded_test_ip_wra_1_reg0": {
                "address_block": "/embedded_test_ip_wra_1/axi4lite/reg0",
                "offset": "0x00008000",
                "range": "8K"
              },
              "SEG_rtl_kernel_wizard_0_0_reg0": {
                "address_block": "/rtl_kernel_wizard_0_0/interface_aximm/reg0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_udp_core_eval_0_reg0": {
                "address_block": "/udp_core_eval_0/axi4lite/reg0",
                "offset": "0x00002000",
                "range": "8K"
              },
              "SEG_udp_core_eval_1_reg0": {
                "address_block": "/udp_core_eval_1/axi4lite/reg0",
                "offset": "0x00004000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}