

================================================================
== Vitis HLS Report for 'conv3_Pipeline_IN_ROW_COL'
================================================================
* Date:           Sat Nov  4 18:42:54 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   258412|   258412|  2.584 ms|  2.584 ms|  258412|  258412|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- IN_ROW_COL  |   258410|   258410|        30|         19|         19|  13600|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 19, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 31 28 23 24 25 29 20 26 21 27 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 
20 --> 26 
21 --> 27 
22 --> 31 
23 --> 24 
24 --> 25 
25 --> 29 
26 --> 21 
27 --> 30 
28 --> 23 
29 --> 20 
30 --> 
31 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 32 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 33 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten25 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten81 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten81"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten25"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %r"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body84"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%r_2 = load i3 %r"   --->   Operation 45 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten25_load = load i10 %indvar_flatten25" [src/conv3.cpp:41]   --->   Operation 46 'load' 'indvar_flatten25_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten81_load = load i14 %indvar_flatten81" [src/conv3.cpp:39]   --->   Operation 47 'load' 'indvar_flatten81_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.83ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten81_load, i14 13600" [src/conv3.cpp:39]   --->   Operation 48 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%add_ln39_25 = add i14 %indvar_flatten81_load, i14 1" [src/conv3.cpp:39]   --->   Operation 49 'add' 'add_ln39_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc118, void %RELU.0.i.preheader.exitStub" [src/conv3.cpp:39]   --->   Operation 50 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv3.cpp:43]   --->   Operation 51 'load' 'col_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [src/conv3.cpp:39]   --->   Operation 52 'load' 'i_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln39 = add i6 %i_load, i6 1" [src/conv3.cpp:39]   --->   Operation 53 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_eq  i10 %indvar_flatten25_load, i10 425" [src/conv3.cpp:41]   --->   Operation 54 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.20ns)   --->   "%select_ln39 = select i1 %icmp_ln41, i3 0, i3 %r_2" [src/conv3.cpp:39]   --->   Operation 55 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%select_ln39_1 = select i1 %icmp_ln41, i6 %add_ln39, i6 %i_load" [src/conv3.cpp:39]   --->   Operation 56 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %select_ln39_1" [src/conv3.cpp:56]   --->   Operation 57 'zext' 'zext_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln39_1, i3 0" [src/conv3.cpp:56]   --->   Operation 58 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %tmp_8" [src/conv3.cpp:56]   --->   Operation 59 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln56_65 = add i10 %zext_ln56_1, i10 %zext_ln56" [src/conv3.cpp:56]   --->   Operation 60 'add' 'add_ln56_65' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i6 %select_ln39_1" [src/conv3.cpp:39]   --->   Operation 61 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%mul_ln39 = mul i11 %zext_ln39, i11 25" [src/conv3.cpp:39]   --->   Operation 62 'mul' 'mul_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln39_2_cast1 = zext i11 %mul_ln39" [src/conv3.cpp:39]   --->   Operation 63 'zext' 'select_ln39_2_cast1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_244 = trunc i11 %mul_ln39" [src/conv3.cpp:39]   --->   Operation 64 'trunc' 'empty_244' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i16 %weight_buffer_0, i64 0, i64 %select_ln39_2_cast1" [src/conv3.cpp:39]   --->   Operation 65 'getelementptr' 'weight_buffer_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:39]   --->   Operation 66 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%add_ln39_1 = add i10 %empty_244, i10 1" [src/conv3.cpp:39]   --->   Operation 67 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%add_ln39_1_cast = zext i10 %add_ln39_1" [src/conv3.cpp:39]   --->   Operation 68 'zext' 'add_ln39_1_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_1 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_1_cast" [src/conv3.cpp:39]   --->   Operation 69 'getelementptr' 'weight_buffer_0_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:39]   --->   Operation 70 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln41, i1 1" [src/conv3.cpp:39]   --->   Operation 71 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %col_load, i8 255" [src/conv3.cpp:43]   --->   Operation 72 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv3.cpp:39]   --->   Operation 73 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.67ns)   --->   "%indvars_iv_next600_dup = add i3 %select_ln39, i3 1" [src/conv3.cpp:39]   --->   Operation 74 'add' 'indvars_iv_next600_dup' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln39, i1 %icmp_ln41" [src/conv3.cpp:41]   --->   Operation 75 'or' 'or_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i8 0, i8 %col_load" [src/conv3.cpp:41]   --->   Operation 76 'select' 'select_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.20ns)   --->   "%select_ln41_1 = select i1 %and_ln39, i3 %indvars_iv_next600_dup, i3 %select_ln39" [src/conv3.cpp:41]   --->   Operation 77 'select' 'select_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i3 %select_ln41_1" [src/conv3.cpp:56]   --->   Operation 78 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.78ns)   --->   "%add_ln56_66 = add i10 %add_ln56_65, i10 %zext_ln56_2" [src/conv3.cpp:56]   --->   Operation 79 'add' 'add_ln56_66' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %add_ln56_66" [src/conv3.cpp:56]   --->   Operation 80 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56, i7 0" [src/conv3.cpp:56]   --->   Operation 81 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_66, i1 0" [src/conv3.cpp:56]   --->   Operation 82 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i11 %p_shl2" [src/conv3.cpp:56]   --->   Operation 83 'zext' 'zext_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.85ns)   --->   "%add_ln56_67 = add i16 %p_shl1, i16 %zext_ln56_3" [src/conv3.cpp:56]   --->   Operation 84 'add' 'add_ln56_67' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %select_ln41" [src/conv3.cpp:43]   --->   Operation 85 'zext' 'zext_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i8 %select_ln41" [src/conv3.cpp:43]   --->   Operation 86 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%icmp_ln43_2 = icmp_ult  i8 %select_ln41, i8 130" [src/conv3.cpp:43]   --->   Operation 87 'icmp' 'icmp_ln43_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln41, i8 126" [src/conv3.cpp:43]   --->   Operation 88 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln43_2, i8 %select_ln41, i8 %add_ln43" [src/conv3.cpp:43]   --->   Operation 89 'select' 'select_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln56_12 = zext i8 %select_ln43" [src/conv3.cpp:56]   --->   Operation 90 'zext' 'zext_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%add_ln56_76 = add i16 %add_ln56_67, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 91 'add' 'add_ln56_76' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln56_13 = zext i16 %add_ln56_76" [src/conv3.cpp:56]   --->   Operation 92 'zext' 'zext_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_13" [src/conv3.cpp:56]   --->   Operation 93 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_13" [src/conv3.cpp:56]   --->   Operation 94 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.76ns)   --->   "%icmp_ln43_1 = icmp_ugt  i8 %select_ln41, i8 129" [src/conv3.cpp:43]   --->   Operation 95 'icmp' 'icmp_ln43_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %trunc_ln43" [src/conv3.cpp:41]   --->   Operation 96 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i10 %tmp_4" [src/conv3.cpp:41]   --->   Operation 97 'zext' 'tmp_59_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_59_cast" [src/conv3.cpp:41]   --->   Operation 98 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_59_cast" [src/conv3.cpp:41]   --->   Operation 99 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7" [src/conv3.cpp:43]   --->   Operation 100 'bitselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355" [src/conv3.cpp:56]   --->   Operation 101 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 102 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360" [src/conv3.cpp:56]   --->   Operation 102 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln54 = add i8 %select_ln41, i8 1" [src/conv3.cpp:54]   --->   Operation 103 'add' 'add_ln54' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.77ns)   --->   "%add_ln56_60 = add i7 %trunc_ln43, i7 1" [src/conv3.cpp:56]   --->   Operation 104 'add' 'add_ln56_60' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_60" [src/conv3.cpp:41]   --->   Operation 105 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i10 %tmp_6" [src/conv3.cpp:41]   --->   Operation 106 'zext' 'tmp_61_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_61_cast" [src/conv3.cpp:41]   --->   Operation 107 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_61_cast" [src/conv3.cpp:41]   --->   Operation 108 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54, i32 7" [src/conv3.cpp:56]   --->   Operation 109 'bitselect' 'tmp_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.76ns)   --->   "%icmp_ln56_1 = icmp_ult  i8 %add_ln54, i8 130" [src/conv3.cpp:56]   --->   Operation 110 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln56_81 = add i8 %select_ln41, i8 127" [src/conv3.cpp:56]   --->   Operation 111 'add' 'add_ln56_81' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.39ns)   --->   "%select_ln56 = select i1 %icmp_ln56_1, i8 %add_ln54, i8 %add_ln56_81" [src/conv3.cpp:56]   --->   Operation 112 'select' 'select_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln56_18 = zext i8 %select_ln56" [src/conv3.cpp:56]   --->   Operation 113 'zext' 'zext_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.85ns)   --->   "%add_ln56_82 = add i16 %add_ln56_67, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 114 'add' 'add_ln56_82' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln56_19 = zext i16 %add_ln56_82" [src/conv3.cpp:56]   --->   Operation 115 'zext' 'zext_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_19" [src/conv3.cpp:56]   --->   Operation 116 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_19" [src/conv3.cpp:56]   --->   Operation 117 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.76ns)   --->   "%icmp_ln56 = icmp_ugt  i8 %add_ln54, i8 129" [src/conv3.cpp:56]   --->   Operation 118 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371" [src/conv3.cpp:56]   --->   Operation 119 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 120 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376" [src/conv3.cpp:56]   --->   Operation 120 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_2 : Operation 121 [1/1] (0.76ns)   --->   "%add_ln54_1 = add i9 %zext_ln43, i9 2" [src/conv3.cpp:54]   --->   Operation 121 'add' 'add_ln54_1' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.76ns)   --->   "%add_ln56_61 = add i8 %select_ln41, i8 2" [src/conv3.cpp:56]   --->   Operation 122 'add' 'add_ln56_61' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln56_61, i32 7" [src/conv3.cpp:56]   --->   Operation 123 'bitselect' 'tmp_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.77ns)   --->   "%icmp_ln56_2 = icmp_ult  i9 %add_ln54_1, i9 130" [src/conv3.cpp:56]   --->   Operation 124 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln56 = xor i8 %select_ln41, i8 128" [src/conv3.cpp:56]   --->   Operation 125 'xor' 'xor_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%sext_ln56_35 = sext i8 %xor_ln56" [src/conv3.cpp:56]   --->   Operation 126 'sext' 'sext_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %icmp_ln56_2, i9 %add_ln54_1, i9 %sext_ln56_35" [src/conv3.cpp:56]   --->   Operation 127 'select' 'select_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln56_30 = zext i9 %add_ln54_1" [src/conv3.cpp:56]   --->   Operation 128 'zext' 'zext_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.14ns)   --->   "%mul_ln56_75 = mul i19 %zext_ln56_30, i19 1009" [src/conv3.cpp:56]   --->   Operation 129 'mul' 'mul_ln56_75' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_75, i32 17" [src/conv3.cpp:56]   --->   Operation 130 'bitselect' 'tmp_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln56_63 = add i9 %zext_ln43, i9 3" [src/conv3.cpp:56]   --->   Operation 131 'add' 'add_ln56_63' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.76ns)   --->   "%add_ln56_64 = add i8 %select_ln41, i8 3" [src/conv3.cpp:56]   --->   Operation 132 'add' 'add_ln56_64' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln56_37 = zext i9 %add_ln56_63" [src/conv3.cpp:56]   --->   Operation 133 'zext' 'zext_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (2.14ns)   --->   "%mul_ln56_76 = mul i19 %zext_ln56_37, i19 1009" [src/conv3.cpp:56]   --->   Operation 134 'mul' 'mul_ln56_76' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_76, i32 17" [src/conv3.cpp:56]   --->   Operation 135 'bitselect' 'tmp_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.76ns)   --->   "%add_ln54_2 = add i9 %zext_ln43, i9 4" [src/conv3.cpp:54]   --->   Operation 136 'add' 'add_ln54_2' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln56_44 = zext i9 %add_ln54_2" [src/conv3.cpp:56]   --->   Operation 137 'zext' 'zext_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.14ns)   --->   "%mul_ln56_77 = mul i19 %zext_ln56_44, i19 1009" [src/conv3.cpp:56]   --->   Operation 138 'mul' 'mul_ln56_77' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_77, i32 17" [src/conv3.cpp:56]   --->   Operation 139 'bitselect' 'tmp_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 140 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 141 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 141 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln54_3 = add i9 %zext_ln43, i9 5" [src/conv3.cpp:54]   --->   Operation 142 'add' 'add_ln54_3' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [13/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 143 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln56_51 = zext i9 %add_ln54_3" [src/conv3.cpp:56]   --->   Operation 144 'zext' 'zext_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (2.14ns)   --->   "%mul_ln56_78 = mul i19 %zext_ln56_51, i19 1009" [src/conv3.cpp:56]   --->   Operation 145 'mul' 'mul_ln56_78' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_78, i32 17" [src/conv3.cpp:56]   --->   Operation 146 'bitselect' 'tmp_78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 147 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 148 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 148 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.071, void %V32.i.i24.i.i102.case.172" [src/conv3.cpp:59]   --->   Operation 149 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln41 = add i10 %indvar_flatten25_load, i10 1" [src/conv3.cpp:41]   --->   Operation 150 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.40ns)   --->   "%select_ln41_6 = select i1 %icmp_ln41, i10 1, i10 %add_ln41" [src/conv3.cpp:41]   --->   Operation 151 'select' 'select_ln41_6' <Predicate = (!icmp_ln39)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln43 = store i14 %add_ln39_25, i14 %indvar_flatten81" [src/conv3.cpp:43]   --->   Operation 152 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln43 = store i6 %select_ln39_1, i6 %i" [src/conv3.cpp:43]   --->   Operation 153 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln43 = store i10 %select_ln41_6, i10 %indvar_flatten25" [src/conv3.cpp:43]   --->   Operation 154 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln43 = store i3 %select_ln41_1, i3 %r" [src/conv3.cpp:43]   --->   Operation 155 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln43 = store i8 %add_ln56_64, i8 %col" [src/conv3.cpp:43]   --->   Operation 156 'store' 'store_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body84" [src/conv3.cpp:43]   --->   Operation 157 'br' 'br_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.16>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:39]   --->   Operation 158 'load' 'weight_buffer_0_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %weight_buffer_0_load" [src/conv3.cpp:39]   --->   Operation 159 'sext' 'sext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 160 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1" [src/conv3.cpp:39]   --->   Operation 160 'load' 'weight_buffer_0_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %weight_buffer_0_load_1" [src/conv3.cpp:39]   --->   Operation 161 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.78ns)   --->   "%add_ln39_2 = add i10 %empty_244, i10 2" [src/conv3.cpp:39]   --->   Operation 162 'add' 'add_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%add_ln39_2_cast = zext i10 %add_ln39_2" [src/conv3.cpp:39]   --->   Operation 163 'zext' 'add_ln39_2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_2 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_2_cast" [src/conv3.cpp:39]   --->   Operation 164 'getelementptr' 'weight_buffer_0_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:39]   --->   Operation 165 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 166 [1/1] (0.78ns)   --->   "%add_ln39_3 = add i10 %empty_244, i10 3" [src/conv3.cpp:39]   --->   Operation 166 'add' 'add_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%add_ln39_3_cast = zext i10 %add_ln39_3" [src/conv3.cpp:39]   --->   Operation 167 'zext' 'add_ln39_3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_3 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_3_cast" [src/conv3.cpp:39]   --->   Operation 168 'getelementptr' 'weight_buffer_0_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:39]   --->   Operation 169 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_3 : Operation 170 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355" [src/conv3.cpp:56]   --->   Operation 170 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 171 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360" [src/conv3.cpp:56]   --->   Operation 171 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 172 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 172 'mux' 'tmp_1' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i32 %tmp_1" [src/conv3.cpp:56]   --->   Operation 173 'sext' 'sext_ln56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : [1/1] (1.25ns)   --->   Input mux for Operation 174 '%mul_ln56 = mul i47 %sext_ln56, i47 %sext_ln39'
ST_3 : Operation 174 [1/1] (2.16ns)   --->   "%mul_ln56 = mul i47 %sext_ln56, i47 %sext_ln39" [src/conv3.cpp:56]   --->   Operation 174 'mul' 'mul_ln56' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371" [src/conv3.cpp:56]   --->   Operation 175 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 176 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376" [src/conv3.cpp:56]   --->   Operation 176 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 177 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 177 'mux' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i32 %tmp_3" [src/conv3.cpp:56]   --->   Operation 178 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 179 'partselect' 'tmp_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_12, i15 0" [src/conv3.cpp:56]   --->   Operation 180 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : [1/1] (1.25ns)   --->   Input mux for Operation 181 '%mul_ln56_1 = mul i47 %sext_ln56_1, i47 %sext_ln39_1'
ST_3 : Operation 181 [1/1] (2.16ns)   --->   "%mul_ln56_1 = mul i47 %sext_ln56_1, i47 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 181 'mul' 'mul_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.08ns)   --->   "%add_ln56 = add i47 %shl_ln1, i47 %mul_ln56_1" [src/conv3.cpp:56]   --->   Operation 182 'add' 'add_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.77ns)   --->   "%add_ln56_62 = add i7 %trunc_ln43, i7 2" [src/conv3.cpp:56]   --->   Operation 183 'add' 'add_ln56_62' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_62" [src/conv3.cpp:41]   --->   Operation 184 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i10 %tmp_13" [src/conv3.cpp:41]   --->   Operation 185 'zext' 'tmp_63_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_63_cast" [src/conv3.cpp:41]   --->   Operation 186 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_63_cast" [src/conv3.cpp:41]   --->   Operation 187 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln56_24 = zext i9 %select_ln56_1" [src/conv3.cpp:56]   --->   Operation 188 'zext' 'zext_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.85ns)   --->   "%add_ln56_87 = add i16 %add_ln56_67, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 189 'add' 'add_ln56_87' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln56_25 = zext i16 %add_ln56_87" [src/conv3.cpp:56]   --->   Operation 190 'zext' 'zext_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_25" [src/conv3.cpp:56]   --->   Operation 191 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_25" [src/conv3.cpp:56]   --->   Operation 192 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385" [src/conv3.cpp:56]   --->   Operation 193 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 194 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390" [src/conv3.cpp:56]   --->   Operation 194 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 195 'partselect' 'tmp_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.77ns)   --->   "%icmp_ln56_3 = icmp_ult  i9 %add_ln56_63, i9 130" [src/conv3.cpp:56]   --->   Operation 196 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.76ns)   --->   "%add_ln56_92 = add i9 %zext_ln43, i9 385" [src/conv3.cpp:56]   --->   Operation 197 'add' 'add_ln56_92' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.39ns)   --->   "%select_ln56_2 = select i1 %icmp_ln56_3, i9 %add_ln56_63, i9 %add_ln56_92" [src/conv3.cpp:56]   --->   Operation 198 'select' 'select_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln56_31 = zext i9 %select_ln56_2" [src/conv3.cpp:56]   --->   Operation 199 'zext' 'zext_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.85ns)   --->   "%add_ln56_93 = add i16 %add_ln56_67, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 200 'add' 'add_ln56_93' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln56_32 = zext i16 %add_ln56_93" [src/conv3.cpp:56]   --->   Operation 201 'zext' 'zext_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_32" [src/conv3.cpp:56]   --->   Operation 202 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_32" [src/conv3.cpp:56]   --->   Operation 203 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397" [src/conv3.cpp:56]   --->   Operation 204 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 205 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402" [src/conv3.cpp:56]   --->   Operation 205 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_3 : Operation 206 [1/1] (0.77ns)   --->   "%icmp_ln56_4 = icmp_ult  i9 %add_ln54_2, i9 130" [src/conv3.cpp:56]   --->   Operation 206 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.76ns)   --->   "%add_ln56_98 = add i9 %zext_ln43, i9 386" [src/conv3.cpp:56]   --->   Operation 207 'add' 'add_ln56_98' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.39ns)   --->   "%select_ln56_3 = select i1 %icmp_ln56_4, i9 %add_ln54_2, i9 %add_ln56_98" [src/conv3.cpp:56]   --->   Operation 208 'select' 'select_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 209 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 210 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 210 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 211 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422, i1 %tmp" [src/conv3.cpp:59]   --->   Operation 211 'mux' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.25ns)   --->   Input mux for Operation 212 '%mul_ln56_25 = mul i47 %sext_ln56_1, i47 %sext_ln39'
ST_3 : Operation 212 [1/1] (2.16ns)   --->   "%mul_ln56_25 = mul i47 %sext_ln56_1, i47 %sext_ln39" [src/conv3.cpp:56]   --->   Operation 212 'mul' 'mul_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_25, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 213 'partselect' 'tmp_74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 214 [12/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 214 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 215 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 216 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 216 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 217 [1/1] (0.42ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314, i1 %tmp_10" [src/conv3.cpp:59]   --->   Operation 217 'mux' 'tmp_38' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.76ns)   --->   "%add_ln54_4 = add i9 %zext_ln43, i9 6" [src/conv3.cpp:54]   --->   Operation 218 'add' 'add_ln54_4' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [13/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 219 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln56_58 = zext i9 %add_ln54_4" [src/conv3.cpp:56]   --->   Operation 220 'zext' 'zext_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (2.14ns)   --->   "%mul_ln56_79 = mul i19 %zext_ln56_58, i19 1009" [src/conv3.cpp:56]   --->   Operation 221 'mul' 'mul_ln56_79' <Predicate = (!icmp_ln39)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_79, i32 17" [src/conv3.cpp:56]   --->   Operation 222 'bitselect' 'tmp_104' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 223 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 223 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 224 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 224 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.095, void %V32.i.i24.i.i102.1.case.196" [src/conv3.cpp:59]   --->   Operation 225 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 226 [1/1] (0.67ns)   --->   "%indvars_iv_next600 = add i3 %r_2, i3 1"   --->   Operation 226 'add' 'indvars_iv_next600' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2" [src/conv3.cpp:39]   --->   Operation 227 'load' 'weight_buffer_0_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i16 %weight_buffer_0_load_2" [src/conv3.cpp:39]   --->   Operation 228 'sext' 'sext_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 229 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3" [src/conv3.cpp:39]   --->   Operation 229 'load' 'weight_buffer_0_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln39_3 = sext i16 %weight_buffer_0_load_3" [src/conv3.cpp:39]   --->   Operation 230 'sext' 'sext_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.78ns)   --->   "%add_ln39_4 = add i10 %empty_244, i10 4" [src/conv3.cpp:39]   --->   Operation 231 'add' 'add_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%add_ln39_4_cast = zext i10 %add_ln39_4" [src/conv3.cpp:39]   --->   Operation 232 'zext' 'add_ln39_4_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_4 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_4_cast" [src/conv3.cpp:39]   --->   Operation 233 'getelementptr' 'weight_buffer_0_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 234 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:39]   --->   Operation 234 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 235 [1/1] (0.78ns)   --->   "%add_ln39_5 = add i10 %empty_244, i10 5" [src/conv3.cpp:39]   --->   Operation 235 'add' 'add_ln39_5' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%add_ln39_5_cast = zext i10 %add_ln39_5" [src/conv3.cpp:39]   --->   Operation 236 'zext' 'add_ln39_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_5 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_5_cast" [src/conv3.cpp:39]   --->   Operation 237 'getelementptr' 'weight_buffer_0_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 238 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:39]   --->   Operation 238 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_68)   --->   "%select_ln39_2 = select i1 %icmp_ln41, i3 1, i3 %indvars_iv_next600" [src/conv3.cpp:39]   --->   Operation 239 'select' 'select_ln39_2' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.67ns)   --->   "%indvars_iv_next600_mid1 = add i3 %select_ln39, i3 2" [src/conv3.cpp:39]   --->   Operation 240 'add' 'indvars_iv_next600_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_68)   --->   "%select_ln41_2 = select i1 %and_ln39, i3 %indvars_iv_next600_mid1, i3 %select_ln39_2" [src/conv3.cpp:41]   --->   Operation 241 'select' 'select_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_68)   --->   "%zext_ln56_4 = zext i3 %select_ln41_2" [src/conv3.cpp:56]   --->   Operation 242 'zext' 'zext_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_68 = add i10 %add_ln56_65, i10 %zext_ln56_4" [src/conv3.cpp:56]   --->   Operation 243 'add' 'add_ln56_68' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i10 %add_ln56_68" [src/conv3.cpp:56]   --->   Operation 244 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_1, i7 0" [src/conv3.cpp:56]   --->   Operation 245 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_68, i1 0" [src/conv3.cpp:56]   --->   Operation 246 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i11 %p_shl4" [src/conv3.cpp:56]   --->   Operation 247 'zext' 'zext_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.85ns)   --->   "%add_ln56_69 = add i16 %p_shl3, i16 %zext_ln56_5" [src/conv3.cpp:56]   --->   Operation 248 'add' 'add_ln56_69' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.85ns)   --->   "%add_ln56_77 = add i16 %add_ln56_69, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 249 'add' 'add_ln56_77' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln56_14 = zext i16 %add_ln56_77" [src/conv3.cpp:56]   --->   Operation 250 'zext' 'zext_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_14" [src/conv3.cpp:56]   --->   Operation 251 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_14" [src/conv3.cpp:56]   --->   Operation 252 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 253 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385" [src/conv3.cpp:56]   --->   Operation 253 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 254 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390" [src/conv3.cpp:56]   --->   Operation 254 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 255 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396, i1 %tmp_15" [src/conv3.cpp:56]   --->   Operation 255 'mux' 'tmp_5' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln56_2 = sext i32 %tmp_5" [src/conv3.cpp:56]   --->   Operation 256 'sext' 'sext_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_16, i15 0" [src/conv3.cpp:56]   --->   Operation 257 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (1.25ns)   --->   Input mux for Operation 258 '%mul_ln56_2 = mul i47 %sext_ln56_2, i47 %sext_ln39_2'
ST_4 : Operation 258 [1/1] (2.16ns)   --->   "%mul_ln56_2 = mul i47 %sext_ln56_2, i47 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 258 'mul' 'mul_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln56_1 = add i47 %shl_ln56_1, i47 %mul_ln56_2" [src/conv3.cpp:56]   --->   Operation 259 'add' 'add_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397" [src/conv3.cpp:56]   --->   Operation 260 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 261 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402" [src/conv3.cpp:56]   --->   Operation 261 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 262 [1/1] (0.42ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408, i1 %tmp_49" [src/conv3.cpp:56]   --->   Operation 262 'mux' 'tmp_7' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln56_3 = sext i32 %tmp_7" [src/conv3.cpp:56]   --->   Operation 263 'sext' 'sext_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_1, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 264 'partselect' 'tmp_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln56_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_51, i15 0" [src/conv3.cpp:56]   --->   Operation 265 'bitconcatenate' 'shl_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (1.25ns)   --->   Input mux for Operation 266 '%mul_ln56_3 = mul i47 %sext_ln56_3, i47 %sext_ln39_3'
ST_4 : Operation 266 [1/1] (2.16ns)   --->   "%mul_ln56_3 = mul i47 %sext_ln56_3, i47 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 266 'mul' 'mul_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (1.08ns)   --->   "%add_ln56_2 = add i47 %shl_ln56_2, i47 %mul_ln56_3" [src/conv3.cpp:56]   --->   Operation 267 'add' 'add_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln56_38 = zext i9 %select_ln56_3" [src/conv3.cpp:56]   --->   Operation 268 'zext' 'zext_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.85ns)   --->   "%add_ln56_99 = add i16 %add_ln56_67, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 269 'add' 'add_ln56_99' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln56_39 = zext i16 %add_ln56_99" [src/conv3.cpp:56]   --->   Operation 270 'zext' 'zext_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_39" [src/conv3.cpp:56]   --->   Operation 271 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_39" [src/conv3.cpp:56]   --->   Operation 272 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 273 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409" [src/conv3.cpp:56]   --->   Operation 273 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 274 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414" [src/conv3.cpp:56]   --->   Operation 274 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_2, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 275 'partselect' 'tmp_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 276 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356" [src/conv3.cpp:56]   --->   Operation 276 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 277 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361" [src/conv3.cpp:56]   --->   Operation 277 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln56_19 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_74, i15 0" [src/conv3.cpp:56]   --->   Operation 278 'bitconcatenate' 'shl_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (1.25ns)   --->   Input mux for Operation 279 '%mul_ln56_26 = mul i47 %sext_ln56_2, i47 %sext_ln39_1'
ST_4 : Operation 279 [1/1] (2.16ns)   --->   "%mul_ln56_26 = mul i47 %sext_ln56_2, i47 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 279 'mul' 'mul_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (1.08ns)   --->   "%add_ln56_20 = add i47 %shl_ln56_19, i47 %mul_ln56_26" [src/conv3.cpp:56]   --->   Operation 280 'add' 'add_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_20, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 281 'partselect' 'tmp_76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln56_20 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_76, i15 0" [src/conv3.cpp:56]   --->   Operation 282 'bitconcatenate' 'shl_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : [1/1] (1.25ns)   --->   Input mux for Operation 283 '%mul_ln56_27 = mul i47 %sext_ln56_3, i47 %sext_ln39_2'
ST_4 : Operation 283 [1/1] (2.16ns)   --->   "%mul_ln56_27 = mul i47 %sext_ln56_3, i47 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 283 'mul' 'mul_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (1.08ns)   --->   "%add_ln56_21 = add i47 %shl_ln56_20, i47 %mul_ln56_27" [src/conv3.cpp:56]   --->   Operation 284 'add' 'add_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_21, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 285 'partselect' 'tmp_77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 286 [11/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 286 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.25ns)   --->   Input mux for Operation 287 '%mul_ln56_50 = mul i47 %sext_ln56_2, i47 %sext_ln39'
ST_4 : Operation 287 [1/1] (2.16ns)   --->   "%mul_ln56_50 = mul i47 %sext_ln56_2, i47 %sext_ln39" [src/conv3.cpp:56]   --->   Operation 287 'mul' 'mul_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_50, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 288 'partselect' 'tmp_101' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 289 [12/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 289 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 290 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 291 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 291 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 292 [1/1] (0.42ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292, i1 %tmp_14" [src/conv3.cpp:59]   --->   Operation 292 'mux' 'tmp_44' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 293 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4" [src/conv3.cpp:39]   --->   Operation 293 'load' 'weight_buffer_0_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i16 %weight_buffer_0_load_4" [src/conv3.cpp:39]   --->   Operation 294 'sext' 'sext_ln39_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 295 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5" [src/conv3.cpp:39]   --->   Operation 295 'load' 'weight_buffer_0_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln39_5 = sext i16 %weight_buffer_0_load_5" [src/conv3.cpp:39]   --->   Operation 296 'sext' 'sext_ln39_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.78ns)   --->   "%add_ln39_6 = add i10 %empty_244, i10 6" [src/conv3.cpp:39]   --->   Operation 297 'add' 'add_ln39_6' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%add_ln39_6_cast = zext i10 %add_ln39_6" [src/conv3.cpp:39]   --->   Operation 298 'zext' 'add_ln39_6_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_6 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_6_cast" [src/conv3.cpp:39]   --->   Operation 299 'getelementptr' 'weight_buffer_0_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 300 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:39]   --->   Operation 300 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 301 [1/1] (0.78ns)   --->   "%add_ln39_7 = add i10 %empty_244, i10 7" [src/conv3.cpp:39]   --->   Operation 301 'add' 'add_ln39_7' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%add_ln39_7_cast = zext i10 %add_ln39_7" [src/conv3.cpp:39]   --->   Operation 302 'zext' 'add_ln39_7_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_7 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_7_cast" [src/conv3.cpp:39]   --->   Operation 303 'getelementptr' 'weight_buffer_0_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 304 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:39]   --->   Operation 304 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_5 : Operation 305 [1/1] (0.85ns)   --->   "%add_ln56_83 = add i16 %add_ln56_69, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 305 'add' 'add_ln56_83' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln56_20 = zext i16 %add_ln56_83" [src/conv3.cpp:56]   --->   Operation 306 'zext' 'zext_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_20" [src/conv3.cpp:56]   --->   Operation 307 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_20" [src/conv3.cpp:56]   --->   Operation 308 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.85ns)   --->   "%add_ln56_88 = add i16 %add_ln56_69, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 309 'add' 'add_ln56_88' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln56_26 = zext i16 %add_ln56_88" [src/conv3.cpp:56]   --->   Operation 310 'zext' 'zext_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_26" [src/conv3.cpp:56]   --->   Operation 311 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_26" [src/conv3.cpp:56]   --->   Operation 312 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 313 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409" [src/conv3.cpp:56]   --->   Operation 313 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 314 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414" [src/conv3.cpp:56]   --->   Operation 314 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 315 [1/1] (0.42ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420, i1 %tmp_52" [src/conv3.cpp:56]   --->   Operation 315 'mux' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln56_4 = sext i32 %tmp_9" [src/conv3.cpp:56]   --->   Operation 316 'sext' 'sext_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln56_3 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_53, i15 0" [src/conv3.cpp:56]   --->   Operation 317 'bitconcatenate' 'shl_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (1.25ns)   --->   Input mux for Operation 318 '%mul_ln56_4 = mul i47 %sext_ln56_4, i47 %sext_ln39_4'
ST_5 : Operation 318 [1/1] (2.16ns)   --->   "%mul_ln56_4 = mul i47 %sext_ln56_4, i47 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 318 'mul' 'mul_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (1.08ns)   --->   "%add_ln56_3 = add i47 %shl_ln56_3, i47 %mul_ln56_4" [src/conv3.cpp:56]   --->   Operation 319 'add' 'add_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_3, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 320 'partselect' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i32 %tmp_s" [src/conv3.cpp:59]   --->   Operation 321 'sext' 'sext_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i32 %tmp_2" [src/conv3.cpp:59]   --->   Operation 322 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (1.01ns)   --->   "%sub_ln59 = sub i33 0, i33 %sext_ln59" [src/conv3.cpp:59]   --->   Operation 323 'sub' 'sub_ln59' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (1.01ns)   --->   "%icmp_ln59 = icmp_eq  i33 %sext_ln59_1, i33 %sub_ln59" [src/conv3.cpp:59]   --->   Operation 324 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %if.end.i.i, void %if.then.i.i" [src/conv3.cpp:59]   --->   Operation 325 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0140, void %V32.i.i24.i.i102.case.1141" [src/conv3.cpp:59]   --->   Operation 326 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i" [src/conv3.cpp:59]   --->   Operation 327 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (1.01ns)   --->   "%add_ln59 = add i32 %tmp_2, i32 %tmp_s" [src/conv3.cpp:59]   --->   Operation 328 'add' 'add_ln59' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0, void %V32.i.i24.i.i102.case.1" [src/conv3.cpp:59]   --->   Operation 329 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 330 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356" [src/conv3.cpp:56]   --->   Operation 330 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 331 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361" [src/conv3.cpp:56]   --->   Operation 331 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 332 [1/1] (0.42ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 332 'mux' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln56_5 = sext i32 %tmp_11" [src/conv3.cpp:56]   --->   Operation 333 'sext' 'sext_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (1.25ns)   --->   Input mux for Operation 334 '%mul_ln56_5 = mul i47 %sext_ln56_5, i47 %sext_ln39_5'
ST_5 : Operation 334 [1/1] (2.16ns)   --->   "%mul_ln56_5 = mul i47 %sext_ln56_5, i47 %sext_ln39_5" [src/conv3.cpp:56]   --->   Operation 334 'mul' 'mul_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_5, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 335 'partselect' 'tmp_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 336 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372" [src/conv3.cpp:56]   --->   Operation 336 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 337 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377" [src/conv3.cpp:56]   --->   Operation 337 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 338 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386" [src/conv3.cpp:56]   --->   Operation 338 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 339 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391" [src/conv3.cpp:56]   --->   Operation 339 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln56_21 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_77, i15 0" [src/conv3.cpp:56]   --->   Operation 340 'bitconcatenate' 'shl_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (1.25ns)   --->   Input mux for Operation 341 '%mul_ln56_28 = mul i47 %sext_ln56_4, i47 %sext_ln39_3'
ST_5 : Operation 341 [1/1] (2.16ns)   --->   "%mul_ln56_28 = mul i47 %sext_ln56_4, i47 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 341 'mul' 'mul_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (1.08ns)   --->   "%add_ln56_22 = add i47 %shl_ln56_21, i47 %mul_ln56_28" [src/conv3.cpp:56]   --->   Operation 342 'add' 'add_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [10/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 343 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_22, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 344 'partselect' 'tmp_79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln56_39 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_101, i15 0" [src/conv3.cpp:56]   --->   Operation 345 'bitconcatenate' 'shl_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (1.25ns)   --->   Input mux for Operation 346 '%mul_ln56_51 = mul i47 %sext_ln56_3, i47 %sext_ln39_1'
ST_5 : Operation 346 [1/1] (2.16ns)   --->   "%mul_ln56_51 = mul i47 %sext_ln56_3, i47 %sext_ln39_1" [src/conv3.cpp:56]   --->   Operation 346 'mul' 'mul_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (1.08ns)   --->   "%add_ln56_40 = add i47 %shl_ln56_39, i47 %mul_ln56_51" [src/conv3.cpp:56]   --->   Operation 347 'add' 'add_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_40, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 348 'partselect' 'tmp_102' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln56_40 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_102, i15 0" [src/conv3.cpp:56]   --->   Operation 349 'bitconcatenate' 'shl_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : [1/1] (1.25ns)   --->   Input mux for Operation 350 '%mul_ln56_52 = mul i47 %sext_ln56_4, i47 %sext_ln39_2'
ST_5 : Operation 350 [1/1] (2.16ns)   --->   "%mul_ln56_52 = mul i47 %sext_ln56_4, i47 %sext_ln39_2" [src/conv3.cpp:56]   --->   Operation 350 'mul' 'mul_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (1.08ns)   --->   "%add_ln56_41 = add i47 %shl_ln56_40, i47 %mul_ln56_52" [src/conv3.cpp:56]   --->   Operation 351 'add' 'add_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_41, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 352 'partselect' 'tmp_103' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 353 [11/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 353 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 354 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6" [src/conv3.cpp:39]   --->   Operation 354 'load' 'weight_buffer_0_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln39_6 = sext i16 %weight_buffer_0_load_6" [src/conv3.cpp:39]   --->   Operation 355 'sext' 'sext_ln39_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 356 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7" [src/conv3.cpp:39]   --->   Operation 356 'load' 'weight_buffer_0_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln39_7 = sext i16 %weight_buffer_0_load_7" [src/conv3.cpp:39]   --->   Operation 357 'sext' 'sext_ln39_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.78ns)   --->   "%add_ln39_8 = add i10 %empty_244, i10 8" [src/conv3.cpp:39]   --->   Operation 358 'add' 'add_ln39_8' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%add_ln39_8_cast = zext i10 %add_ln39_8" [src/conv3.cpp:39]   --->   Operation 359 'zext' 'add_ln39_8_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_8 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_8_cast" [src/conv3.cpp:39]   --->   Operation 360 'getelementptr' 'weight_buffer_0_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 361 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:39]   --->   Operation 361 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 362 [1/1] (0.78ns)   --->   "%add_ln39_9 = add i10 %empty_244, i10 9" [src/conv3.cpp:39]   --->   Operation 362 'add' 'add_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%add_ln39_9_cast = zext i10 %add_ln39_9" [src/conv3.cpp:39]   --->   Operation 363 'zext' 'add_ln39_9_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_9 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_9_cast" [src/conv3.cpp:39]   --->   Operation 364 'getelementptr' 'weight_buffer_0_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 365 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:39]   --->   Operation 365 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_6 : Operation 366 [1/1] (0.85ns)   --->   "%add_ln56_94 = add i16 %add_ln56_69, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 366 'add' 'add_ln56_94' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln56_33 = zext i16 %add_ln56_94" [src/conv3.cpp:56]   --->   Operation 367 'zext' 'zext_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_33" [src/conv3.cpp:56]   --->   Operation 368 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_33" [src/conv3.cpp:56]   --->   Operation 369 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.85ns)   --->   "%add_ln56_100 = add i16 %add_ln56_69, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 370 'add' 'add_ln56_100' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln56_40 = zext i16 %add_ln56_100" [src/conv3.cpp:56]   --->   Operation 371 'zext' 'zext_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_40" [src/conv3.cpp:56]   --->   Operation 372 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_40" [src/conv3.cpp:56]   --->   Operation 373 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 374 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit139" [src/conv3.cpp:59]   --->   Operation 375 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & !tmp)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 376 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit139" [src/conv3.cpp:59]   --->   Operation 377 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59 & tmp)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln56_4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_54, i15 0" [src/conv3.cpp:56]   --->   Operation 378 'bitconcatenate' 'shl_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 379 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372" [src/conv3.cpp:56]   --->   Operation 379 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 380 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377" [src/conv3.cpp:56]   --->   Operation 380 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 381 [1/1] (0.42ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 381 'mux' 'tmp_17' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln56_6 = sext i32 %tmp_17" [src/conv3.cpp:56]   --->   Operation 382 'sext' 'sext_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 383 '%mul_ln56_6 = mul i47 %sext_ln56_6, i47 %sext_ln39_6'
ST_6 : Operation 383 [1/1] (2.16ns)   --->   "%mul_ln56_6 = mul i47 %sext_ln56_6, i47 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 383 'mul' 'mul_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (1.08ns)   --->   "%add_ln56_4 = add i47 %shl_ln56_4, i47 %mul_ln56_6" [src/conv3.cpp:56]   --->   Operation 384 'add' 'add_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_4, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 385 'partselect' 'tmp_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln56_5 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_56, i15 0" [src/conv3.cpp:56]   --->   Operation 386 'bitconcatenate' 'shl_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 387 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386" [src/conv3.cpp:56]   --->   Operation 387 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 388 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391" [src/conv3.cpp:56]   --->   Operation 388 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 389 [1/1] (0.42ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350, i1 %tmp_15" [src/conv3.cpp:56]   --->   Operation 389 'mux' 'tmp_18' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln56_7 = sext i32 %tmp_18" [src/conv3.cpp:56]   --->   Operation 390 'sext' 'sext_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 391 '%mul_ln56_7 = mul i47 %sext_ln56_7, i47 %sext_ln39_7'
ST_6 : Operation 391 [1/1] (2.16ns)   --->   "%mul_ln56_7 = mul i47 %sext_ln56_7, i47 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 391 'mul' 'mul_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (1.08ns)   --->   "%add_ln56_5 = add i47 %shl_ln56_5, i47 %mul_ln56_7" [src/conv3.cpp:56]   --->   Operation 392 'add' 'add_ln56_5' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_5, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 393 'partselect' 'tmp_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 394 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398" [src/conv3.cpp:56]   --->   Operation 394 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 395 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403" [src/conv3.cpp:56]   --->   Operation 395 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 396 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410" [src/conv3.cpp:56]   --->   Operation 396 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 397 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415" [src/conv3.cpp:56]   --->   Operation 397 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_6 : Operation 398 [9/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 398 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 399 '%mul_ln56_30 = mul i47 %sext_ln56_6, i47 %sext_ln39_5'
ST_6 : Operation 399 [1/1] (2.16ns)   --->   "%mul_ln56_30 = mul i47 %sext_ln56_6, i47 %sext_ln39_5" [src/conv3.cpp:56]   --->   Operation 399 'mul' 'mul_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_30, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 400 'partselect' 'tmp_81' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln56_23 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_81, i15 0" [src/conv3.cpp:56]   --->   Operation 401 'bitconcatenate' 'shl_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 402 '%mul_ln56_31 = mul i47 %sext_ln56_7, i47 %sext_ln39_6'
ST_6 : Operation 402 [1/1] (2.16ns)   --->   "%mul_ln56_31 = mul i47 %sext_ln56_7, i47 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 402 'mul' 'mul_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (1.08ns)   --->   "%add_ln56_24 = add i47 %shl_ln56_23, i47 %mul_ln56_31" [src/conv3.cpp:56]   --->   Operation 403 'add' 'add_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_24, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 404 'partselect' 'tmp_82' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 405 [10/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 405 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 406 '%mul_ln56_55 = mul i47 %sext_ln56_7, i47 %sext_ln39_5'
ST_6 : Operation 406 [1/1] (2.16ns)   --->   "%mul_ln56_55 = mul i47 %sext_ln56_7, i47 %sext_ln39_5" [src/conv3.cpp:56]   --->   Operation 406 'mul' 'mul_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_55, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 407 'partselect' 'tmp_107' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 408 [1/1] (0.67ns)   --->   "%empty = add i3 %r_2, i3 2"   --->   Operation 408 'add' 'empty' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8" [src/conv3.cpp:39]   --->   Operation 409 'load' 'weight_buffer_0_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln39_8 = sext i16 %weight_buffer_0_load_8" [src/conv3.cpp:39]   --->   Operation 410 'sext' 'sext_ln39_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 411 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9" [src/conv3.cpp:39]   --->   Operation 411 'load' 'weight_buffer_0_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln39_9 = sext i16 %weight_buffer_0_load_9" [src/conv3.cpp:39]   --->   Operation 412 'sext' 'sext_ln39_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.78ns)   --->   "%add_ln39_10 = add i10 %empty_244, i10 10" [src/conv3.cpp:39]   --->   Operation 413 'add' 'add_ln39_10' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%add_ln39_10_cast = zext i10 %add_ln39_10" [src/conv3.cpp:39]   --->   Operation 414 'zext' 'add_ln39_10_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_10 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_10_cast" [src/conv3.cpp:39]   --->   Operation 415 'getelementptr' 'weight_buffer_0_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 416 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:39]   --->   Operation 416 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 417 [1/1] (0.78ns)   --->   "%add_ln39_11 = add i10 %empty_244, i10 11" [src/conv3.cpp:39]   --->   Operation 417 'add' 'add_ln39_11' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%add_ln39_11_cast = zext i10 %add_ln39_11" [src/conv3.cpp:39]   --->   Operation 418 'zext' 'add_ln39_11_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_11 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_11_cast" [src/conv3.cpp:39]   --->   Operation 419 'getelementptr' 'weight_buffer_0_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 420 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:39]   --->   Operation 420 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_7 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_70)   --->   "%select_ln39_3 = select i1 %icmp_ln41, i3 2, i3 %empty" [src/conv3.cpp:39]   --->   Operation 421 'select' 'select_ln39_3' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 422 [1/1] (0.67ns)   --->   "%p_mid1 = add i3 %select_ln39, i3 3" [src/conv3.cpp:39]   --->   Operation 422 'add' 'p_mid1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_70)   --->   "%select_ln41_3 = select i1 %and_ln39, i3 %p_mid1, i3 %select_ln39_3" [src/conv3.cpp:41]   --->   Operation 423 'select' 'select_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_70)   --->   "%zext_ln56_6 = zext i3 %select_ln41_3" [src/conv3.cpp:56]   --->   Operation 424 'zext' 'zext_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_70 = add i10 %add_ln56_65, i10 %zext_ln56_6" [src/conv3.cpp:56]   --->   Operation 425 'add' 'add_ln56_70' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i10 %add_ln56_70" [src/conv3.cpp:56]   --->   Operation 426 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_2, i7 0" [src/conv3.cpp:56]   --->   Operation 427 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_70, i1 0" [src/conv3.cpp:56]   --->   Operation 428 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i11 %p_shl6" [src/conv3.cpp:56]   --->   Operation 429 'zext' 'zext_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.85ns)   --->   "%add_ln56_71 = add i16 %p_shl5, i16 %zext_ln56_7" [src/conv3.cpp:56]   --->   Operation 430 'add' 'add_ln56_71' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.85ns)   --->   "%add_ln56_78 = add i16 %add_ln56_71, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 431 'add' 'add_ln56_78' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln56_15 = zext i16 %add_ln56_78" [src/conv3.cpp:56]   --->   Operation 432 'zext' 'zext_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_15" [src/conv3.cpp:56]   --->   Operation 433 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_15" [src/conv3.cpp:56]   --->   Operation 434 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.85ns)   --->   "%add_ln56_84 = add i16 %add_ln56_71, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 435 'add' 'add_ln56_84' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln56_21 = zext i16 %add_ln56_84" [src/conv3.cpp:56]   --->   Operation 436 'zext' 'zext_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_21" [src/conv3.cpp:56]   --->   Operation 437 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_21" [src/conv3.cpp:56]   --->   Operation 438 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 439 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit" [src/conv3.cpp:59]   --->   Operation 440 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 441 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit" [src/conv3.cpp:59]   --->   Operation 442 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln56_6 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_57, i15 0" [src/conv3.cpp:56]   --->   Operation 443 'bitconcatenate' 'shl_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 444 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398" [src/conv3.cpp:56]   --->   Operation 444 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 445 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403" [src/conv3.cpp:56]   --->   Operation 445 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 446 [1/1] (0.42ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352, i1 %tmp_49" [src/conv3.cpp:56]   --->   Operation 446 'mux' 'tmp_19' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln56_8 = sext i32 %tmp_19" [src/conv3.cpp:56]   --->   Operation 447 'sext' 'sext_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 448 '%mul_ln56_8 = mul i47 %sext_ln56_8, i47 %sext_ln39_8'
ST_7 : Operation 448 [1/1] (2.16ns)   --->   "%mul_ln56_8 = mul i47 %sext_ln56_8, i47 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 448 'mul' 'mul_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (1.08ns)   --->   "%add_ln56_6 = add i47 %shl_ln56_6, i47 %mul_ln56_8" [src/conv3.cpp:56]   --->   Operation 449 'add' 'add_ln56_6' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410" [src/conv3.cpp:56]   --->   Operation 450 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 451 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415" [src/conv3.cpp:56]   --->   Operation 451 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 452 [1/1] (0.42ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354, i1 %tmp_52" [src/conv3.cpp:56]   --->   Operation 452 'mux' 'tmp_20' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln56_9 = sext i32 %tmp_20" [src/conv3.cpp:56]   --->   Operation 453 'sext' 'sext_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_6, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 454 'partselect' 'tmp_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln56_7 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_58, i15 0" [src/conv3.cpp:56]   --->   Operation 455 'bitconcatenate' 'shl_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 456 '%mul_ln56_9 = mul i47 %sext_ln56_9, i47 %sext_ln39_9'
ST_7 : Operation 456 [1/1] (2.16ns)   --->   "%mul_ln56_9 = mul i47 %sext_ln56_9, i47 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 456 'mul' 'mul_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 457 [1/1] (1.08ns)   --->   "%add_ln56_7 = add i47 %shl_ln56_7, i47 %mul_ln56_9" [src/conv3.cpp:56]   --->   Operation 457 'add' 'add_ln56_7' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_7, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 458 'partselect' 'tmp_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 459 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357" [src/conv3.cpp:56]   --->   Operation 459 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 460 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362" [src/conv3.cpp:56]   --->   Operation 460 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 461 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373" [src/conv3.cpp:56]   --->   Operation 461 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 462 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378" [src/conv3.cpp:56]   --->   Operation 462 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_7 : Operation 463 [8/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 463 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln56_24 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_82, i15 0" [src/conv3.cpp:56]   --->   Operation 464 'bitconcatenate' 'shl_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 465 '%mul_ln56_32 = mul i47 %sext_ln56_8, i47 %sext_ln39_7'
ST_7 : Operation 465 [1/1] (2.16ns)   --->   "%mul_ln56_32 = mul i47 %sext_ln56_8, i47 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 465 'mul' 'mul_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (1.08ns)   --->   "%add_ln56_25 = add i47 %shl_ln56_24, i47 %mul_ln56_32" [src/conv3.cpp:56]   --->   Operation 466 'add' 'add_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_25, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 467 'partselect' 'tmp_83' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln56_25 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_83, i15 0" [src/conv3.cpp:56]   --->   Operation 468 'bitconcatenate' 'shl_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 469 '%mul_ln56_33 = mul i47 %sext_ln56_9, i47 %sext_ln39_8'
ST_7 : Operation 469 [1/1] (2.16ns)   --->   "%mul_ln56_33 = mul i47 %sext_ln56_9, i47 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 469 'mul' 'mul_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (1.08ns)   --->   "%add_ln56_26 = add i47 %shl_ln56_25, i47 %mul_ln56_33" [src/conv3.cpp:56]   --->   Operation 470 'add' 'add_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_26, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 471 'partselect' 'tmp_84' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 472 [9/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 472 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln56_43 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_107, i15 0" [src/conv3.cpp:56]   --->   Operation 473 'bitconcatenate' 'shl_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 474 '%mul_ln56_56 = mul i47 %sext_ln56_8, i47 %sext_ln39_6'
ST_7 : Operation 474 [1/1] (2.16ns)   --->   "%mul_ln56_56 = mul i47 %sext_ln56_8, i47 %sext_ln39_6" [src/conv3.cpp:56]   --->   Operation 474 'mul' 'mul_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 475 [1/1] (1.08ns)   --->   "%add_ln56_44 = add i47 %shl_ln56_43, i47 %mul_ln56_56" [src/conv3.cpp:56]   --->   Operation 475 'add' 'add_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_44, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 476 'partselect' 'tmp_108' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.16>
ST_8 : Operation 477 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10" [src/conv3.cpp:39]   --->   Operation 477 'load' 'weight_buffer_0_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln39_10 = sext i16 %weight_buffer_0_load_10" [src/conv3.cpp:39]   --->   Operation 478 'sext' 'sext_ln39_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 479 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11" [src/conv3.cpp:39]   --->   Operation 479 'load' 'weight_buffer_0_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln39_11 = sext i16 %weight_buffer_0_load_11" [src/conv3.cpp:39]   --->   Operation 480 'sext' 'sext_ln39_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 481 [1/1] (0.78ns)   --->   "%add_ln39_12 = add i10 %empty_244, i10 12" [src/conv3.cpp:39]   --->   Operation 481 'add' 'add_ln39_12' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 482 [1/1] (0.00ns)   --->   "%add_ln39_12_cast = zext i10 %add_ln39_12" [src/conv3.cpp:39]   --->   Operation 482 'zext' 'add_ln39_12_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_12 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_12_cast" [src/conv3.cpp:39]   --->   Operation 483 'getelementptr' 'weight_buffer_0_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 484 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:39]   --->   Operation 484 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 485 [1/1] (0.78ns)   --->   "%add_ln39_13 = add i10 %empty_244, i10 13" [src/conv3.cpp:39]   --->   Operation 485 'add' 'add_ln39_13' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [1/1] (0.00ns)   --->   "%add_ln39_13_cast = zext i10 %add_ln39_13" [src/conv3.cpp:39]   --->   Operation 486 'zext' 'add_ln39_13_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_13 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_13_cast" [src/conv3.cpp:39]   --->   Operation 487 'getelementptr' 'weight_buffer_0_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 488 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:39]   --->   Operation 488 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_8 : Operation 489 [1/1] (0.85ns)   --->   "%add_ln56_89 = add i16 %add_ln56_71, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 489 'add' 'add_ln56_89' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln56_27 = zext i16 %add_ln56_89" [src/conv3.cpp:56]   --->   Operation 490 'zext' 'zext_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_27" [src/conv3.cpp:56]   --->   Operation 491 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_27" [src/conv3.cpp:56]   --->   Operation 492 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.85ns)   --->   "%add_ln56_95 = add i16 %add_ln56_71, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 493 'add' 'add_ln56_95' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln56_34 = zext i16 %add_ln56_95" [src/conv3.cpp:56]   --->   Operation 494 'zext' 'zext_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_34" [src/conv3.cpp:56]   --->   Operation 495 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_34" [src/conv3.cpp:56]   --->   Operation 496 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i32 %add_ln59" [src/conv3.cpp:59]   --->   Operation 497 'sext' 'sext_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i32 %tmp_21" [src/conv3.cpp:59]   --->   Operation 498 'sext' 'sext_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (1.01ns)   --->   "%sub_ln59_1 = sub i33 0, i33 %sext_ln59_2" [src/conv3.cpp:59]   --->   Operation 499 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 500 [1/1] (1.01ns)   --->   "%icmp_ln59_1 = icmp_eq  i33 %sext_ln59_3, i33 %sub_ln59_1" [src/conv3.cpp:59]   --->   Operation 500 'icmp' 'icmp_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_1, void %if.end.i.i.183, void %if.then.i.i.181" [src/conv3.cpp:59]   --->   Operation 501 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0137, void %V32.i.i24.i.i102.case.1138" [src/conv3.cpp:59]   --->   Operation 502 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 503 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit136" [src/conv3.cpp:59]   --->   Operation 504 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 505 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit136" [src/conv3.cpp:59]   --->   Operation 506 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.183" [src/conv3.cpp:59]   --->   Operation 507 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_1)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (1.01ns)   --->   "%add_ln59_1 = add i32 %tmp_21, i32 %add_ln59" [src/conv3.cpp:59]   --->   Operation 508 'add' 'add_ln59_1' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.028, void %V32.i.i24.i.i102.case.129" [src/conv3.cpp:59]   --->   Operation 509 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 510 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357" [src/conv3.cpp:56]   --->   Operation 510 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 511 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362" [src/conv3.cpp:56]   --->   Operation 511 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 512 [1/1] (0.42ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 512 'mux' 'tmp_22' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln56_10 = sext i32 %tmp_22" [src/conv3.cpp:56]   --->   Operation 513 'sext' 'sext_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 514 '%mul_ln56_10 = mul i47 %sext_ln56_10, i47 %sext_ln39_10'
ST_8 : Operation 514 [1/1] (2.16ns)   --->   "%mul_ln56_10 = mul i47 %sext_ln56_10, i47 %sext_ln39_10" [src/conv3.cpp:56]   --->   Operation 514 'mul' 'mul_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_10, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 515 'partselect' 'tmp_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln56_8 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_59, i15 0" [src/conv3.cpp:56]   --->   Operation 516 'bitconcatenate' 'shl_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 517 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373" [src/conv3.cpp:56]   --->   Operation 517 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 518 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378" [src/conv3.cpp:56]   --->   Operation 518 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 519 [1/1] (0.42ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 519 'mux' 'tmp_23' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln56_11 = sext i32 %tmp_23" [src/conv3.cpp:56]   --->   Operation 520 'sext' 'sext_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 521 '%mul_ln56_11 = mul i47 %sext_ln56_11, i47 %sext_ln39_11'
ST_8 : Operation 521 [1/1] (2.16ns)   --->   "%mul_ln56_11 = mul i47 %sext_ln56_11, i47 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 521 'mul' 'mul_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 522 [1/1] (1.08ns)   --->   "%add_ln56_8 = add i47 %shl_ln56_8, i47 %mul_ln56_11" [src/conv3.cpp:56]   --->   Operation 522 'add' 'add_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_8, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 523 'partselect' 'tmp_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 524 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387" [src/conv3.cpp:56]   --->   Operation 524 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 525 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392" [src/conv3.cpp:56]   --->   Operation 525 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 526 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399" [src/conv3.cpp:56]   --->   Operation 526 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 527 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404" [src/conv3.cpp:56]   --->   Operation 527 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_8 : Operation 528 [7/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 528 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 529 '%mul_ln56_35 = mul i47 %sext_ln56_11, i47 %sext_ln39_10'
ST_8 : Operation 529 [1/1] (2.16ns)   --->   "%mul_ln56_35 = mul i47 %sext_ln56_11, i47 %sext_ln39_10" [src/conv3.cpp:56]   --->   Operation 529 'mul' 'mul_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_35, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 530 'partselect' 'tmp_86' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 531 [8/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 531 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln56_44 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_108, i15 0" [src/conv3.cpp:56]   --->   Operation 532 'bitconcatenate' 'shl_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 533 '%mul_ln56_57 = mul i47 %sext_ln56_9, i47 %sext_ln39_7'
ST_8 : Operation 533 [1/1] (2.16ns)   --->   "%mul_ln56_57 = mul i47 %sext_ln56_9, i47 %sext_ln39_7" [src/conv3.cpp:56]   --->   Operation 533 'mul' 'mul_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 534 [1/1] (1.08ns)   --->   "%add_ln56_45 = add i47 %shl_ln56_44, i47 %mul_ln56_57" [src/conv3.cpp:56]   --->   Operation 534 'add' 'add_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_45, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 535 'partselect' 'tmp_109' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i3 %r_2" [src/conv3.cpp:41]   --->   Operation 536 'zext' 'zext_ln41' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.00>
ST_9 : Operation 537 [1/1] (0.67ns)   --->   "%empty_242 = add i3 %r_2, i3 3"   --->   Operation 537 'add' 'empty_242' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [1/1] (0.79ns)   --->   "%empty_243 = add i4 %zext_ln41, i4 4" [src/conv3.cpp:41]   --->   Operation 538 'add' 'empty_243' <Predicate = (!icmp_ln41 & !and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12" [src/conv3.cpp:39]   --->   Operation 539 'load' 'weight_buffer_0_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln39_12 = sext i16 %weight_buffer_0_load_12" [src/conv3.cpp:39]   --->   Operation 540 'sext' 'sext_ln39_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 541 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13" [src/conv3.cpp:39]   --->   Operation 541 'load' 'weight_buffer_0_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln39_13 = sext i16 %weight_buffer_0_load_13" [src/conv3.cpp:39]   --->   Operation 542 'sext' 'sext_ln39_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.78ns)   --->   "%add_ln39_14 = add i10 %empty_244, i10 14" [src/conv3.cpp:39]   --->   Operation 543 'add' 'add_ln39_14' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%add_ln39_14_cast = zext i10 %add_ln39_14" [src/conv3.cpp:39]   --->   Operation 544 'zext' 'add_ln39_14_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_14 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_14_cast" [src/conv3.cpp:39]   --->   Operation 545 'getelementptr' 'weight_buffer_0_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 546 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:39]   --->   Operation 546 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 547 [1/1] (0.78ns)   --->   "%add_ln39_15 = add i10 %empty_244, i10 15" [src/conv3.cpp:39]   --->   Operation 547 'add' 'add_ln39_15' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%add_ln39_15_cast = zext i10 %add_ln39_15" [src/conv3.cpp:39]   --->   Operation 548 'zext' 'add_ln39_15_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_15 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_15_cast" [src/conv3.cpp:39]   --->   Operation 549 'getelementptr' 'weight_buffer_0_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 550 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:39]   --->   Operation 550 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_9 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%select_ln39_4 = select i1 %icmp_ln41, i3 3, i3 %empty_242" [src/conv3.cpp:39]   --->   Operation 551 'select' 'select_ln39_4' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_74)   --->   "%select_ln39_5 = select i1 %icmp_ln41, i4 4, i4 %empty_243" [src/conv3.cpp:39]   --->   Operation 552 'select' 'select_ln39_5' <Predicate = (!icmp_ln39 & !and_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i3 %indvars_iv_next600_dup" [src/conv3.cpp:41]   --->   Operation 553 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%p_mid121 = xor i3 %select_ln39, i3 4" [src/conv3.cpp:39]   --->   Operation 554 'xor' 'p_mid121' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%select_ln41_4 = select i1 %and_ln39, i3 %p_mid121, i3 %select_ln39_4" [src/conv3.cpp:41]   --->   Operation 555 'select' 'select_ln41_4' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_72)   --->   "%zext_ln56_8 = zext i3 %select_ln41_4" [src/conv3.cpp:56]   --->   Operation 556 'zext' 'zext_ln56_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 557 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_72 = add i10 %add_ln56_65, i10 %zext_ln56_8" [src/conv3.cpp:56]   --->   Operation 557 'add' 'add_ln56_72' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i10 %add_ln56_72" [src/conv3.cpp:56]   --->   Operation 558 'trunc' 'trunc_ln56_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_3, i7 0" [src/conv3.cpp:56]   --->   Operation 559 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_72, i1 0" [src/conv3.cpp:56]   --->   Operation 560 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i11 %p_shl8" [src/conv3.cpp:56]   --->   Operation 561 'zext' 'zext_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.85ns)   --->   "%add_ln56_73 = add i16 %p_shl7, i16 %zext_ln56_9" [src/conv3.cpp:56]   --->   Operation 562 'add' 'add_ln56_73' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 563 [1/1] (0.79ns)   --->   "%p_mid123 = add i4 %zext_ln41_1, i4 4" [src/conv3.cpp:41]   --->   Operation 563 'add' 'p_mid123' <Predicate = (!icmp_ln39 & and_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_74)   --->   "%select_ln41_5 = select i1 %and_ln39, i4 %p_mid123, i4 %select_ln39_5" [src/conv3.cpp:41]   --->   Operation 564 'select' 'select_ln41_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_74)   --->   "%zext_ln56_10 = zext i4 %select_ln41_5" [src/conv3.cpp:56]   --->   Operation 565 'zext' 'zext_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 566 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln56_74 = add i10 %add_ln56_65, i10 %zext_ln56_10" [src/conv3.cpp:56]   --->   Operation 566 'add' 'add_ln56_74' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln56_4 = trunc i10 %add_ln56_74" [src/conv3.cpp:56]   --->   Operation 567 'trunc' 'trunc_ln56_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_4, i7 0" [src/conv3.cpp:56]   --->   Operation 568 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_74, i1 0" [src/conv3.cpp:56]   --->   Operation 569 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln56_11 = zext i11 %p_shl" [src/conv3.cpp:56]   --->   Operation 570 'zext' 'zext_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (0.85ns)   --->   "%add_ln56_75 = add i16 %p_shl9, i16 %zext_ln56_11" [src/conv3.cpp:56]   --->   Operation 571 'add' 'add_ln56_75' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 572 [1/1] (0.85ns)   --->   "%add_ln56_79 = add i16 %add_ln56_73, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 572 'add' 'add_ln56_79' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln56_16 = zext i16 %add_ln56_79" [src/conv3.cpp:56]   --->   Operation 573 'zext' 'zext_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 574 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_16" [src/conv3.cpp:56]   --->   Operation 574 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_16" [src/conv3.cpp:56]   --->   Operation 575 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 576 [1/1] (0.85ns)   --->   "%add_ln56_101 = add i16 %add_ln56_71, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 576 'add' 'add_ln56_101' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln56_41 = zext i16 %add_ln56_101" [src/conv3.cpp:56]   --->   Operation 577 'zext' 'zext_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_41" [src/conv3.cpp:56]   --->   Operation 578 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_41" [src/conv3.cpp:56]   --->   Operation 579 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 580 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit27" [src/conv3.cpp:59]   --->   Operation 581 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_9 : Operation 582 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 582 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_9 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit27" [src/conv3.cpp:59]   --->   Operation 583 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_9 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln56_9 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_61, i15 0" [src/conv3.cpp:56]   --->   Operation 584 'bitconcatenate' 'shl_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 585 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387" [src/conv3.cpp:56]   --->   Operation 585 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 586 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392" [src/conv3.cpp:56]   --->   Operation 586 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 587 [1/1] (0.42ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340, i1 %tmp_15" [src/conv3.cpp:56]   --->   Operation 587 'mux' 'tmp_24' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln56_12 = sext i32 %tmp_24" [src/conv3.cpp:56]   --->   Operation 588 'sext' 'sext_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : [1/1] (1.25ns)   --->   Input mux for Operation 589 '%mul_ln56_12 = mul i47 %sext_ln56_12, i47 %sext_ln39_12'
ST_9 : Operation 589 [1/1] (2.16ns)   --->   "%mul_ln56_12 = mul i47 %sext_ln56_12, i47 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 589 'mul' 'mul_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 590 [1/1] (1.08ns)   --->   "%add_ln56_9 = add i47 %shl_ln56_9, i47 %mul_ln56_12" [src/conv3.cpp:56]   --->   Operation 590 'add' 'add_ln56_9' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_9, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 591 'partselect' 'tmp_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln56_s = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_62, i15 0" [src/conv3.cpp:56]   --->   Operation 592 'bitconcatenate' 'shl_ln56_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 593 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399" [src/conv3.cpp:56]   --->   Operation 593 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 594 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404" [src/conv3.cpp:56]   --->   Operation 594 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 595 [1/1] (0.42ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342, i1 %tmp_49" [src/conv3.cpp:56]   --->   Operation 595 'mux' 'tmp_25' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln56_13 = sext i32 %tmp_25" [src/conv3.cpp:56]   --->   Operation 596 'sext' 'sext_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : [1/1] (1.25ns)   --->   Input mux for Operation 597 '%mul_ln56_13 = mul i47 %sext_ln56_13, i47 %sext_ln39_13'
ST_9 : Operation 597 [1/1] (2.16ns)   --->   "%mul_ln56_13 = mul i47 %sext_ln56_13, i47 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 597 'mul' 'mul_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 598 [1/1] (1.08ns)   --->   "%add_ln56_10 = add i47 %shl_ln56_s, i47 %mul_ln56_13" [src/conv3.cpp:56]   --->   Operation 598 'add' 'add_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 599 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411" [src/conv3.cpp:56]   --->   Operation 599 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 600 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416" [src/conv3.cpp:56]   --->   Operation 600 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_10, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 601 'partselect' 'tmp_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 602 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358" [src/conv3.cpp:56]   --->   Operation 602 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 603 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363" [src/conv3.cpp:56]   --->   Operation 603 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_9 : Operation 604 [6/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 604 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln56_27 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_86, i15 0" [src/conv3.cpp:56]   --->   Operation 605 'bitconcatenate' 'shl_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : [1/1] (1.25ns)   --->   Input mux for Operation 606 '%mul_ln56_36 = mul i47 %sext_ln56_12, i47 %sext_ln39_11'
ST_9 : Operation 606 [1/1] (2.16ns)   --->   "%mul_ln56_36 = mul i47 %sext_ln56_12, i47 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 606 'mul' 'mul_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 607 [1/1] (1.08ns)   --->   "%add_ln56_28 = add i47 %shl_ln56_27, i47 %mul_ln56_36" [src/conv3.cpp:56]   --->   Operation 607 'add' 'add_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_28, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 608 'partselect' 'tmp_87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln56_28 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_87, i15 0" [src/conv3.cpp:56]   --->   Operation 609 'bitconcatenate' 'shl_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : [1/1] (1.25ns)   --->   Input mux for Operation 610 '%mul_ln56_37 = mul i47 %sext_ln56_13, i47 %sext_ln39_12'
ST_9 : Operation 610 [1/1] (2.16ns)   --->   "%mul_ln56_37 = mul i47 %sext_ln56_13, i47 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 610 'mul' 'mul_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 611 [1/1] (1.08ns)   --->   "%add_ln56_29 = add i47 %shl_ln56_28, i47 %mul_ln56_37" [src/conv3.cpp:56]   --->   Operation 611 'add' 'add_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_29, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 612 'partselect' 'tmp_88' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 613 [7/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 613 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.25ns)   --->   Input mux for Operation 614 '%mul_ln56_60 = mul i47 %sext_ln56_12, i47 %sext_ln39_10'
ST_9 : Operation 614 [1/1] (2.16ns)   --->   "%mul_ln56_60 = mul i47 %sext_ln56_12, i47 %sext_ln39_10" [src/conv3.cpp:56]   --->   Operation 614 'mul' 'mul_ln56_60' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_60, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 615 'partselect' 'tmp_112' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.18>
ST_10 : Operation 616 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14" [src/conv3.cpp:39]   --->   Operation 616 'load' 'weight_buffer_0_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln39_14 = sext i16 %weight_buffer_0_load_14" [src/conv3.cpp:39]   --->   Operation 617 'sext' 'sext_ln39_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 618 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15" [src/conv3.cpp:39]   --->   Operation 618 'load' 'weight_buffer_0_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln39_15 = sext i16 %weight_buffer_0_load_15" [src/conv3.cpp:39]   --->   Operation 619 'sext' 'sext_ln39_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 620 [1/1] (0.78ns)   --->   "%add_ln39_16 = add i10 %empty_244, i10 16" [src/conv3.cpp:39]   --->   Operation 620 'add' 'add_ln39_16' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%add_ln39_16_cast = zext i10 %add_ln39_16" [src/conv3.cpp:39]   --->   Operation 621 'zext' 'add_ln39_16_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_16 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_16_cast" [src/conv3.cpp:39]   --->   Operation 622 'getelementptr' 'weight_buffer_0_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 623 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:39]   --->   Operation 623 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 624 [1/1] (0.78ns)   --->   "%add_ln39_17 = add i10 %empty_244, i10 17" [src/conv3.cpp:39]   --->   Operation 624 'add' 'add_ln39_17' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%add_ln39_17_cast = zext i10 %add_ln39_17" [src/conv3.cpp:39]   --->   Operation 625 'zext' 'add_ln39_17_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_17 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_17_cast" [src/conv3.cpp:39]   --->   Operation 626 'getelementptr' 'weight_buffer_0_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 627 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:39]   --->   Operation 627 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_10 : Operation 628 [1/1] (0.85ns)   --->   "%add_ln56_85 = add i16 %add_ln56_73, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 628 'add' 'add_ln56_85' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln56_22 = zext i16 %add_ln56_85" [src/conv3.cpp:56]   --->   Operation 629 'zext' 'zext_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 630 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_22" [src/conv3.cpp:56]   --->   Operation 630 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_22" [src/conv3.cpp:56]   --->   Operation 631 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 632 [1/1] (0.85ns)   --->   "%add_ln56_90 = add i16 %add_ln56_73, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 632 'add' 'add_ln56_90' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln56_28 = zext i16 %add_ln56_90" [src/conv3.cpp:56]   --->   Operation 633 'zext' 'zext_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 634 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_28" [src/conv3.cpp:56]   --->   Operation 634 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 635 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_28" [src/conv3.cpp:56]   --->   Operation 635 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 636 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411" [src/conv3.cpp:56]   --->   Operation 636 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 637 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416" [src/conv3.cpp:56]   --->   Operation 637 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 638 [1/1] (0.42ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344, i1 %tmp_52" [src/conv3.cpp:56]   --->   Operation 638 'mux' 'tmp_26' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln56_14 = sext i32 %tmp_26" [src/conv3.cpp:56]   --->   Operation 639 'sext' 'sext_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln56_10 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_63, i15 0" [src/conv3.cpp:56]   --->   Operation 640 'bitconcatenate' 'shl_ln56_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : [1/1] (1.25ns)   --->   Input mux for Operation 641 '%mul_ln56_14 = mul i47 %sext_ln56_14, i47 %sext_ln39_14'
ST_10 : Operation 641 [1/1] (2.16ns)   --->   "%mul_ln56_14 = mul i47 %sext_ln56_14, i47 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 641 'mul' 'mul_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 642 [1/1] (1.08ns)   --->   "%add_ln56_11 = add i47 %shl_ln56_10, i47 %mul_ln56_14" [src/conv3.cpp:56]   --->   Operation 642 'add' 'add_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_11, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 643 'partselect' 'tmp_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i32 %add_ln59_1" [src/conv3.cpp:59]   --->   Operation 644 'sext' 'sext_ln59_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln59_5 = sext i32 %tmp_50" [src/conv3.cpp:59]   --->   Operation 645 'sext' 'sext_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 646 [1/1] (1.01ns)   --->   "%sub_ln59_2 = sub i33 0, i33 %sext_ln59_4" [src/conv3.cpp:59]   --->   Operation 646 'sub' 'sub_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 647 [1/1] (1.01ns)   --->   "%icmp_ln59_2 = icmp_eq  i33 %sext_ln59_5, i33 %sub_ln59_2" [src/conv3.cpp:59]   --->   Operation 647 'icmp' 'icmp_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_2, void %if.end.i.i.2161, void %if.then.i.i.2159" [src/conv3.cpp:59]   --->   Operation 648 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0134, void %V32.i.i24.i.i102.case.1135" [src/conv3.cpp:59]   --->   Operation 649 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_2)> <Delay = 0.00>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2161" [src/conv3.cpp:59]   --->   Operation 650 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_2)> <Delay = 0.00>
ST_10 : Operation 651 [1/1] (1.01ns)   --->   "%add_ln59_2 = add i32 %tmp_50, i32 %add_ln59_1" [src/conv3.cpp:59]   --->   Operation 651 'add' 'add_ln59_2' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.041, void %V32.i.i24.i.i102.case.142" [src/conv3.cpp:59]   --->   Operation 652 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 653 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358" [src/conv3.cpp:56]   --->   Operation 653 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 654 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363" [src/conv3.cpp:56]   --->   Operation 654 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 655 [1/1] (0.42ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 655 'mux' 'tmp_27' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln56_15 = sext i32 %tmp_27" [src/conv3.cpp:56]   --->   Operation 656 'sext' 'sext_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : [1/1] (1.25ns)   --->   Input mux for Operation 657 '%mul_ln56_15 = mul i47 %sext_ln56_15, i47 %sext_ln39_15'
ST_10 : Operation 657 [1/1] (2.16ns)   --->   "%mul_ln56_15 = mul i47 %sext_ln56_15, i47 %sext_ln39_15" [src/conv3.cpp:56]   --->   Operation 657 'mul' 'mul_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_15, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 658 'partselect' 'tmp_64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 659 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374" [src/conv3.cpp:56]   --->   Operation 659 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 660 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379" [src/conv3.cpp:56]   --->   Operation 660 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 661 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388" [src/conv3.cpp:56]   --->   Operation 661 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 662 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393" [src/conv3.cpp:56]   --->   Operation 662 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_10 : Operation 663 [5/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 663 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 664 [1/1] (0.00ns)   --->   "%shl_ln56_29 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_88, i15 0" [src/conv3.cpp:56]   --->   Operation 664 'bitconcatenate' 'shl_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : [1/1] (1.25ns)   --->   Input mux for Operation 665 '%mul_ln56_38 = mul i47 %sext_ln56_14, i47 %sext_ln39_13'
ST_10 : Operation 665 [1/1] (2.16ns)   --->   "%mul_ln56_38 = mul i47 %sext_ln56_14, i47 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 665 'mul' 'mul_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [1/1] (1.08ns)   --->   "%add_ln56_30 = add i47 %shl_ln56_29, i47 %mul_ln56_38" [src/conv3.cpp:56]   --->   Operation 666 'add' 'add_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_30, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 667 'partselect' 'tmp_89' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 668 [6/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 668 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln56_47 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_112, i15 0" [src/conv3.cpp:56]   --->   Operation 669 'bitconcatenate' 'shl_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : [1/1] (1.25ns)   --->   Input mux for Operation 670 '%mul_ln56_61 = mul i47 %sext_ln56_13, i47 %sext_ln39_11'
ST_10 : Operation 670 [1/1] (2.16ns)   --->   "%mul_ln56_61 = mul i47 %sext_ln56_13, i47 %sext_ln39_11" [src/conv3.cpp:56]   --->   Operation 670 'mul' 'mul_ln56_61' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 671 [1/1] (1.08ns)   --->   "%add_ln56_48 = add i47 %shl_ln56_47, i47 %mul_ln56_61" [src/conv3.cpp:56]   --->   Operation 671 'add' 'add_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_48, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 672 'partselect' 'tmp_113' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln56_48 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_113, i15 0" [src/conv3.cpp:56]   --->   Operation 673 'bitconcatenate' 'shl_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : [1/1] (1.25ns)   --->   Input mux for Operation 674 '%mul_ln56_62 = mul i47 %sext_ln56_14, i47 %sext_ln39_12'
ST_10 : Operation 674 [1/1] (2.16ns)   --->   "%mul_ln56_62 = mul i47 %sext_ln56_14, i47 %sext_ln39_12" [src/conv3.cpp:56]   --->   Operation 674 'mul' 'mul_ln56_62' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 675 [1/1] (1.08ns)   --->   "%add_ln56_49 = add i47 %shl_ln56_48, i47 %mul_ln56_62" [src/conv3.cpp:56]   --->   Operation 675 'add' 'add_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_49, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 676 'partselect' 'tmp_114' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 677 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16" [src/conv3.cpp:39]   --->   Operation 677 'load' 'weight_buffer_0_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln39_16 = sext i16 %weight_buffer_0_load_16" [src/conv3.cpp:39]   --->   Operation 678 'sext' 'sext_ln39_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 679 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17" [src/conv3.cpp:39]   --->   Operation 679 'load' 'weight_buffer_0_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln39_17 = sext i16 %weight_buffer_0_load_17" [src/conv3.cpp:39]   --->   Operation 680 'sext' 'sext_ln39_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 681 [1/1] (0.78ns)   --->   "%add_ln39_18 = add i10 %empty_244, i10 18" [src/conv3.cpp:39]   --->   Operation 681 'add' 'add_ln39_18' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 682 [1/1] (0.00ns)   --->   "%add_ln39_18_cast = zext i10 %add_ln39_18" [src/conv3.cpp:39]   --->   Operation 682 'zext' 'add_ln39_18_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 683 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_18 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_18_cast" [src/conv3.cpp:39]   --->   Operation 683 'getelementptr' 'weight_buffer_0_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 684 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:39]   --->   Operation 684 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 685 [1/1] (0.78ns)   --->   "%add_ln39_19 = add i10 %empty_244, i10 19" [src/conv3.cpp:39]   --->   Operation 685 'add' 'add_ln39_19' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 686 [1/1] (0.00ns)   --->   "%add_ln39_19_cast = zext i10 %add_ln39_19" [src/conv3.cpp:39]   --->   Operation 686 'zext' 'add_ln39_19_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 687 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_19 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_19_cast" [src/conv3.cpp:39]   --->   Operation 687 'getelementptr' 'weight_buffer_0_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 688 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:39]   --->   Operation 688 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_11 : Operation 689 [1/1] (0.85ns)   --->   "%add_ln56_96 = add i16 %add_ln56_73, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 689 'add' 'add_ln56_96' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln56_35 = zext i16 %add_ln56_96" [src/conv3.cpp:56]   --->   Operation 690 'zext' 'zext_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_35" [src/conv3.cpp:56]   --->   Operation 691 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 692 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_35" [src/conv3.cpp:56]   --->   Operation 692 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 693 [1/1] (0.85ns)   --->   "%add_ln56_102 = add i16 %add_ln56_73, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 693 'add' 'add_ln56_102' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln56_42 = zext i16 %add_ln56_102" [src/conv3.cpp:56]   --->   Operation 694 'zext' 'zext_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_42" [src/conv3.cpp:56]   --->   Operation 695 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 696 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_42" [src/conv3.cpp:56]   --->   Operation 696 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 697 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 697 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit133" [src/conv3.cpp:59]   --->   Operation 698 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_2)> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 699 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit133" [src/conv3.cpp:59]   --->   Operation 700 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_2)> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (0.00ns)   --->   "%shl_ln56_11 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_64, i15 0" [src/conv3.cpp:56]   --->   Operation 701 'bitconcatenate' 'shl_ln56_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 702 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374" [src/conv3.cpp:56]   --->   Operation 702 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 703 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379" [src/conv3.cpp:56]   --->   Operation 703 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 704 [1/1] (0.42ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 704 'mux' 'tmp_28' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln56_16 = sext i32 %tmp_28" [src/conv3.cpp:56]   --->   Operation 705 'sext' 'sext_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : [1/1] (1.25ns)   --->   Input mux for Operation 706 '%mul_ln56_16 = mul i47 %sext_ln56_16, i47 %sext_ln39_16'
ST_11 : Operation 706 [1/1] (2.16ns)   --->   "%mul_ln56_16 = mul i47 %sext_ln56_16, i47 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 706 'mul' 'mul_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 707 [1/1] (1.08ns)   --->   "%add_ln56_12 = add i47 %shl_ln56_11, i47 %mul_ln56_16" [src/conv3.cpp:56]   --->   Operation 707 'add' 'add_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_12, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 708 'partselect' 'tmp_66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln56_12 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_66, i15 0" [src/conv3.cpp:56]   --->   Operation 709 'bitconcatenate' 'shl_ln56_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 710 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388" [src/conv3.cpp:56]   --->   Operation 710 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 711 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393" [src/conv3.cpp:56]   --->   Operation 711 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 712 [1/1] (0.42ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330, i1 %tmp_15" [src/conv3.cpp:56]   --->   Operation 712 'mux' 'tmp_29' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln56_17 = sext i32 %tmp_29" [src/conv3.cpp:56]   --->   Operation 713 'sext' 'sext_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : [1/1] (1.25ns)   --->   Input mux for Operation 714 '%mul_ln56_17 = mul i47 %sext_ln56_17, i47 %sext_ln39_17'
ST_11 : Operation 714 [1/1] (2.16ns)   --->   "%mul_ln56_17 = mul i47 %sext_ln56_17, i47 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 714 'mul' 'mul_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 715 [1/1] (1.08ns)   --->   "%add_ln56_13 = add i47 %shl_ln56_12, i47 %mul_ln56_17" [src/conv3.cpp:56]   --->   Operation 715 'add' 'add_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_13, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 716 'partselect' 'tmp_67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 717 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400" [src/conv3.cpp:56]   --->   Operation 717 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 718 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405" [src/conv3.cpp:56]   --->   Operation 718 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 719 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412" [src/conv3.cpp:56]   --->   Operation 719 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 720 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417" [src/conv3.cpp:56]   --->   Operation 720 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_11 : Operation 721 [4/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 721 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.25ns)   --->   Input mux for Operation 722 '%mul_ln56_40 = mul i47 %sext_ln56_16, i47 %sext_ln39_15'
ST_11 : Operation 722 [1/1] (2.16ns)   --->   "%mul_ln56_40 = mul i47 %sext_ln56_16, i47 %sext_ln39_15" [src/conv3.cpp:56]   --->   Operation 722 'mul' 'mul_ln56_40' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_40, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 723 'partselect' 'tmp_91' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln56_31 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_91, i15 0" [src/conv3.cpp:56]   --->   Operation 724 'bitconcatenate' 'shl_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : [1/1] (1.25ns)   --->   Input mux for Operation 725 '%mul_ln56_41 = mul i47 %sext_ln56_17, i47 %sext_ln39_16'
ST_11 : Operation 725 [1/1] (2.16ns)   --->   "%mul_ln56_41 = mul i47 %sext_ln56_17, i47 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 725 'mul' 'mul_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 726 [1/1] (1.08ns)   --->   "%add_ln56_32 = add i47 %shl_ln56_31, i47 %mul_ln56_41" [src/conv3.cpp:56]   --->   Operation 726 'add' 'add_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_32, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 727 'partselect' 'tmp_92' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 728 [5/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 728 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.25ns)   --->   Input mux for Operation 729 '%mul_ln56_65 = mul i47 %sext_ln56_17, i47 %sext_ln39_15'
ST_11 : Operation 729 [1/1] (2.16ns)   --->   "%mul_ln56_65 = mul i47 %sext_ln56_17, i47 %sext_ln39_15" [src/conv3.cpp:56]   --->   Operation 729 'mul' 'mul_ln56_65' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_65, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 730 'partselect' 'tmp_116' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 731 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18" [src/conv3.cpp:39]   --->   Operation 731 'load' 'weight_buffer_0_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln39_18 = sext i16 %weight_buffer_0_load_18" [src/conv3.cpp:39]   --->   Operation 732 'sext' 'sext_ln39_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 733 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19" [src/conv3.cpp:39]   --->   Operation 733 'load' 'weight_buffer_0_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln39_19 = sext i16 %weight_buffer_0_load_19" [src/conv3.cpp:39]   --->   Operation 734 'sext' 'sext_ln39_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 735 [1/1] (0.78ns)   --->   "%add_ln39_20 = add i10 %empty_244, i10 20" [src/conv3.cpp:39]   --->   Operation 735 'add' 'add_ln39_20' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 736 [1/1] (0.00ns)   --->   "%add_ln39_20_cast = zext i10 %add_ln39_20" [src/conv3.cpp:39]   --->   Operation 736 'zext' 'add_ln39_20_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 737 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_20 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_20_cast" [src/conv3.cpp:39]   --->   Operation 737 'getelementptr' 'weight_buffer_0_addr_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 738 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:39]   --->   Operation 738 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 739 [1/1] (0.78ns)   --->   "%add_ln39_21 = add i10 %empty_244, i10 21" [src/conv3.cpp:39]   --->   Operation 739 'add' 'add_ln39_21' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 740 [1/1] (0.00ns)   --->   "%add_ln39_21_cast = zext i10 %add_ln39_21" [src/conv3.cpp:39]   --->   Operation 740 'zext' 'add_ln39_21_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 741 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_21 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_21_cast" [src/conv3.cpp:39]   --->   Operation 741 'getelementptr' 'weight_buffer_0_addr_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 742 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:39]   --->   Operation 742 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_12 : Operation 743 [1/1] (0.85ns)   --->   "%add_ln56_80 = add i16 %add_ln56_75, i16 %zext_ln56_12" [src/conv3.cpp:56]   --->   Operation 743 'add' 'add_ln56_80' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln56_17 = zext i16 %add_ln56_80" [src/conv3.cpp:56]   --->   Operation 744 'zext' 'zext_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 745 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_17" [src/conv3.cpp:56]   --->   Operation 745 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_17" [src/conv3.cpp:56]   --->   Operation 746 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 747 [1/1] (0.85ns)   --->   "%add_ln56_86 = add i16 %add_ln56_75, i16 %zext_ln56_18" [src/conv3.cpp:56]   --->   Operation 747 'add' 'add_ln56_86' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln56_23 = zext i16 %add_ln56_86" [src/conv3.cpp:56]   --->   Operation 748 'zext' 'zext_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 749 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_23" [src/conv3.cpp:56]   --->   Operation 749 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 750 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_23" [src/conv3.cpp:56]   --->   Operation 750 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 751 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 751 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_12 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit40" [src/conv3.cpp:59]   --->   Operation 752 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_12 : Operation 753 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 753 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_12 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit40" [src/conv3.cpp:59]   --->   Operation 754 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%shl_ln56_13 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_67, i15 0" [src/conv3.cpp:56]   --->   Operation 755 'bitconcatenate' 'shl_ln56_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 756 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400" [src/conv3.cpp:56]   --->   Operation 756 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 757 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405" [src/conv3.cpp:56]   --->   Operation 757 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 758 [1/1] (0.42ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332, i1 %tmp_49" [src/conv3.cpp:56]   --->   Operation 758 'mux' 'tmp_30' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln56_18 = sext i32 %tmp_30" [src/conv3.cpp:56]   --->   Operation 759 'sext' 'sext_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : [1/1] (1.25ns)   --->   Input mux for Operation 760 '%mul_ln56_18 = mul i47 %sext_ln56_18, i47 %sext_ln39_18'
ST_12 : Operation 760 [1/1] (2.16ns)   --->   "%mul_ln56_18 = mul i47 %sext_ln56_18, i47 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 760 'mul' 'mul_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 761 [1/1] (1.08ns)   --->   "%add_ln56_14 = add i47 %shl_ln56_13, i47 %mul_ln56_18" [src/conv3.cpp:56]   --->   Operation 761 'add' 'add_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 762 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412" [src/conv3.cpp:56]   --->   Operation 762 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 763 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417" [src/conv3.cpp:56]   --->   Operation 763 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 764 [1/1] (0.42ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334, i1 %tmp_52" [src/conv3.cpp:56]   --->   Operation 764 'mux' 'tmp_31' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln56_19 = sext i32 %tmp_31" [src/conv3.cpp:56]   --->   Operation 765 'sext' 'sext_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_14, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 766 'partselect' 'tmp_68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln56_14 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_68, i15 0" [src/conv3.cpp:56]   --->   Operation 767 'bitconcatenate' 'shl_ln56_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : [1/1] (1.25ns)   --->   Input mux for Operation 768 '%mul_ln56_19 = mul i47 %sext_ln56_19, i47 %sext_ln39_19'
ST_12 : Operation 768 [1/1] (2.16ns)   --->   "%mul_ln56_19 = mul i47 %sext_ln56_19, i47 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 768 'mul' 'mul_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 769 [1/1] (1.08ns)   --->   "%add_ln56_15 = add i47 %shl_ln56_14, i47 %mul_ln56_19" [src/conv3.cpp:56]   --->   Operation 769 'add' 'add_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_15, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 770 'partselect' 'tmp_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 771 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359" [src/conv3.cpp:56]   --->   Operation 771 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 772 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364" [src/conv3.cpp:56]   --->   Operation 772 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 773 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375" [src/conv3.cpp:56]   --->   Operation 773 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 774 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380" [src/conv3.cpp:56]   --->   Operation 774 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_12 : Operation 775 [3/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 775 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln56_32 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_92, i15 0" [src/conv3.cpp:56]   --->   Operation 776 'bitconcatenate' 'shl_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : [1/1] (1.25ns)   --->   Input mux for Operation 777 '%mul_ln56_42 = mul i47 %sext_ln56_18, i47 %sext_ln39_17'
ST_12 : Operation 777 [1/1] (2.16ns)   --->   "%mul_ln56_42 = mul i47 %sext_ln56_18, i47 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 777 'mul' 'mul_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 778 [1/1] (1.08ns)   --->   "%add_ln56_33 = add i47 %shl_ln56_32, i47 %mul_ln56_42" [src/conv3.cpp:56]   --->   Operation 778 'add' 'add_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_33, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 779 'partselect' 'tmp_93' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln56_33 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_93, i15 0" [src/conv3.cpp:56]   --->   Operation 780 'bitconcatenate' 'shl_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : [1/1] (1.25ns)   --->   Input mux for Operation 781 '%mul_ln56_43 = mul i47 %sext_ln56_19, i47 %sext_ln39_18'
ST_12 : Operation 781 [1/1] (2.16ns)   --->   "%mul_ln56_43 = mul i47 %sext_ln56_19, i47 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 781 'mul' 'mul_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 782 [1/1] (1.08ns)   --->   "%add_ln56_34 = add i47 %shl_ln56_33, i47 %mul_ln56_43" [src/conv3.cpp:56]   --->   Operation 782 'add' 'add_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_34, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 783 'partselect' 'tmp_94' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 784 [4/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 784 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln56_51 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_116, i15 0" [src/conv3.cpp:56]   --->   Operation 785 'bitconcatenate' 'shl_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : [1/1] (1.25ns)   --->   Input mux for Operation 786 '%mul_ln56_66 = mul i47 %sext_ln56_18, i47 %sext_ln39_16'
ST_12 : Operation 786 [1/1] (2.16ns)   --->   "%mul_ln56_66 = mul i47 %sext_ln56_18, i47 %sext_ln39_16" [src/conv3.cpp:56]   --->   Operation 786 'mul' 'mul_ln56_66' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 787 [1/1] (1.08ns)   --->   "%add_ln56_52 = add i47 %shl_ln56_51, i47 %mul_ln56_66" [src/conv3.cpp:56]   --->   Operation 787 'add' 'add_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_52, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 788 'partselect' 'tmp_117' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 1269 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1269 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.16>
ST_13 : Operation 789 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20" [src/conv3.cpp:39]   --->   Operation 789 'load' 'weight_buffer_0_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln39_20 = sext i16 %weight_buffer_0_load_20" [src/conv3.cpp:39]   --->   Operation 790 'sext' 'sext_ln39_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 791 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21" [src/conv3.cpp:39]   --->   Operation 791 'load' 'weight_buffer_0_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln39_21 = sext i16 %weight_buffer_0_load_21" [src/conv3.cpp:39]   --->   Operation 792 'sext' 'sext_ln39_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 793 [1/1] (0.78ns)   --->   "%add_ln39_22 = add i10 %empty_244, i10 22" [src/conv3.cpp:39]   --->   Operation 793 'add' 'add_ln39_22' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 794 [1/1] (0.00ns)   --->   "%add_ln39_22_cast = zext i10 %add_ln39_22" [src/conv3.cpp:39]   --->   Operation 794 'zext' 'add_ln39_22_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 795 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_22 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_22_cast" [src/conv3.cpp:39]   --->   Operation 795 'getelementptr' 'weight_buffer_0_addr_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 796 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:39]   --->   Operation 796 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 797 [1/1] (0.78ns)   --->   "%add_ln39_23 = add i10 %empty_244, i10 23" [src/conv3.cpp:39]   --->   Operation 797 'add' 'add_ln39_23' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 798 [1/1] (0.00ns)   --->   "%add_ln39_23_cast = zext i10 %add_ln39_23" [src/conv3.cpp:39]   --->   Operation 798 'zext' 'add_ln39_23_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 799 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_23 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_23_cast" [src/conv3.cpp:39]   --->   Operation 799 'getelementptr' 'weight_buffer_0_addr_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 800 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:39]   --->   Operation 800 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_13 : Operation 801 [1/1] (0.78ns)   --->   "%add_ln39_24 = add i10 %empty_244, i10 24" [src/conv3.cpp:39]   --->   Operation 801 'add' 'add_ln39_24' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 802 [1/1] (0.85ns)   --->   "%add_ln56_91 = add i16 %add_ln56_75, i16 %zext_ln56_24" [src/conv3.cpp:56]   --->   Operation 802 'add' 'add_ln56_91' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln56_29 = zext i16 %add_ln56_91" [src/conv3.cpp:56]   --->   Operation 803 'zext' 'zext_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 804 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_29" [src/conv3.cpp:56]   --->   Operation 804 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_29" [src/conv3.cpp:56]   --->   Operation 805 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (0.85ns)   --->   "%add_ln56_97 = add i16 %add_ln56_75, i16 %zext_ln56_31" [src/conv3.cpp:56]   --->   Operation 806 'add' 'add_ln56_97' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln56_36 = zext i16 %add_ln56_97" [src/conv3.cpp:56]   --->   Operation 807 'zext' 'zext_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 808 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_36" [src/conv3.cpp:56]   --->   Operation 808 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 809 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_36" [src/conv3.cpp:56]   --->   Operation 809 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln59_6 = sext i32 %add_ln59_2" [src/conv3.cpp:59]   --->   Operation 810 'sext' 'sext_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln59_7 = sext i32 %tmp_55" [src/conv3.cpp:59]   --->   Operation 811 'sext' 'sext_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 812 [1/1] (1.01ns)   --->   "%sub_ln59_3 = sub i33 0, i33 %sext_ln59_6" [src/conv3.cpp:59]   --->   Operation 812 'sub' 'sub_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 813 [1/1] (1.01ns)   --->   "%icmp_ln59_3 = icmp_eq  i33 %sext_ln59_7, i33 %sub_ln59_3" [src/conv3.cpp:59]   --->   Operation 813 'icmp' 'icmp_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_3, void %if.end.i.i.3, void %if.then.i.i.3" [src/conv3.cpp:59]   --->   Operation 814 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0131, void %V32.i.i24.i.i102.case.1132" [src/conv3.cpp:59]   --->   Operation 815 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_3)> <Delay = 0.00>
ST_13 : Operation 816 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 816 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_13 : Operation 817 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit130" [src/conv3.cpp:59]   --->   Operation 817 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_3)> <Delay = 0.00>
ST_13 : Operation 818 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 818 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_13 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit130" [src/conv3.cpp:59]   --->   Operation 819 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_3)> <Delay = 0.00>
ST_13 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.3" [src/conv3.cpp:59]   --->   Operation 820 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_3)> <Delay = 0.00>
ST_13 : Operation 821 [1/1] (1.01ns)   --->   "%add_ln59_3 = add i32 %tmp_55, i32 %add_ln59_2" [src/conv3.cpp:59]   --->   Operation 821 'add' 'add_ln59_3' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.054, void %V32.i.i24.i.i102.case.155" [src/conv3.cpp:59]   --->   Operation 822 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 823 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359" [src/conv3.cpp:56]   --->   Operation 823 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 824 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364" [src/conv3.cpp:56]   --->   Operation 824 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 825 [1/1] (0.42ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316, i1 %icmp_ln43_1" [src/conv3.cpp:56]   --->   Operation 825 'mux' 'tmp_32' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln56_20 = sext i32 %tmp_32" [src/conv3.cpp:56]   --->   Operation 826 'sext' 'sext_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : [1/1] (1.25ns)   --->   Input mux for Operation 827 '%mul_ln56_20 = mul i47 %sext_ln56_20, i47 %sext_ln39_20'
ST_13 : Operation 827 [1/1] (2.16ns)   --->   "%mul_ln56_20 = mul i47 %sext_ln56_20, i47 %sext_ln39_20" [src/conv3.cpp:56]   --->   Operation 827 'mul' 'mul_ln56_20' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_20, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 828 'partselect' 'tmp_69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln56_15 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_69, i15 0" [src/conv3.cpp:56]   --->   Operation 829 'bitconcatenate' 'shl_ln56_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 830 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375" [src/conv3.cpp:56]   --->   Operation 830 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 831 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380" [src/conv3.cpp:56]   --->   Operation 831 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 832 [1/1] (0.42ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318, i1 %icmp_ln56" [src/conv3.cpp:56]   --->   Operation 832 'mux' 'tmp_33' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln56_21 = sext i32 %tmp_33" [src/conv3.cpp:56]   --->   Operation 833 'sext' 'sext_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : [1/1] (1.25ns)   --->   Input mux for Operation 834 '%mul_ln56_21 = mul i47 %sext_ln56_21, i47 %sext_ln39_21'
ST_13 : Operation 834 [1/1] (2.16ns)   --->   "%mul_ln56_21 = mul i47 %sext_ln56_21, i47 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 834 'mul' 'mul_ln56_21' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 835 [1/1] (1.08ns)   --->   "%add_ln56_16 = add i47 %shl_ln56_15, i47 %mul_ln56_21" [src/conv3.cpp:56]   --->   Operation 835 'add' 'add_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_16, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 836 'partselect' 'tmp_71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 837 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389" [src/conv3.cpp:56]   --->   Operation 837 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 838 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394" [src/conv3.cpp:56]   --->   Operation 838 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 839 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401" [src/conv3.cpp:56]   --->   Operation 839 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 840 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406" [src/conv3.cpp:56]   --->   Operation 840 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_13 : Operation 841 [2/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 841 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.25ns)   --->   Input mux for Operation 842 '%mul_ln56_45 = mul i47 %sext_ln56_21, i47 %sext_ln39_20'
ST_13 : Operation 842 [1/1] (2.16ns)   --->   "%mul_ln56_45 = mul i47 %sext_ln56_21, i47 %sext_ln39_20" [src/conv3.cpp:56]   --->   Operation 842 'mul' 'mul_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_45, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 843 'partselect' 'tmp_96' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 844 [3/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 844 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln56_52 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_117, i15 0" [src/conv3.cpp:56]   --->   Operation 845 'bitconcatenate' 'shl_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : [1/1] (1.25ns)   --->   Input mux for Operation 846 '%mul_ln56_67 = mul i47 %sext_ln56_19, i47 %sext_ln39_17'
ST_13 : Operation 846 [1/1] (2.16ns)   --->   "%mul_ln56_67 = mul i47 %sext_ln56_19, i47 %sext_ln39_17" [src/conv3.cpp:56]   --->   Operation 846 'mul' 'mul_ln56_67' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 847 [1/1] (1.08ns)   --->   "%add_ln56_53 = add i47 %shl_ln56_52, i47 %mul_ln56_67" [src/conv3.cpp:56]   --->   Operation 847 'add' 'add_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_53, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 848 'partselect' 'tmp_118' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 849 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22" [src/conv3.cpp:39]   --->   Operation 849 'load' 'weight_buffer_0_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_14 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln39_22 = sext i16 %weight_buffer_0_load_22" [src/conv3.cpp:39]   --->   Operation 850 'sext' 'sext_ln39_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 851 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23" [src/conv3.cpp:39]   --->   Operation 851 'load' 'weight_buffer_0_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_14 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln39_23 = sext i16 %weight_buffer_0_load_23" [src/conv3.cpp:39]   --->   Operation 852 'sext' 'sext_ln39_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 853 [1/1] (0.00ns)   --->   "%add_ln39_24_cast = zext i10 %add_ln39_24" [src/conv3.cpp:39]   --->   Operation 853 'zext' 'add_ln39_24_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 854 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr_24 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_24_cast" [src/conv3.cpp:39]   --->   Operation 854 'getelementptr' 'weight_buffer_0_addr_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 855 [2/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:39]   --->   Operation 855 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_14 : Operation 856 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 856 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_14 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit53" [src/conv3.cpp:59]   --->   Operation 857 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp)> <Delay = 0.00>
ST_14 : Operation 858 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 858 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_14 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit53" [src/conv3.cpp:59]   --->   Operation 859 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp)> <Delay = 0.00>
ST_14 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln56_16 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_71, i15 0" [src/conv3.cpp:56]   --->   Operation 860 'bitconcatenate' 'shl_ln56_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 861 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389" [src/conv3.cpp:56]   --->   Operation 861 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 862 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394" [src/conv3.cpp:56]   --->   Operation 862 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 863 [1/1] (0.42ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320, i1 %tmp_15" [src/conv3.cpp:56]   --->   Operation 863 'mux' 'tmp_34' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln56_22 = sext i32 %tmp_34" [src/conv3.cpp:56]   --->   Operation 864 'sext' 'sext_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : [1/1] (1.25ns)   --->   Input mux for Operation 865 '%mul_ln56_22 = mul i47 %sext_ln56_22, i47 %sext_ln39_22'
ST_14 : Operation 865 [1/1] (2.16ns)   --->   "%mul_ln56_22 = mul i47 %sext_ln56_22, i47 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 865 'mul' 'mul_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 866 [1/1] (1.08ns)   --->   "%add_ln56_17 = add i47 %shl_ln56_16, i47 %mul_ln56_22" [src/conv3.cpp:56]   --->   Operation 866 'add' 'add_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_17, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 867 'partselect' 'tmp_72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln56_17 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_72, i15 0" [src/conv3.cpp:56]   --->   Operation 868 'bitconcatenate' 'shl_ln56_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 869 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401" [src/conv3.cpp:56]   --->   Operation 869 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 870 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406" [src/conv3.cpp:56]   --->   Operation 870 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 871 [1/1] (0.42ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322, i1 %tmp_49" [src/conv3.cpp:56]   --->   Operation 871 'mux' 'tmp_35' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln56_23 = sext i32 %tmp_35" [src/conv3.cpp:56]   --->   Operation 872 'sext' 'sext_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : [1/1] (1.25ns)   --->   Input mux for Operation 873 '%mul_ln56_23 = mul i47 %sext_ln56_23, i47 %sext_ln39_23'
ST_14 : Operation 873 [1/1] (2.16ns)   --->   "%mul_ln56_23 = mul i47 %sext_ln56_23, i47 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 873 'mul' 'mul_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 874 [1/1] (1.08ns)   --->   "%add_ln56_18 = add i47 %shl_ln56_17, i47 %mul_ln56_23" [src/conv3.cpp:56]   --->   Operation 874 'add' 'add_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_18, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 875 'partselect' 'tmp_73' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 876 [1/13] (1.53ns)   --->   "%urem_ln56 = urem i9 %add_ln54_3, i9 130" [src/conv3.cpp:56]   --->   Operation 876 'urem' 'urem_ln56' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln56_45 = zext i9 %urem_ln56" [src/conv3.cpp:56]   --->   Operation 877 'zext' 'zext_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 878 [1/1] (0.85ns)   --->   "%add_ln56_104 = add i16 %add_ln56_69, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 878 'add' 'add_ln56_104' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln56_46 = zext i16 %add_ln56_104" [src/conv3.cpp:56]   --->   Operation 879 'zext' 'zext_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 880 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_46" [src/conv3.cpp:56]   --->   Operation 880 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 881 [1/1] (0.85ns)   --->   "%add_ln56_105 = add i16 %add_ln56_67, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 881 'add' 'add_ln56_105' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln56_47 = zext i16 %add_ln56_105" [src/conv3.cpp:56]   --->   Operation 882 'zext' 'zext_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 883 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_47" [src/conv3.cpp:56]   --->   Operation 883 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 884 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_46" [src/conv3.cpp:56]   --->   Operation 884 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 885 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_47" [src/conv3.cpp:56]   --->   Operation 885 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 886 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302" [src/conv3.cpp:56]   --->   Operation 886 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 887 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307" [src/conv3.cpp:56]   --->   Operation 887 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 888 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301" [src/conv3.cpp:56]   --->   Operation 888 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 889 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306" [src/conv3.cpp:56]   --->   Operation 889 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_14 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln56_35 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_96, i15 0" [src/conv3.cpp:56]   --->   Operation 890 'bitconcatenate' 'shl_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : [1/1] (1.25ns)   --->   Input mux for Operation 891 '%mul_ln56_46 = mul i47 %sext_ln56_22, i47 %sext_ln39_21'
ST_14 : Operation 891 [1/1] (2.16ns)   --->   "%mul_ln56_46 = mul i47 %sext_ln56_22, i47 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 891 'mul' 'mul_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 892 [1/1] (1.08ns)   --->   "%add_ln56_36 = add i47 %shl_ln56_35, i47 %mul_ln56_46" [src/conv3.cpp:56]   --->   Operation 892 'add' 'add_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_36, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 893 'partselect' 'tmp_97' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln56_36 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_97, i15 0" [src/conv3.cpp:56]   --->   Operation 894 'bitconcatenate' 'shl_ln56_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : [1/1] (1.25ns)   --->   Input mux for Operation 895 '%mul_ln56_47 = mul i47 %sext_ln56_23, i47 %sext_ln39_22'
ST_14 : Operation 895 [1/1] (2.16ns)   --->   "%mul_ln56_47 = mul i47 %sext_ln56_23, i47 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 895 'mul' 'mul_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 896 [1/1] (1.08ns)   --->   "%add_ln56_37 = add i47 %shl_ln56_36, i47 %mul_ln56_47" [src/conv3.cpp:56]   --->   Operation 896 'add' 'add_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_37, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 897 'partselect' 'tmp_98' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 898 [2/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 898 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.25ns)   --->   Input mux for Operation 899 '%mul_ln56_70 = mul i47 %sext_ln56_22, i47 %sext_ln39_20'
ST_14 : Operation 899 [1/1] (2.16ns)   --->   "%mul_ln56_70 = mul i47 %sext_ln56_22, i47 %sext_ln39_20" [src/conv3.cpp:56]   --->   Operation 899 'mul' 'mul_ln56_70' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_70, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 900 'partselect' 'tmp_120' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.18>
ST_15 : Operation 901 [1/2] (1.23ns)   --->   "%weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24" [src/conv3.cpp:39]   --->   Operation 901 'load' 'weight_buffer_0_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 800> <RAM>
ST_15 : Operation 902 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302" [src/conv3.cpp:56]   --->   Operation 902 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 903 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307" [src/conv3.cpp:56]   --->   Operation 903 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 904 [1/1] (0.42ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312, i1 %tmp_78" [src/conv3.cpp:56]   --->   Operation 904 'mux' 'tmp_37' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln56_25 = sext i32 %tmp_37" [src/conv3.cpp:56]   --->   Operation 905 'sext' 'sext_ln56_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln56_22 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_79, i15 0" [src/conv3.cpp:56]   --->   Operation 906 'bitconcatenate' 'shl_ln56_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : [1/1] (1.25ns)   --->   Input mux for Operation 907 '%mul_ln56_29 = mul i47 %sext_ln56_25, i47 %sext_ln39_4'
ST_15 : Operation 907 [1/1] (2.16ns)   --->   "%mul_ln56_29 = mul i47 %sext_ln56_25, i47 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 907 'mul' 'mul_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 908 [1/1] (1.08ns)   --->   "%add_ln56_23 = add i47 %shl_ln56_22, i47 %mul_ln56_29" [src/conv3.cpp:56]   --->   Operation 908 'add' 'add_ln56_23' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_23, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 909 'partselect' 'tmp_65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln59_10 = sext i32 %tmp_38" [src/conv3.cpp:59]   --->   Operation 910 'sext' 'sext_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln59_11 = sext i32 %tmp_65" [src/conv3.cpp:59]   --->   Operation 911 'sext' 'sext_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 912 [1/1] (1.01ns)   --->   "%sub_ln59_5 = sub i33 0, i33 %sext_ln59_10" [src/conv3.cpp:59]   --->   Operation 912 'sub' 'sub_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 913 [1/1] (1.01ns)   --->   "%icmp_ln59_5 = icmp_eq  i33 %sext_ln59_11, i33 %sub_ln59_5" [src/conv3.cpp:59]   --->   Operation 913 'icmp' 'icmp_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 914 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_5, void %if.end.i.i.1, void %if.then.i.i.1" [src/conv3.cpp:59]   --->   Operation 914 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0155, void %V32.i.i24.i.i102.1.case.1156" [src/conv3.cpp:59]   --->   Operation 915 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5)> <Delay = 0.00>
ST_15 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1" [src/conv3.cpp:59]   --->   Operation 916 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5)> <Delay = 0.00>
ST_15 : Operation 917 [1/1] (1.01ns)   --->   "%add_ln59_5 = add i32 %tmp_65, i32 %tmp_38" [src/conv3.cpp:59]   --->   Operation 917 'add' 'add_ln59_5' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0, void %V32.i.i24.i.i102.1.case.1" [src/conv3.cpp:59]   --->   Operation 918 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 919 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301" [src/conv3.cpp:56]   --->   Operation 919 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 920 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306" [src/conv3.cpp:56]   --->   Operation 920 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 921 [1/1] (0.42ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300, i1 %tmp_78" [src/conv3.cpp:56]   --->   Operation 921 'mux' 'tmp_39' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln56_26 = sext i32 %tmp_39" [src/conv3.cpp:56]   --->   Operation 922 'sext' 'sext_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln56_26 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_84, i15 0" [src/conv3.cpp:56]   --->   Operation 923 'bitconcatenate' 'shl_ln56_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : [1/1] (1.25ns)   --->   Input mux for Operation 924 '%mul_ln56_34 = mul i47 %sext_ln56_26, i47 %sext_ln39_9'
ST_15 : Operation 924 [1/1] (2.16ns)   --->   "%mul_ln56_34 = mul i47 %sext_ln56_26, i47 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 924 'mul' 'mul_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 925 [1/1] (1.08ns)   --->   "%add_ln56_27 = add i47 %shl_ln56_26, i47 %mul_ln56_34" [src/conv3.cpp:56]   --->   Operation 925 'add' 'add_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_27, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 926 'partselect' 'tmp_70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln56_41 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_103, i15 0" [src/conv3.cpp:56]   --->   Operation 927 'bitconcatenate' 'shl_ln56_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : [1/1] (1.25ns)   --->   Input mux for Operation 928 '%mul_ln56_53 = mul i47 %sext_ln56_25, i47 %sext_ln39_3'
ST_15 : Operation 928 [1/1] (2.16ns)   --->   "%mul_ln56_53 = mul i47 %sext_ln56_25, i47 %sext_ln39_3" [src/conv3.cpp:56]   --->   Operation 928 'mul' 'mul_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 929 [1/1] (1.08ns)   --->   "%add_ln56_42 = add i47 %shl_ln56_41, i47 %mul_ln56_53" [src/conv3.cpp:56]   --->   Operation 929 'add' 'add_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 930 [1/13] (1.53ns)   --->   "%urem_ln56_1 = urem i9 %add_ln54_4, i9 130" [src/conv3.cpp:56]   --->   Operation 930 'urem' 'urem_ln56_1' <Predicate = (!icmp_ln39)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln56_52 = zext i9 %urem_ln56_1" [src/conv3.cpp:56]   --->   Operation 931 'zext' 'zext_ln56_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 932 [1/1] (0.85ns)   --->   "%add_ln56_109 = add i16 %add_ln56_69, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 932 'add' 'add_ln56_109' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln56_53 = zext i16 %add_ln56_109" [src/conv3.cpp:56]   --->   Operation 933 'zext' 'zext_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 934 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_53" [src/conv3.cpp:56]   --->   Operation 934 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 935 [1/1] (0.85ns)   --->   "%add_ln56_110 = add i16 %add_ln56_67, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 935 'add' 'add_ln56_110' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln56_54 = zext i16 %add_ln56_110" [src/conv3.cpp:56]   --->   Operation 936 'zext' 'zext_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 937 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_54" [src/conv3.cpp:56]   --->   Operation 937 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 938 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_53" [src/conv3.cpp:56]   --->   Operation 938 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 939 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_54" [src/conv3.cpp:56]   --->   Operation 939 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 940 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280" [src/conv3.cpp:56]   --->   Operation 940 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 941 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285" [src/conv3.cpp:56]   --->   Operation 941 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_42, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 942 'partselect' 'tmp_106' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln56_45 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_109, i15 0" [src/conv3.cpp:56]   --->   Operation 943 'bitconcatenate' 'shl_ln56_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : [1/1] (1.25ns)   --->   Input mux for Operation 944 '%mul_ln56_58 = mul i47 %sext_ln56_26, i47 %sext_ln39_8'
ST_15 : Operation 944 [1/1] (2.16ns)   --->   "%mul_ln56_58 = mul i47 %sext_ln56_26, i47 %sext_ln39_8" [src/conv3.cpp:56]   --->   Operation 944 'mul' 'mul_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 945 [1/1] (1.08ns)   --->   "%add_ln56_46 = add i47 %shl_ln56_45, i47 %mul_ln56_58" [src/conv3.cpp:56]   --->   Operation 945 'add' 'add_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 946 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279" [src/conv3.cpp:56]   --->   Operation 946 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 947 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284" [src/conv3.cpp:56]   --->   Operation 947 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_46, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 948 'partselect' 'tmp_111' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln56_55 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_120, i15 0" [src/conv3.cpp:56]   --->   Operation 949 'bitconcatenate' 'shl_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : [1/1] (1.25ns)   --->   Input mux for Operation 950 '%mul_ln56_71 = mul i47 %sext_ln56_23, i47 %sext_ln39_21'
ST_15 : Operation 950 [1/1] (2.16ns)   --->   "%mul_ln56_71 = mul i47 %sext_ln56_23, i47 %sext_ln39_21" [src/conv3.cpp:56]   --->   Operation 950 'mul' 'mul_ln56_71' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 951 [1/1] (1.08ns)   --->   "%add_ln56_56 = add i47 %shl_ln56_55, i47 %mul_ln56_71" [src/conv3.cpp:56]   --->   Operation 951 'add' 'add_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_56, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 952 'partselect' 'tmp_121' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.18>
ST_16 : Operation 953 [1/1] (0.85ns)   --->   "%add_ln56_103 = add i16 %add_ln56_75, i16 %zext_ln56_38" [src/conv3.cpp:56]   --->   Operation 953 'add' 'add_ln56_103' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 954 [1/1] (0.85ns)   --->   "%add_ln56_106 = add i16 %add_ln56_71, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 954 'add' 'add_ln56_106' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln56_48 = zext i16 %add_ln56_106" [src/conv3.cpp:56]   --->   Operation 955 'zext' 'zext_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 956 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_48" [src/conv3.cpp:56]   --->   Operation 956 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 957 [1/1] (0.85ns)   --->   "%add_ln56_107 = add i16 %add_ln56_73, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 957 'add' 'add_ln56_107' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 958 [1/1] (0.85ns)   --->   "%add_ln56_108 = add i16 %add_ln56_75, i16 %zext_ln56_45" [src/conv3.cpp:56]   --->   Operation 958 'add' 'add_ln56_108' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 959 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_48" [src/conv3.cpp:56]   --->   Operation 959 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 960 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 960 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & !tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_16 : Operation 961 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit154" [src/conv3.cpp:59]   --->   Operation 961 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & !tmp_10)> <Delay = 0.00>
ST_16 : Operation 962 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 962 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_16 : Operation 963 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit154" [src/conv3.cpp:59]   --->   Operation 963 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_5 & tmp_10)> <Delay = 0.00>
ST_16 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln59_12 = sext i32 %add_ln59_5" [src/conv3.cpp:59]   --->   Operation 964 'sext' 'sext_ln59_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln59_13 = sext i32 %tmp_70" [src/conv3.cpp:59]   --->   Operation 965 'sext' 'sext_ln59_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 966 [1/1] (1.01ns)   --->   "%sub_ln59_6 = sub i33 0, i33 %sext_ln59_12" [src/conv3.cpp:59]   --->   Operation 966 'sub' 'sub_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 967 [1/1] (1.01ns)   --->   "%icmp_ln59_6 = icmp_eq  i33 %sext_ln59_13, i33 %sub_ln59_6" [src/conv3.cpp:59]   --->   Operation 967 'icmp' 'icmp_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_6, void %if.end.i.i.1.1, void %if.then.i.i.1.1" [src/conv3.cpp:59]   --->   Operation 968 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0152, void %V32.i.i24.i.i102.1.case.1153" [src/conv3.cpp:59]   --->   Operation 969 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_6)> <Delay = 0.00>
ST_16 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.1" [src/conv3.cpp:59]   --->   Operation 970 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_6)> <Delay = 0.00>
ST_16 : Operation 971 [1/1] (1.01ns)   --->   "%add_ln59_6 = add i32 %tmp_70, i32 %add_ln59_5" [src/conv3.cpp:59]   --->   Operation 971 'add' 'add_ln59_6' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.076, void %V32.i.i24.i.i102.1.case.177" [src/conv3.cpp:59]   --->   Operation 972 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 973 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303" [src/conv3.cpp:56]   --->   Operation 973 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 974 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308" [src/conv3.cpp:56]   --->   Operation 974 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 975 [1/1] (0.85ns)   --->   "%add_ln56_111 = add i16 %add_ln56_71, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 975 'add' 'add_ln56_111' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln56_55 = zext i16 %add_ln56_111" [src/conv3.cpp:56]   --->   Operation 976 'zext' 'zext_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 977 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_55" [src/conv3.cpp:56]   --->   Operation 977 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 978 [1/1] (0.85ns)   --->   "%add_ln56_112 = add i16 %add_ln56_73, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 978 'add' 'add_ln56_112' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 979 [1/1] (0.85ns)   --->   "%add_ln56_113 = add i16 %add_ln56_75, i16 %zext_ln56_52" [src/conv3.cpp:56]   --->   Operation 979 'add' 'add_ln56_113' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 980 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_55" [src/conv3.cpp:56]   --->   Operation 980 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 981 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280" [src/conv3.cpp:56]   --->   Operation 981 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 982 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285" [src/conv3.cpp:56]   --->   Operation 982 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 983 [1/1] (0.42ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290, i1 %tmp_104" [src/conv3.cpp:56]   --->   Operation 983 'mux' 'tmp_43' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln56_30 = sext i32 %tmp_43" [src/conv3.cpp:56]   --->   Operation 984 'sext' 'sext_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 985 [1/1] (0.00ns)   --->   "%shl_ln56_42 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_106, i15 0" [src/conv3.cpp:56]   --->   Operation 985 'bitconcatenate' 'shl_ln56_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : [1/1] (1.25ns)   --->   Input mux for Operation 986 '%mul_ln56_54 = mul i47 %sext_ln56_30, i47 %sext_ln39_4'
ST_16 : Operation 986 [1/1] (2.16ns)   --->   "%mul_ln56_54 = mul i47 %sext_ln56_30, i47 %sext_ln39_4" [src/conv3.cpp:56]   --->   Operation 986 'mul' 'mul_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 987 [1/1] (1.08ns)   --->   "%add_ln56_43 = add i47 %shl_ln56_42, i47 %mul_ln56_54" [src/conv3.cpp:56]   --->   Operation 987 'add' 'add_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_43, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 988 'partselect' 'tmp_90' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln59_20 = sext i32 %tmp_44" [src/conv3.cpp:59]   --->   Operation 989 'sext' 'sext_ln59_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln59_21 = sext i32 %tmp_90" [src/conv3.cpp:59]   --->   Operation 990 'sext' 'sext_ln59_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 991 [1/1] (1.01ns)   --->   "%sub_ln59_10 = sub i33 0, i33 %sext_ln59_20" [src/conv3.cpp:59]   --->   Operation 991 'sub' 'sub_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 992 [1/1] (1.01ns)   --->   "%icmp_ln59_10 = icmp_eq  i33 %sext_ln59_21, i33 %sub_ln59_10" [src/conv3.cpp:59]   --->   Operation 992 'icmp' 'icmp_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 993 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_10, void %if.end.i.i.2, void %if.then.i.i.2" [src/conv3.cpp:59]   --->   Operation 993 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 994 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0170, void %V32.i.i24.i.i102.2.case.1171" [src/conv3.cpp:59]   --->   Operation 994 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10)> <Delay = 0.00>
ST_16 : Operation 995 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2" [src/conv3.cpp:59]   --->   Operation 995 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10)> <Delay = 0.00>
ST_16 : Operation 996 [1/1] (1.01ns)   --->   "%add_ln59_10 = add i32 %tmp_90, i32 %tmp_44" [src/conv3.cpp:59]   --->   Operation 996 'add' 'add_ln59_10' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 997 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0, void %V32.i.i24.i.i102.2.case.1" [src/conv3.cpp:59]   --->   Operation 997 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 998 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279" [src/conv3.cpp:56]   --->   Operation 998 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 999 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284" [src/conv3.cpp:56]   --->   Operation 999 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 1000 [1/1] (0.42ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278, i1 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1000 'mux' 'tmp_45' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln56_31 = sext i32 %tmp_45" [src/conv3.cpp:56]   --->   Operation 1001 'sext' 'sext_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1002 [1/1] (0.00ns)   --->   "%shl_ln56_46 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_111, i15 0" [src/conv3.cpp:56]   --->   Operation 1002 'bitconcatenate' 'shl_ln56_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : [1/1] (1.25ns)   --->   Input mux for Operation 1003 '%mul_ln56_59 = mul i47 %sext_ln56_31, i47 %sext_ln39_9'
ST_16 : Operation 1003 [1/1] (2.16ns)   --->   "%mul_ln56_59 = mul i47 %sext_ln56_31, i47 %sext_ln39_9" [src/conv3.cpp:56]   --->   Operation 1003 'mul' 'mul_ln56_59' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1004 [1/1] (1.08ns)   --->   "%add_ln56_47 = add i47 %shl_ln56_46, i47 %mul_ln56_59" [src/conv3.cpp:56]   --->   Operation 1004 'add' 'add_ln56_47' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_47, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1005 'partselect' 'tmp_95' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 1006 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281" [src/conv3.cpp:56]   --->   Operation 1006 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_16 : Operation 1007 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286" [src/conv3.cpp:56]   --->   Operation 1007 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln56_49 = zext i16 %add_ln56_107" [src/conv3.cpp:56]   --->   Operation 1008 'zext' 'zext_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1009 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_49" [src/conv3.cpp:56]   --->   Operation 1009 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1010 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_49" [src/conv3.cpp:56]   --->   Operation 1010 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1011 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1011 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_17 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit" [src/conv3.cpp:59]   --->   Operation 1012 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_10)> <Delay = 0.00>
ST_17 : Operation 1013 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1013 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_17 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit" [src/conv3.cpp:59]   --->   Operation 1014 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_10)> <Delay = 0.00>
ST_17 : Operation 1015 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303" [src/conv3.cpp:56]   --->   Operation 1015 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1016 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308" [src/conv3.cpp:56]   --->   Operation 1016 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1017 [1/1] (0.42ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298, i1 %tmp_78" [src/conv3.cpp:56]   --->   Operation 1017 'mux' 'tmp_40' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln56_27 = sext i32 %tmp_40" [src/conv3.cpp:56]   --->   Operation 1018 'sext' 'sext_ln56_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1019 [1/1] (0.00ns)   --->   "%shl_ln56_30 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_89, i15 0" [src/conv3.cpp:56]   --->   Operation 1019 'bitconcatenate' 'shl_ln56_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : [1/1] (1.25ns)   --->   Input mux for Operation 1020 '%mul_ln56_39 = mul i47 %sext_ln56_27, i47 %sext_ln39_14'
ST_17 : Operation 1020 [1/1] (2.16ns)   --->   "%mul_ln56_39 = mul i47 %sext_ln56_27, i47 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1020 'mul' 'mul_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1021 [1/1] (1.08ns)   --->   "%add_ln56_31 = add i47 %shl_ln56_30, i47 %mul_ln56_39" [src/conv3.cpp:56]   --->   Operation 1021 'add' 'add_ln56_31' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_31, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1022 'partselect' 'tmp_75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln59_14 = sext i32 %add_ln59_6" [src/conv3.cpp:59]   --->   Operation 1023 'sext' 'sext_ln59_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln59_15 = sext i32 %tmp_75" [src/conv3.cpp:59]   --->   Operation 1024 'sext' 'sext_ln59_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1025 [1/1] (1.01ns)   --->   "%sub_ln59_7 = sub i33 0, i33 %sext_ln59_14" [src/conv3.cpp:59]   --->   Operation 1025 'sub' 'sub_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1026 [1/1] (1.01ns)   --->   "%icmp_ln59_7 = icmp_eq  i33 %sext_ln59_15, i33 %sub_ln59_7" [src/conv3.cpp:59]   --->   Operation 1026 'icmp' 'icmp_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_7, void %if.end.i.i.1.2, void %if.then.i.i.1.2" [src/conv3.cpp:59]   --->   Operation 1027 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0149, void %V32.i.i24.i.i102.1.case.1150" [src/conv3.cpp:59]   --->   Operation 1028 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_7)> <Delay = 0.00>
ST_17 : Operation 1029 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.2" [src/conv3.cpp:59]   --->   Operation 1029 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_7)> <Delay = 0.00>
ST_17 : Operation 1030 [1/1] (1.01ns)   --->   "%add_ln59_7 = add i32 %tmp_75, i32 %add_ln59_6" [src/conv3.cpp:59]   --->   Operation 1030 'add' 'add_ln59_7' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1031 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.081, void %V32.i.i24.i.i102.1.case.182" [src/conv3.cpp:59]   --->   Operation 1031 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1032 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304" [src/conv3.cpp:56]   --->   Operation 1032 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1033 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309" [src/conv3.cpp:56]   --->   Operation 1033 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln56_56 = zext i16 %add_ln56_112" [src/conv3.cpp:56]   --->   Operation 1034 'zext' 'zext_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1035 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_56" [src/conv3.cpp:56]   --->   Operation 1035 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1036 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_56" [src/conv3.cpp:56]   --->   Operation 1036 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1037 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1037 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & !tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_17 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit169" [src/conv3.cpp:59]   --->   Operation 1038 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & !tmp_14)> <Delay = 0.00>
ST_17 : Operation 1039 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1039 'store' 'store_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_17 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit169" [src/conv3.cpp:59]   --->   Operation 1040 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_10 & tmp_14)> <Delay = 0.00>
ST_17 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln59_22 = sext i32 %add_ln59_10" [src/conv3.cpp:59]   --->   Operation 1041 'sext' 'sext_ln59_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln59_23 = sext i32 %tmp_95" [src/conv3.cpp:59]   --->   Operation 1042 'sext' 'sext_ln59_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1043 [1/1] (1.01ns)   --->   "%sub_ln59_11 = sub i33 0, i33 %sext_ln59_22" [src/conv3.cpp:59]   --->   Operation 1043 'sub' 'sub_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1044 [1/1] (1.01ns)   --->   "%icmp_ln59_11 = icmp_eq  i33 %sext_ln59_23, i33 %sub_ln59_11" [src/conv3.cpp:59]   --->   Operation 1044 'icmp' 'icmp_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1045 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_11, void %if.end.i.i.2.1, void %if.then.i.i.2.1" [src/conv3.cpp:59]   --->   Operation 1045 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0167, void %V32.i.i24.i.i102.2.case.1168" [src/conv3.cpp:59]   --->   Operation 1046 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_11)> <Delay = 0.00>
ST_17 : Operation 1047 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.1" [src/conv3.cpp:59]   --->   Operation 1047 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_11)> <Delay = 0.00>
ST_17 : Operation 1048 [1/1] (1.01ns)   --->   "%add_ln59_11 = add i32 %tmp_95, i32 %add_ln59_10" [src/conv3.cpp:59]   --->   Operation 1048 'add' 'add_ln59_11' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1049 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0100, void %V32.i.i24.i.i102.2.case.1101" [src/conv3.cpp:59]   --->   Operation 1049 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1050 [1/1] (0.00ns)   --->   "%shl_ln56_49 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_114, i15 0" [src/conv3.cpp:56]   --->   Operation 1050 'bitconcatenate' 'shl_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : [1/1] (1.25ns)   --->   Input mux for Operation 1051 '%mul_ln56_63 = mul i47 %sext_ln56_27, i47 %sext_ln39_13'
ST_17 : Operation 1051 [1/1] (2.16ns)   --->   "%mul_ln56_63 = mul i47 %sext_ln56_27, i47 %sext_ln39_13" [src/conv3.cpp:56]   --->   Operation 1051 'mul' 'mul_ln56_63' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1052 [1/1] (1.08ns)   --->   "%add_ln56_50 = add i47 %shl_ln56_49, i47 %mul_ln56_63" [src/conv3.cpp:56]   --->   Operation 1052 'add' 'add_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1053 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281" [src/conv3.cpp:56]   --->   Operation 1053 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1054 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286" [src/conv3.cpp:56]   --->   Operation 1054 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1055 [1/1] (0.42ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276, i1 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1055 'mux' 'tmp_46' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln56_32 = sext i32 %tmp_46" [src/conv3.cpp:56]   --->   Operation 1056 'sext' 'sext_ln56_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_50, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1057 'partselect' 'tmp_115' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln56_50 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_115, i15 0" [src/conv3.cpp:56]   --->   Operation 1058 'bitconcatenate' 'shl_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : [1/1] (1.25ns)   --->   Input mux for Operation 1059 '%mul_ln56_64 = mul i47 %sext_ln56_32, i47 %sext_ln39_14'
ST_17 : Operation 1059 [1/1] (2.16ns)   --->   "%mul_ln56_64 = mul i47 %sext_ln56_32, i47 %sext_ln39_14" [src/conv3.cpp:56]   --->   Operation 1059 'mul' 'mul_ln56_64' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1060 [1/1] (1.08ns)   --->   "%add_ln56_51 = add i47 %shl_ln56_50, i47 %mul_ln56_64" [src/conv3.cpp:56]   --->   Operation 1060 'add' 'add_ln56_51' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_51, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1061 'partselect' 'tmp_100' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1062 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282" [src/conv3.cpp:56]   --->   Operation 1062 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_17 : Operation 1063 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287" [src/conv3.cpp:56]   --->   Operation 1063 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln56_43 = zext i16 %add_ln56_103" [src/conv3.cpp:56]   --->   Operation 1064 'zext' 'zext_ln56_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1065 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_43" [src/conv3.cpp:56]   --->   Operation 1065 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1066 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_43" [src/conv3.cpp:56]   --->   Operation 1066 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1067 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413" [src/conv3.cpp:56]   --->   Operation 1067 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1068 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418" [src/conv3.cpp:56]   --->   Operation 1068 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln56_50 = zext i16 %add_ln56_108" [src/conv3.cpp:56]   --->   Operation 1069 'zext' 'zext_ln56_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1070 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_50" [src/conv3.cpp:56]   --->   Operation 1070 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1071 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_50" [src/conv3.cpp:56]   --->   Operation 1071 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1072 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1072 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_10 & icmp_ln59_6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 1073 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit151" [src/conv3.cpp:59]   --->   Operation 1073 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_10 & icmp_ln59_6)> <Delay = 0.00>
ST_18 : Operation 1074 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1074 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_10 & icmp_ln59_6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit151" [src/conv3.cpp:59]   --->   Operation 1075 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_10 & icmp_ln59_6)> <Delay = 0.00>
ST_18 : Operation 1076 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304" [src/conv3.cpp:56]   --->   Operation 1076 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1077 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309" [src/conv3.cpp:56]   --->   Operation 1077 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1078 [1/1] (0.42ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296, i1 %tmp_78" [src/conv3.cpp:56]   --->   Operation 1078 'mux' 'tmp_41' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln56_28 = sext i32 %tmp_41" [src/conv3.cpp:56]   --->   Operation 1079 'sext' 'sext_ln56_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1080 [1/1] (0.00ns)   --->   "%shl_ln56_34 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_94, i15 0" [src/conv3.cpp:56]   --->   Operation 1080 'bitconcatenate' 'shl_ln56_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : [1/1] (1.25ns)   --->   Input mux for Operation 1081 '%mul_ln56_44 = mul i47 %sext_ln56_28, i47 %sext_ln39_19'
ST_18 : Operation 1081 [1/1] (2.16ns)   --->   "%mul_ln56_44 = mul i47 %sext_ln56_28, i47 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1081 'mul' 'mul_ln56_44' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1082 [1/1] (1.08ns)   --->   "%add_ln56_35 = add i47 %shl_ln56_34, i47 %mul_ln56_44" [src/conv3.cpp:56]   --->   Operation 1082 'add' 'add_ln56_35' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_35, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1083 'partselect' 'tmp_80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1084 [1/1] (0.00ns)   --->   "%sext_ln59_16 = sext i32 %add_ln59_7" [src/conv3.cpp:59]   --->   Operation 1084 'sext' 'sext_ln59_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln59_17 = sext i32 %tmp_80" [src/conv3.cpp:59]   --->   Operation 1085 'sext' 'sext_ln59_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1086 [1/1] (1.01ns)   --->   "%sub_ln59_8 = sub i33 0, i33 %sext_ln59_16" [src/conv3.cpp:59]   --->   Operation 1086 'sub' 'sub_ln59_8' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1087 [1/1] (1.01ns)   --->   "%icmp_ln59_8 = icmp_eq  i33 %sext_ln59_17, i33 %sub_ln59_8" [src/conv3.cpp:59]   --->   Operation 1087 'icmp' 'icmp_ln59_8' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1088 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_8, void %if.end.i.i.1.3, void %if.then.i.i.1.3" [src/conv3.cpp:59]   --->   Operation 1088 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1089 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0146, void %V32.i.i24.i.i102.1.case.1147" [src/conv3.cpp:59]   --->   Operation 1089 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_8)> <Delay = 0.00>
ST_18 : Operation 1090 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.3" [src/conv3.cpp:59]   --->   Operation 1090 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_8)> <Delay = 0.00>
ST_18 : Operation 1091 [1/1] (1.01ns)   --->   "%add_ln59_8 = add i32 %tmp_80, i32 %add_ln59_7" [src/conv3.cpp:59]   --->   Operation 1091 'add' 'add_ln59_8' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1092 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.086, void %V32.i.i24.i.i102.1.case.187" [src/conv3.cpp:59]   --->   Operation 1092 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1093 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305" [src/conv3.cpp:56]   --->   Operation 1093 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1094 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310" [src/conv3.cpp:56]   --->   Operation 1094 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1095 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1095 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 1096 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit" [src/conv3.cpp:59]   --->   Operation 1096 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_14)> <Delay = 0.00>
ST_18 : Operation 1097 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1097 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_18 : Operation 1098 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit" [src/conv3.cpp:59]   --->   Operation 1098 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_14)> <Delay = 0.00>
ST_18 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln59_24 = sext i32 %add_ln59_11" [src/conv3.cpp:59]   --->   Operation 1099 'sext' 'sext_ln59_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln59_25 = sext i32 %tmp_100" [src/conv3.cpp:59]   --->   Operation 1100 'sext' 'sext_ln59_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1101 [1/1] (1.01ns)   --->   "%sub_ln59_12 = sub i33 0, i33 %sext_ln59_24" [src/conv3.cpp:59]   --->   Operation 1101 'sub' 'sub_ln59_12' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1102 [1/1] (1.01ns)   --->   "%icmp_ln59_12 = icmp_eq  i33 %sext_ln59_25, i33 %sub_ln59_12" [src/conv3.cpp:59]   --->   Operation 1102 'icmp' 'icmp_ln59_12' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_12, void %if.end.i.i.2.2, void %if.then.i.i.2.2" [src/conv3.cpp:59]   --->   Operation 1103 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0164, void %V32.i.i24.i.i102.2.case.1165" [src/conv3.cpp:59]   --->   Operation 1104 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_12)> <Delay = 0.00>
ST_18 : Operation 1105 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.2" [src/conv3.cpp:59]   --->   Operation 1105 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_12)> <Delay = 0.00>
ST_18 : Operation 1106 [1/1] (1.01ns)   --->   "%add_ln59_12 = add i32 %tmp_100, i32 %add_ln59_11" [src/conv3.cpp:59]   --->   Operation 1106 'add' 'add_ln59_12' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1107 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0105, void %V32.i.i24.i.i102.2.case.1106" [src/conv3.cpp:59]   --->   Operation 1107 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1108 [1/1] (0.00ns)   --->   "%shl_ln56_53 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_118, i15 0" [src/conv3.cpp:56]   --->   Operation 1108 'bitconcatenate' 'shl_ln56_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : [1/1] (1.25ns)   --->   Input mux for Operation 1109 '%mul_ln56_68 = mul i47 %sext_ln56_28, i47 %sext_ln39_18'
ST_18 : Operation 1109 [1/1] (2.16ns)   --->   "%mul_ln56_68 = mul i47 %sext_ln56_28, i47 %sext_ln39_18" [src/conv3.cpp:56]   --->   Operation 1109 'mul' 'mul_ln56_68' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1110 [1/1] (1.08ns)   --->   "%add_ln56_54 = add i47 %shl_ln56_53, i47 %mul_ln56_68" [src/conv3.cpp:56]   --->   Operation 1110 'add' 'add_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1111 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282" [src/conv3.cpp:56]   --->   Operation 1111 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1112 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287" [src/conv3.cpp:56]   --->   Operation 1112 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_18 : Operation 1113 [1/1] (0.42ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274, i1 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1113 'mux' 'tmp_47' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln56_33 = sext i32 %tmp_47" [src/conv3.cpp:56]   --->   Operation 1114 'sext' 'sext_ln56_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_54, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1115 'partselect' 'tmp_119' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1116 [1/1] (0.00ns)   --->   "%shl_ln56_54 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_119, i15 0" [src/conv3.cpp:56]   --->   Operation 1116 'bitconcatenate' 'shl_ln56_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : [1/1] (1.25ns)   --->   Input mux for Operation 1117 '%mul_ln56_69 = mul i47 %sext_ln56_33, i47 %sext_ln39_19'
ST_18 : Operation 1117 [1/1] (2.16ns)   --->   "%mul_ln56_69 = mul i47 %sext_ln56_33, i47 %sext_ln39_19" [src/conv3.cpp:56]   --->   Operation 1117 'mul' 'mul_ln56_69' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1118 [1/1] (1.08ns)   --->   "%add_ln56_55 = add i47 %shl_ln56_54, i47 %mul_ln56_69" [src/conv3.cpp:56]   --->   Operation 1118 'add' 'add_ln56_55' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_55, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1119 'partselect' 'tmp_105' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 1120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 1120 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600"   --->   Operation 1121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln39_24 = sext i16 %weight_buffer_0_load_24" [src/conv3.cpp:39]   --->   Operation 1122 'sext' 'sext_ln39_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1123 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 1123 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1124 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_21" [src/conv3.cpp:45]   --->   Operation 1124 'specpipeline' 'specpipeline_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1125 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv3.cpp:43]   --->   Operation 1125 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1126 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413" [src/conv3.cpp:56]   --->   Operation 1126 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1127 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418" [src/conv3.cpp:56]   --->   Operation 1127 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1128 [1/1] (0.42ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324, i1 %tmp_52" [src/conv3.cpp:56]   --->   Operation 1128 'mux' 'tmp_36' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln56_24 = sext i32 %tmp_36" [src/conv3.cpp:56]   --->   Operation 1129 'sext' 'sext_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln56_18 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_73, i15 0" [src/conv3.cpp:56]   --->   Operation 1130 'bitconcatenate' 'shl_ln56_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : [1/1] (1.25ns)   --->   Input mux for Operation 1131 '%mul_ln56_24 = mul i47 %sext_ln56_24, i47 %sext_ln39_24'
ST_19 : Operation 1131 [1/1] (2.16ns)   --->   "%mul_ln56_24 = mul i47 %sext_ln56_24, i47 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1131 'mul' 'mul_ln56_24' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1132 [1/1] (1.08ns)   --->   "%add_ln56_19 = add i47 %shl_ln56_18, i47 %mul_ln56_24" [src/conv3.cpp:56]   --->   Operation 1132 'add' 'add_ln56_19' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_19, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1133 'partselect' 'tmp_60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln59_8 = sext i32 %add_ln59_3" [src/conv3.cpp:59]   --->   Operation 1134 'sext' 'sext_ln59_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln59_9 = sext i32 %tmp_60" [src/conv3.cpp:59]   --->   Operation 1135 'sext' 'sext_ln59_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1136 [1/1] (1.01ns)   --->   "%sub_ln59_4 = sub i33 0, i33 %sext_ln59_8" [src/conv3.cpp:59]   --->   Operation 1136 'sub' 'sub_ln59_4' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1137 [1/1] (1.01ns)   --->   "%icmp_ln59_4 = icmp_eq  i33 %sext_ln59_9, i33 %sub_ln59_4" [src/conv3.cpp:59]   --->   Operation 1137 'icmp' 'icmp_ln59_4' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_4, void %if.end.i.i.4, void %if.then.i.i.4" [src/conv3.cpp:59]   --->   Operation 1138 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0128, void %V32.i.i24.i.i102.case.1129" [src/conv3.cpp:59]   --->   Operation 1139 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_4)> <Delay = 0.00>
ST_19 : Operation 1140 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.4" [src/conv3.cpp:59]   --->   Operation 1140 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_4)> <Delay = 0.00>
ST_19 : Operation 1141 [1/1] (1.01ns)   --->   "%add_ln59_4 = add i32 %tmp_60, i32 %add_ln59_3" [src/conv3.cpp:59]   --->   Operation 1141 'add' 'add_ln59_4' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1142 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1142 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_19 : Operation 1143 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit75" [src/conv3.cpp:59]   --->   Operation 1143 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_10)> <Delay = 0.00>
ST_19 : Operation 1144 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1144 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_19 : Operation 1145 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit75" [src/conv3.cpp:59]   --->   Operation 1145 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_10)> <Delay = 0.00>
ST_19 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln56_37 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_98, i15 0" [src/conv3.cpp:56]   --->   Operation 1146 'bitconcatenate' 'shl_ln56_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : [1/1] (1.25ns)   --->   Input mux for Operation 1147 '%mul_ln56_48 = mul i47 %sext_ln56_24, i47 %sext_ln39_23'
ST_19 : Operation 1147 [1/1] (2.16ns)   --->   "%mul_ln56_48 = mul i47 %sext_ln56_24, i47 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1147 'mul' 'mul_ln56_48' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1148 [1/1] (1.08ns)   --->   "%add_ln56_38 = add i47 %shl_ln56_37, i47 %mul_ln56_48" [src/conv3.cpp:56]   --->   Operation 1148 'add' 'add_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1149 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305" [src/conv3.cpp:56]   --->   Operation 1149 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1150 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310" [src/conv3.cpp:56]   --->   Operation 1150 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1151 [1/1] (0.42ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294, i1 %tmp_78" [src/conv3.cpp:56]   --->   Operation 1151 'mux' 'tmp_42' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln56_29 = sext i32 %tmp_42" [src/conv3.cpp:56]   --->   Operation 1152 'sext' 'sext_ln56_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_38, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1153 'partselect' 'tmp_99' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1154 [1/1] (0.00ns)   --->   "%shl_ln56_38 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_99, i15 0" [src/conv3.cpp:56]   --->   Operation 1154 'bitconcatenate' 'shl_ln56_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : [1/1] (1.25ns)   --->   Input mux for Operation 1155 '%mul_ln56_49 = mul i47 %sext_ln56_29, i47 %sext_ln39_24'
ST_19 : Operation 1155 [1/1] (2.16ns)   --->   "%mul_ln56_49 = mul i47 %sext_ln56_29, i47 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1155 'mul' 'mul_ln56_49' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1156 [1/1] (1.08ns)   --->   "%add_ln56_39 = add i47 %shl_ln56_38, i47 %mul_ln56_49" [src/conv3.cpp:56]   --->   Operation 1156 'add' 'add_ln56_39' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_39, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1157 'partselect' 'tmp_85' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln56_57 = zext i16 %add_ln56_113" [src/conv3.cpp:56]   --->   Operation 1158 'zext' 'zext_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1159 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_57" [src/conv3.cpp:56]   --->   Operation 1159 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1160 [1/1] (0.00ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_57" [src/conv3.cpp:56]   --->   Operation 1160 'getelementptr' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1161 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1161 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp_14 & icmp_ln59_11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_19 : Operation 1162 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit166" [src/conv3.cpp:59]   --->   Operation 1162 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp_14 & icmp_ln59_11)> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1163 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp_14 & icmp_ln59_11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_19 : Operation 1164 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit166" [src/conv3.cpp:59]   --->   Operation 1164 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp_14 & icmp_ln59_11)> <Delay = 0.00>
ST_19 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln59_26 = sext i32 %add_ln59_12" [src/conv3.cpp:59]   --->   Operation 1165 'sext' 'sext_ln59_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln59_27 = sext i32 %tmp_105" [src/conv3.cpp:59]   --->   Operation 1166 'sext' 'sext_ln59_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1167 [1/1] (1.01ns)   --->   "%sub_ln59_13 = sub i33 0, i33 %sext_ln59_26" [src/conv3.cpp:59]   --->   Operation 1167 'sub' 'sub_ln59_13' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1168 [1/1] (1.01ns)   --->   "%icmp_ln59_13 = icmp_eq  i33 %sext_ln59_27, i33 %sub_ln59_13" [src/conv3.cpp:59]   --->   Operation 1168 'icmp' 'icmp_ln59_13' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_13, void %if.end.i.i.2.3, void %if.then.i.i.2.3" [src/conv3.cpp:59]   --->   Operation 1169 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1170 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0161, void %V32.i.i24.i.i102.2.case.1162" [src/conv3.cpp:59]   --->   Operation 1170 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_13)> <Delay = 0.00>
ST_19 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.3" [src/conv3.cpp:59]   --->   Operation 1171 'br' 'br_ln59' <Predicate = (!icmp_ln39 & icmp_ln59_13)> <Delay = 0.00>
ST_19 : Operation 1172 [1/1] (1.01ns)   --->   "%add_ln59_13 = add i32 %tmp_105, i32 %add_ln59_12" [src/conv3.cpp:59]   --->   Operation 1172 'add' 'add_ln59_13' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0110, void %V32.i.i24.i.i102.2.case.1111" [src/conv3.cpp:59]   --->   Operation 1173 'br' 'br_ln59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1174 [1/1] (0.00ns)   --->   "%shl_ln56_56 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_121, i15 0" [src/conv3.cpp:56]   --->   Operation 1174 'bitconcatenate' 'shl_ln56_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : [1/1] (1.25ns)   --->   Input mux for Operation 1175 '%mul_ln56_72 = mul i47 %sext_ln56_24, i47 %sext_ln39_22'
ST_19 : Operation 1175 [1/1] (2.16ns)   --->   "%mul_ln56_72 = mul i47 %sext_ln56_24, i47 %sext_ln39_22" [src/conv3.cpp:56]   --->   Operation 1175 'mul' 'mul_ln56_72' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1176 [1/1] (1.08ns)   --->   "%add_ln56_57 = add i47 %shl_ln56_56, i47 %mul_ln56_72" [src/conv3.cpp:56]   --->   Operation 1176 'add' 'add_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_57, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1177 'partselect' 'tmp_122' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1178 [1/1] (0.00ns)   --->   "%shl_ln56_57 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_122, i15 0" [src/conv3.cpp:56]   --->   Operation 1178 'bitconcatenate' 'shl_ln56_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : [1/1] (1.25ns)   --->   Input mux for Operation 1179 '%mul_ln56_73 = mul i47 %sext_ln56_29, i47 %sext_ln39_23'
ST_19 : Operation 1179 [1/1] (2.16ns)   --->   "%mul_ln56_73 = mul i47 %sext_ln56_29, i47 %sext_ln39_23" [src/conv3.cpp:56]   --->   Operation 1179 'mul' 'mul_ln56_73' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1180 [1/1] (1.08ns)   --->   "%add_ln56_58 = add i47 %shl_ln56_57, i47 %mul_ln56_73" [src/conv3.cpp:56]   --->   Operation 1180 'add' 'add_ln56_58' <Predicate = (!icmp_ln39)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1181 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283" [src/conv3.cpp:56]   --->   Operation 1181 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1182 [2/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288" [src/conv3.cpp:56]   --->   Operation 1182 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_19 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_58, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1183 'partselect' 'tmp_123' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 20 <SV = 26> <Delay = 1.23>
ST_20 : Operation 1184 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 1184 'store' 'store_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_20 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit127" [src/conv3.cpp:59]   --->   Operation 1185 'br' 'br_ln59' <Predicate = (!icmp_ln39 & !tmp & icmp_ln59_4)> <Delay = 0.00>
ST_20 : Operation 1186 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 1186 'store' 'store_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_20 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit127" [src/conv3.cpp:59]   --->   Operation 1187 'br' 'br_ln59' <Predicate = (!icmp_ln39 & tmp & icmp_ln59_4)> <Delay = 0.00>

State 21 <SV = 28> <Delay = 1.23>
ST_21 : Operation 1188 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365" [src/conv3.cpp:59]   --->   Operation 1188 'store' 'store_ln59' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1189 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit70" [src/conv3.cpp:59]   --->   Operation 1189 'br' 'br_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 1190 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366" [src/conv3.cpp:59]   --->   Operation 1190 'store' 'store_ln59' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.exit70" [src/conv3.cpp:59]   --->   Operation 1191 'br' 'br_ln59' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 1192 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1192 'store' 'store_ln59' <Predicate = (!tmp_14 & icmp_ln59_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit157" [src/conv3.cpp:59]   --->   Operation 1193 'br' 'br_ln59' <Predicate = (!tmp_14 & icmp_ln59_14)> <Delay = 0.00>
ST_21 : Operation 1194 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1194 'store' 'store_ln59' <Predicate = (tmp_14 & icmp_ln59_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_21 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit157" [src/conv3.cpp:59]   --->   Operation 1195 'br' 'br_ln59' <Predicate = (tmp_14 & icmp_ln59_14)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.18>
ST_22 : Operation 1196 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1196 'store' 'store_ln59' <Predicate = (!tmp_10 & icmp_ln59_7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1197 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit148" [src/conv3.cpp:59]   --->   Operation 1197 'br' 'br_ln59' <Predicate = (!tmp_10 & icmp_ln59_7)> <Delay = 0.00>
ST_22 : Operation 1198 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1198 'store' 'store_ln59' <Predicate = (tmp_10 & icmp_ln59_7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1199 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit148" [src/conv3.cpp:59]   --->   Operation 1199 'br' 'br_ln59' <Predicate = (tmp_10 & icmp_ln59_7)> <Delay = 0.00>
ST_22 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln59_18 = sext i32 %add_ln59_8" [src/conv3.cpp:59]   --->   Operation 1200 'sext' 'sext_ln59_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln59_19 = sext i32 %tmp_85" [src/conv3.cpp:59]   --->   Operation 1201 'sext' 'sext_ln59_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1202 [1/1] (1.01ns)   --->   "%sub_ln59_9 = sub i33 0, i33 %sext_ln59_18" [src/conv3.cpp:59]   --->   Operation 1202 'sub' 'sub_ln59_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1203 [1/1] (1.01ns)   --->   "%icmp_ln59_9 = icmp_eq  i33 %sext_ln59_19, i33 %sub_ln59_9" [src/conv3.cpp:59]   --->   Operation 1203 'icmp' 'icmp_ln59_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1204 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_9, void %if.end.i.i.1.4, void %if.then.i.i.1.4" [src/conv3.cpp:59]   --->   Operation 1204 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1205 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0143, void %V32.i.i24.i.i102.1.case.1144" [src/conv3.cpp:59]   --->   Operation 1205 'br' 'br_ln59' <Predicate = (icmp_ln59_9)> <Delay = 0.00>
ST_22 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.1.4" [src/conv3.cpp:59]   --->   Operation 1206 'br' 'br_ln59' <Predicate = (icmp_ln59_9)> <Delay = 0.00>
ST_22 : Operation 1207 [1/1] (1.01ns)   --->   "%add_ln59_9 = add i32 %tmp_85, i32 %add_ln59_8" [src/conv3.cpp:59]   --->   Operation 1207 'add' 'add_ln59_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1208 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1208 'store' 'store_ln59' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1209 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit99" [src/conv3.cpp:59]   --->   Operation 1209 'br' 'br_ln59' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_22 : Operation 1210 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1210 'store' 'store_ln59' <Predicate = (tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_22 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit99" [src/conv3.cpp:59]   --->   Operation 1211 'br' 'br_ln59' <Predicate = (tmp_14)> <Delay = 0.00>
ST_22 : Operation 1212 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283" [src/conv3.cpp:56]   --->   Operation 1212 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_22 : Operation 1213 [1/2] (1.23ns)   --->   "%conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288" [src/conv3.cpp:56]   --->   Operation 1213 'load' 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_22 : Operation 1214 [1/1] (0.42ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272, i1 %tmp_104" [src/conv3.cpp:56]   --->   Operation 1214 'mux' 'tmp_48' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln56_34 = sext i32 %tmp_48" [src/conv3.cpp:56]   --->   Operation 1215 'sext' 'sext_ln56_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1216 [1/1] (0.00ns)   --->   "%shl_ln56_58 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_123, i15 0" [src/conv3.cpp:56]   --->   Operation 1216 'bitconcatenate' 'shl_ln56_58' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.25ns)   --->   Input mux for Operation 1217 '%mul_ln56_74 = mul i47 %sext_ln56_34, i47 %sext_ln39_24'
ST_22 : Operation 1217 [1/1] (2.16ns)   --->   "%mul_ln56_74 = mul i47 %sext_ln56_34, i47 %sext_ln39_24" [src/conv3.cpp:56]   --->   Operation 1217 'mul' 'mul_ln56_74' <Predicate = true> <Delay = 2.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1218 [1/1] (1.08ns)   --->   "%add_ln56_59 = add i47 %shl_ln56_58, i47 %mul_ln56_74" [src/conv3.cpp:56]   --->   Operation 1218 'add' 'add_ln56_59' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_59, i32 15, i32 46" [src/conv3.cpp:56]   --->   Operation 1219 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln59_28 = sext i32 %add_ln59_13" [src/conv3.cpp:59]   --->   Operation 1220 'sext' 'sext_ln59_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln59_29 = sext i32 %tmp_110" [src/conv3.cpp:59]   --->   Operation 1221 'sext' 'sext_ln59_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1222 [1/1] (1.01ns)   --->   "%sub_ln59_14 = sub i33 0, i33 %sext_ln59_28" [src/conv3.cpp:59]   --->   Operation 1222 'sub' 'sub_ln59_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1223 [1/1] (1.01ns)   --->   "%icmp_ln59_14 = icmp_eq  i33 %sext_ln59_29, i33 %sub_ln59_14" [src/conv3.cpp:59]   --->   Operation 1223 'icmp' 'icmp_ln59_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1224 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_14, void %if.end.i.i.2.4, void %if.then.i.i.2.4" [src/conv3.cpp:59]   --->   Operation 1224 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1225 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0158, void %V32.i.i24.i.i102.2.case.1159" [src/conv3.cpp:59]   --->   Operation 1225 'br' 'br_ln59' <Predicate = (icmp_ln59_14)> <Delay = 0.00>
ST_22 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln59 = br void %if.end.i.i.2.4" [src/conv3.cpp:59]   --->   Operation 1226 'br' 'br_ln59' <Predicate = (icmp_ln59_14)> <Delay = 0.00>
ST_22 : Operation 1227 [1/1] (1.01ns)   --->   "%add_ln59_14 = add i32 %tmp_110, i32 %add_ln59_13" [src/conv3.cpp:59]   --->   Operation 1227 'add' 'add_ln59_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1228 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0115, void %V32.i.i24.i.i102.2.case.1116" [src/conv3.cpp:59]   --->   Operation 1228 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 1229 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1229 'store' 'store_ln59' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1230 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit80" [src/conv3.cpp:59]   --->   Operation 1230 'br' 'br_ln59' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_23 : Operation 1231 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1231 'store' 'store_ln59' <Predicate = (tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1232 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit80" [src/conv3.cpp:59]   --->   Operation 1232 'br' 'br_ln59' <Predicate = (tmp_10)> <Delay = 0.00>
ST_23 : Operation 1233 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1233 'store' 'store_ln59' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit104" [src/conv3.cpp:59]   --->   Operation 1234 'br' 'br_ln59' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_23 : Operation 1235 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1235 'store' 'store_ln59' <Predicate = (tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_23 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit104" [src/conv3.cpp:59]   --->   Operation 1236 'br' 'br_ln59' <Predicate = (tmp_14)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.23>
ST_24 : Operation 1237 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1237 'store' 'store_ln59' <Predicate = (!tmp_10 & icmp_ln59_8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit145" [src/conv3.cpp:59]   --->   Operation 1238 'br' 'br_ln59' <Predicate = (!tmp_10 & icmp_ln59_8)> <Delay = 0.00>
ST_24 : Operation 1239 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1239 'store' 'store_ln59' <Predicate = (tmp_10 & icmp_ln59_8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit145" [src/conv3.cpp:59]   --->   Operation 1240 'br' 'br_ln59' <Predicate = (tmp_10 & icmp_ln59_8)> <Delay = 0.00>
ST_24 : Operation 1241 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1241 'store' 'store_ln59' <Predicate = (!tmp_14 & icmp_ln59_13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 1242 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit160" [src/conv3.cpp:59]   --->   Operation 1242 'br' 'br_ln59' <Predicate = (!tmp_14 & icmp_ln59_13)> <Delay = 0.00>
ST_24 : Operation 1243 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1243 'store' 'store_ln59' <Predicate = (tmp_14 & icmp_ln59_13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_24 : Operation 1244 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit160" [src/conv3.cpp:59]   --->   Operation 1244 'br' 'br_ln59' <Predicate = (tmp_14 & icmp_ln59_13)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 1245 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1245 'store' 'store_ln59' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_25 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit85" [src/conv3.cpp:59]   --->   Operation 1246 'br' 'br_ln59' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_25 : Operation 1247 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1247 'store' 'store_ln59' <Predicate = (tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_25 : Operation 1248 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit85" [src/conv3.cpp:59]   --->   Operation 1248 'br' 'br_ln59' <Predicate = (tmp_10)> <Delay = 0.00>

State 26 <SV = 27> <Delay = 1.23>
ST_26 : Operation 1249 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1249 'store' 'store_ln59' <Predicate = (!tmp_10 & icmp_ln59_9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_26 : Operation 1250 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit142" [src/conv3.cpp:59]   --->   Operation 1250 'br' 'br_ln59' <Predicate = (!tmp_10 & icmp_ln59_9)> <Delay = 0.00>
ST_26 : Operation 1251 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1251 'store' 'store_ln59' <Predicate = (tmp_10 & icmp_ln59_9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_26 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit142" [src/conv3.cpp:59]   --->   Operation 1252 'br' 'br_ln59' <Predicate = (tmp_10 & icmp_ln59_9)> <Delay = 0.00>

State 27 <SV = 29> <Delay = 1.23>
ST_27 : Operation 1253 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369" [src/conv3.cpp:59]   --->   Operation 1253 'store' 'store_ln59' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_27 : Operation 1254 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit94" [src/conv3.cpp:59]   --->   Operation 1254 'br' 'br_ln59' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_27 : Operation 1255 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370" [src/conv3.cpp:59]   --->   Operation 1255 'store' 'store_ln59' <Predicate = (tmp_10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_27 : Operation 1256 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.1.exit94" [src/conv3.cpp:59]   --->   Operation 1256 'br' 'br_ln59' <Predicate = (tmp_10)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 1.23>
ST_28 : Operation 1257 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1257 'store' 'store_ln59' <Predicate = (!tmp_14 & icmp_ln59_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_28 : Operation 1258 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit163" [src/conv3.cpp:59]   --->   Operation 1258 'br' 'br_ln59' <Predicate = (!tmp_14 & icmp_ln59_12)> <Delay = 0.00>
ST_28 : Operation 1259 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1259 'store' 'store_ln59' <Predicate = (tmp_14 & icmp_ln59_12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_28 : Operation 1260 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit163" [src/conv3.cpp:59]   --->   Operation 1260 'br' 'br_ln59' <Predicate = (tmp_14 & icmp_ln59_12)> <Delay = 0.00>

State 29 <SV = 25> <Delay = 1.23>
ST_29 : Operation 1261 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1261 'store' 'store_ln59' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_29 : Operation 1262 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit109" [src/conv3.cpp:59]   --->   Operation 1262 'br' 'br_ln59' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_29 : Operation 1263 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1263 'store' 'store_ln59' <Predicate = (tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_29 : Operation 1264 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit109" [src/conv3.cpp:59]   --->   Operation 1264 'br' 'br_ln59' <Predicate = (tmp_14)> <Delay = 0.00>

State 30 <SV = 30> <Delay = 1.23>
ST_30 : Operation 1265 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383" [src/conv3.cpp:59]   --->   Operation 1265 'store' 'store_ln59' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_30 : Operation 1266 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit114" [src/conv3.cpp:59]   --->   Operation 1266 'br' 'br_ln59' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_30 : Operation 1267 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %add_ln59_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384" [src/conv3.cpp:59]   --->   Operation 1267 'store' 'store_ln59' <Predicate = (tmp_14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_30 : Operation 1268 [1/1] (0.00ns)   --->   "%br_ln59 = br void %V32.i.i24.i.i102.2.exit114" [src/conv3.cpp:59]   --->   Operation 1268 'br' 'br_ln59' <Predicate = (tmp_14)> <Delay = 0.00>

State 31 <SV = 20> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten81') [10]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten81' [13]  (0.427 ns)

 <State 2>: 5.677ns
The critical path consists of the following:
	'load' operation ('indvar_flatten25_load', src/conv3.cpp:41) on local variable 'indvar_flatten25' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv3.cpp:41) [37]  (0.787 ns)
	'select' operation ('select_ln39_1', src/conv3.cpp:39) [39]  (0.384 ns)
	'add' operation ('add_ln56_65', src/conv3.cpp:56) [43]  (0.776 ns)
	'add' operation ('add_ln56_66', src/conv3.cpp:56) [184]  (0.787 ns)
	'add' operation ('add_ln56_67', src/conv3.cpp:56) [189]  (0.853 ns)
	'add' operation ('add_ln56_76', src/conv3.cpp:56) [235]  (0.853 ns)
	'getelementptr' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355', src/conv3.cpp:56) [237]  (0.000 ns)
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [261]  (1.237 ns)

 <State 3>: 6.167ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [261]  (1.237 ns)
	'mux' operation ('tmp_1', src/conv3.cpp:56) [263]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56', src/conv3.cpp:56) [265]  (2.167 ns)
	'add' operation ('add_ln56', src/conv3.cpp:56) [305]  (1.083 ns)

 <State 4>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [342]  (1.237 ns)
	'mux' operation ('tmp_5', src/conv3.cpp:56) [344]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_26', src/conv3.cpp:56) [699]  (2.167 ns)
	'add' operation ('add_ln56_20', src/conv3.cpp:56) [700]  (1.083 ns)
	'add' operation ('add_ln56_21', src/conv3.cpp:56) [704]  (1.083 ns)

 <State 5>: 7.185ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [415]  (1.237 ns)
	'mux' operation ('tmp_9', src/conv3.cpp:56) [417]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_4', src/conv3.cpp:56) [421]  (2.167 ns)
	'add' operation ('add_ln56_3', src/conv3.cpp:56) [422]  (1.083 ns)
	'icmp' operation ('icmp_ln59', src/conv3.cpp:59) [430]  (1.018 ns)

 <State 6>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [459]  (1.237 ns)
	'mux' operation ('tmp_17', src/conv3.cpp:56) [461]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_6', src/conv3.cpp:56) [463]  (2.167 ns)
	'add' operation ('add_ln56_4', src/conv3.cpp:56) [464]  (1.083 ns)
	'add' operation ('add_ln56_5', src/conv3.cpp:56) [472]  (1.083 ns)

 <State 7>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [475]  (1.237 ns)
	'mux' operation ('tmp_19', src/conv3.cpp:56) [477]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_32', src/conv3.cpp:56) [787]  (2.167 ns)
	'add' operation ('add_ln56_25', src/conv3.cpp:56) [788]  (1.083 ns)
	'add' operation ('add_ln56_26', src/conv3.cpp:56) [792]  (1.083 ns)

 <State 8>: 6.167ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [515]  (1.237 ns)
	'mux' operation ('tmp_22', src/conv3.cpp:56) [517]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_10', src/conv3.cpp:56) [519]  (2.167 ns)
	'add' operation ('add_ln56_8', src/conv3.cpp:56) [527]  (1.083 ns)

 <State 9>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [530]  (1.237 ns)
	'mux' operation ('tmp_24', src/conv3.cpp:56) [532]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_36', src/conv3.cpp:56) [830]  (2.167 ns)
	'add' operation ('add_ln56_28', src/conv3.cpp:56) [831]  (1.083 ns)
	'add' operation ('add_ln56_29', src/conv3.cpp:56) [835]  (1.083 ns)

 <State 10>: 7.185ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [544]  (1.237 ns)
	'mux' operation ('tmp_26', src/conv3.cpp:56) [546]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_14', src/conv3.cpp:56) [550]  (2.167 ns)
	'add' operation ('add_ln56_11', src/conv3.cpp:56) [551]  (1.083 ns)
	'icmp' operation ('icmp_ln59_2', src/conv3.cpp:59) [556]  (1.018 ns)

 <State 11>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [585]  (1.237 ns)
	'mux' operation ('tmp_28', src/conv3.cpp:56) [587]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_16', src/conv3.cpp:56) [589]  (2.167 ns)
	'add' operation ('add_ln56_12', src/conv3.cpp:56) [590]  (1.083 ns)
	'add' operation ('add_ln56_13', src/conv3.cpp:56) [598]  (1.083 ns)

 <State 12>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [601]  (1.237 ns)
	'mux' operation ('tmp_30', src/conv3.cpp:56) [603]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_42', src/conv3.cpp:56) [881]  (2.167 ns)
	'add' operation ('add_ln56_33', src/conv3.cpp:56) [882]  (1.083 ns)
	'add' operation ('add_ln56_34', src/conv3.cpp:56) [886]  (1.083 ns)

 <State 13>: 6.167ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [641]  (1.237 ns)
	'mux' operation ('tmp_32', src/conv3.cpp:56) [643]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_20', src/conv3.cpp:56) [645]  (2.167 ns)
	'add' operation ('add_ln56_16', src/conv3.cpp:56) [653]  (1.083 ns)

 <State 14>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [656]  (1.237 ns)
	'mux' operation ('tmp_34', src/conv3.cpp:56) [658]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_46', src/conv3.cpp:56) [924]  (2.167 ns)
	'add' operation ('add_ln56_36', src/conv3.cpp:56) [925]  (1.083 ns)
	'add' operation ('add_ln56_37', src/conv3.cpp:56) [929]  (1.083 ns)

 <State 15>: 7.185ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [735]  (1.237 ns)
	'mux' operation ('tmp_37', src/conv3.cpp:56) [737]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_29', src/conv3.cpp:56) [741]  (2.167 ns)
	'add' operation ('add_ln56_23', src/conv3.cpp:56) [742]  (1.083 ns)
	'icmp' operation ('icmp_ln59_5', src/conv3.cpp:59) [758]  (1.018 ns)

 <State 16>: 7.185ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [999]  (1.237 ns)
	'mux' operation ('tmp_43', src/conv3.cpp:56) [1001]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_54', src/conv3.cpp:56) [1005]  (2.167 ns)
	'add' operation ('add_ln56_43', src/conv3.cpp:56) [1006]  (1.083 ns)
	'icmp' operation ('icmp_ln59_10', src/conv3.cpp:59) [1022]  (1.018 ns)

 <State 17>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [840]  (1.237 ns)
	'mux' operation ('tmp_40', src/conv3.cpp:56) [842]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_63', src/conv3.cpp:56) [1102]  (2.167 ns)
	'add' operation ('add_ln56_50', src/conv3.cpp:56) [1103]  (1.083 ns)
	'add' operation ('add_ln56_51', src/conv3.cpp:56) [1111]  (1.083 ns)

 <State 18>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [887]  (1.237 ns)
	'mux' operation ('tmp_41', src/conv3.cpp:56) [889]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_68', src/conv3.cpp:56) [1149]  (2.167 ns)
	'add' operation ('add_ln56_54', src/conv3.cpp:56) [1150]  (1.083 ns)
	'add' operation ('add_ln56_55', src/conv3.cpp:56) [1158]  (1.083 ns)

 <State 19>: 7.250ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [670]  (1.237 ns)
	'mux' operation ('tmp_36', src/conv3.cpp:56) [672]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_72', src/conv3.cpp:56) [1192]  (2.167 ns)
	'add' operation ('add_ln56_57', src/conv3.cpp:56) [1193]  (1.083 ns)
	'add' operation ('add_ln56_58', src/conv3.cpp:56) [1197]  (1.083 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [690]  (1.237 ns)

 <State 21>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_4', src/conv3.cpp:59 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [752]  (1.237 ns)

 <State 22>: 7.185ns
The critical path consists of the following:
	'load' operation ('conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271', src/conv3.cpp:56) on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3' [1198]  (1.237 ns)
	'mux' operation ('tmp_48', src/conv3.cpp:56) [1200]  (0.427 ns)
	multiplexor before operation 'mul' with delay (1.253 ns)
'mul' operation ('mul_ln56_74', src/conv3.cpp:56) [1204]  (2.167 ns)
	'add' operation ('add_ln56_59', src/conv3.cpp:56) [1205]  (1.083 ns)
	'icmp' operation ('icmp_ln59_14', src/conv3.cpp:59) [1210]  (1.018 ns)

 <State 23>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_12', src/conv3.cpp:59 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1132]  (1.237 ns)

 <State 24>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [907]  (1.237 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_8', src/conv3.cpp:59 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [915]  (1.237 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [954]  (1.237 ns)

 <State 27>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_9', src/conv3.cpp:59 on array 'conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1' [1013]  (1.237 ns)

 <State 28>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of constant 0 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [1124]  (1.237 ns)

 <State 29>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_13', src/conv3.cpp:59 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [1182]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln59', src/conv3.cpp:59) of variable 'add_ln59_14', src/conv3.cpp:59 on array 'conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255' [1229]  (1.237 ns)

 <State 31>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
