// Seed: 553943837
module module_0 (
    input  tri0 id_0,
    output wire id_1
);
  assign id_1 = id_0;
  logic [7:0]
      id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_6[1] = id_0;
  assign id_12[1 : 1] = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6
);
  assign id_0 = 1;
  module_0(
      id_4, id_1
  );
endmodule
