// Seed: 2163439225
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd36,
    parameter id_4 = 32'd5
) (
    input _id_1,
    output logic id_2,
    input logic id_3
);
  assign id_1[id_1] = id_3 && id_1[1];
  logic   _id_4 = id_2[id_1 : id_4] && id_4[1] == id_3;
  integer id_5;
  logic   id_6 = id_5;
  always @(id_3 or id_3 - 1) begin
    id_4 <= !id_3;
  end
endmodule
