<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p224" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_224{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_224{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_224{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_224{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t5_224{left:69px;bottom:1071px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#t6_224{left:498px;bottom:1071px;}
#t7_224{left:508px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_224{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_224{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ta_224{left:444px;bottom:1044px;}
#tb_224{left:459px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tc_224{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_224{left:69px;bottom:970px;letter-spacing:-0.09px;}
#te_224{left:154px;bottom:970px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#tf_224{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_224{left:69px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#th_224{left:69px;bottom:913px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#ti_224{left:69px;bottom:896px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_224{left:69px;bottom:879px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tk_224{left:69px;bottom:855px;letter-spacing:-0.13px;}
#tl_224{left:95px;bottom:855px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_224{left:95px;bottom:838px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tn_224{left:95px;bottom:821px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#to_224{left:95px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_224{left:69px;bottom:610px;letter-spacing:-0.14px;}
#tq_224{left:95px;bottom:610px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tr_224{left:95px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_224{left:95px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_224{left:69px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tu_224{left:69px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_224{left:69px;bottom:511px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tw_224{left:69px;bottom:494px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_224{left:69px;bottom:470px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#ty_224{left:69px;bottom:453px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_224{left:69px;bottom:394px;letter-spacing:0.12px;}
#t10_224{left:151px;bottom:394px;letter-spacing:0.15px;word-spacing:0.01px;}
#t11_224{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_224{left:69px;bottom:332px;letter-spacing:-0.14px;}
#t13_224{left:210px;bottom:332px;letter-spacing:-0.16px;}
#t14_224{left:69px;bottom:311px;letter-spacing:-0.2px;}
#t15_224{left:210px;bottom:311px;letter-spacing:-0.16px;}
#t16_224{left:69px;bottom:289px;letter-spacing:-0.17px;}
#t17_224{left:210px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_224{left:69px;bottom:268px;letter-spacing:-0.37px;}
#t19_224{left:210px;bottom:268px;letter-spacing:-0.42px;}
#t1a_224{left:69px;bottom:247px;letter-spacing:-0.56px;}
#t1b_224{left:210px;bottom:247px;letter-spacing:-0.15px;}
#t1c_224{left:69px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_224{left:69px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_224{left:69px;bottom:189px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1f_224{left:69px;bottom:164px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_224{left:69px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_224{left:240px;bottom:770px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1i_224{left:317px;bottom:770px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1j_224{left:246px;bottom:751px;letter-spacing:-0.15px;}
#t1k_224{left:535px;bottom:751px;letter-spacing:-0.12px;}
#t1l_224{left:738px;bottom:751px;letter-spacing:-0.13px;}
#t1m_224{left:75px;bottom:728px;letter-spacing:-0.1px;}
#t1n_224{left:109px;bottom:728px;}
#t1o_224{left:120px;bottom:728px;letter-spacing:-0.12px;}
#t1p_224{left:542px;bottom:728px;letter-spacing:-0.15px;}
#t1q_224{left:754px;bottom:728px;letter-spacing:-0.08px;}
#t1r_224{left:75px;bottom:705px;letter-spacing:-0.1px;}
#t1s_224{left:109px;bottom:705px;}
#t1t_224{left:120px;bottom:705px;letter-spacing:-0.13px;}
#t1u_224{left:542px;bottom:705px;letter-spacing:-0.16px;}
#t1v_224{left:749px;bottom:705px;letter-spacing:-0.11px;}
#t1w_224{left:75px;bottom:682px;letter-spacing:-0.1px;}
#t1x_224{left:109px;bottom:682px;}
#t1y_224{left:120px;bottom:682px;letter-spacing:-0.13px;}
#t1z_224{left:542px;bottom:682px;letter-spacing:-0.16px;}
#t20_224{left:749px;bottom:682px;letter-spacing:-0.11px;}
#t21_224{left:75px;bottom:659px;letter-spacing:-0.12px;}
#t22_224{left:542px;bottom:659px;letter-spacing:-0.16px;}
#t23_224{left:749px;bottom:659px;letter-spacing:-0.11px;}

.s1_224{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_224{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_224{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_224{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s5_224{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_224{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_224{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_224{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_224{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_224{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts224" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg224Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg224" style="-webkit-user-select: none;"><object width="935" height="1210" data="224/224.svg" type="image/svg+xml" id="pdf224" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_224" class="t s1_224">8-20 </span><span id="t2_224" class="t s1_224">Vol. 1 </span>
<span id="t3_224" class="t s2_224">PROGRAMMING WITH THE X87 FPU </span>
<span id="t4_224" class="t s3_224">The FXAM instruction determines the classification of the floating-point value in the ST(0) register (that is, whether </span>
<span id="t5_224" class="t s3_224">the value is zero, a denormal number, a normal finite number, </span><span id="t6_224" class="t s4_224">∞</span><span id="t7_224" class="t s3_224">, a NaN, or an unsupported format) or that the </span>
<span id="t8_224" class="t s3_224">register is empty. It sets the x87 FPU condition code flags to indicate the classification (see “FXAM—Examine” in </span>
<span id="t9_224" class="t s3_224">Chapter 3, “Instruction Set Reference, A-L,” of the Intel </span>
<span id="ta_224" class="t s5_224">® </span>
<span id="tb_224" class="t s3_224">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="tc_224" class="t s3_224">Volume 2A). It also sets the C1 flag to indicate the sign of the value. </span>
<span id="td_224" class="t s6_224">8.3.6.1 </span><span id="te_224" class="t s6_224">Branching on the x87 FPU Condition Codes </span>
<span id="tf_224" class="t s3_224">The processor does not offer any control-flow instructions that branch on the setting of the condition code flags </span>
<span id="tg_224" class="t s3_224">(C0, C2, and C3) in the x87 FPU status word. To branch on the state of these flags, the x87 FPU status word must </span>
<span id="th_224" class="t s3_224">first be moved to the AX register in the integer unit. The FSTSW AX (store status word) instruction can be used for </span>
<span id="ti_224" class="t s3_224">this purpose. When these flags are in the AX register, the TEST instruction can be used to control conditional </span>
<span id="tj_224" class="t s3_224">branching as follows: </span>
<span id="tk_224" class="t s3_224">1. </span><span id="tl_224" class="t s3_224">Check for an unordered result. Use the TEST instruction to compare the contents of the AX register with the </span>
<span id="tm_224" class="t s3_224">constant 0400H (see Table 8-8). This operation will clear the ZF flag in the EFLAGS register if the condition code </span>
<span id="tn_224" class="t s3_224">flags indicate an unordered result; otherwise, the ZF flag will be set. The JNZ instruction can then be used to </span>
<span id="to_224" class="t s3_224">transfer control (if necessary) to a procedure for handling unordered operands. </span>
<span id="tp_224" class="t s3_224">2. </span><span id="tq_224" class="t s3_224">Check ordered comparison result. Use the constants given in Table 8-8 in the TEST instruction to test for a less </span>
<span id="tr_224" class="t s3_224">than, equal to, or greater than result, then use the corresponding conditional branch instruction to transfer </span>
<span id="ts_224" class="t s3_224">program control to the appropriate procedure or section of code. </span>
<span id="tt_224" class="t s3_224">If a program or procedure has been thoroughly tested and it incorporates periodic checks for QNaN results, then it </span>
<span id="tu_224" class="t s3_224">is not necessary to check for the unordered result every time a comparison is made. </span>
<span id="tv_224" class="t s3_224">See Section 8.1.4, “Branching and Conditional Moves on Condition Codes,” for another technique for branching on </span>
<span id="tw_224" class="t s3_224">x87 FPU condition codes. </span>
<span id="tx_224" class="t s3_224">Some non-comparison x87 FPU instructions update the condition code flags in the x87 FPU status word. To ensure </span>
<span id="ty_224" class="t s3_224">that the status word is not altered inadvertently, store it immediately following a comparison operation. </span>
<span id="tz_224" class="t s7_224">8.3.7 </span><span id="t10_224" class="t s7_224">Trigonometric Instructions </span>
<span id="t11_224" class="t s3_224">The following instructions perform four common trigonometric functions: </span>
<span id="t12_224" class="t s3_224">FSIN </span><span id="t13_224" class="t s3_224">Sine </span>
<span id="t14_224" class="t s3_224">FCOS </span><span id="t15_224" class="t s3_224">Cosine </span>
<span id="t16_224" class="t s3_224">FSINCOS </span><span id="t17_224" class="t s3_224">Sine and cosine </span>
<span id="t18_224" class="t s3_224">FPTAN </span><span id="t19_224" class="t s3_224">Tangent </span>
<span id="t1a_224" class="t s3_224">FPATAN </span><span id="t1b_224" class="t s3_224">Arctangent </span>
<span id="t1c_224" class="t s3_224">These instructions operate on the top one or two registers of the x87 FPU register stack and they return their </span>
<span id="t1d_224" class="t s3_224">results to the stack. The source operands for the FSIN, FCOS, FSINCOS, and FPTAN instructions must be given in </span>
<span id="t1e_224" class="t s3_224">radians; the source operand for the FPATAN instruction is given in rectangular coordinate units. </span>
<span id="t1f_224" class="t s3_224">The FSINCOS instruction returns both the sine and the cosine of a source operand value. It operates faster than </span>
<span id="t1g_224" class="t s3_224">executing the FSIN and FCOS instructions in succession. </span>
<span id="t1h_224" class="t s8_224">Table 8-8. </span><span id="t1i_224" class="t s8_224">TEST Instruction Constants for Conditional Branching </span>
<span id="t1j_224" class="t s9_224">Order </span><span id="t1k_224" class="t s9_224">Constant </span><span id="t1l_224" class="t s9_224">Branch </span>
<span id="t1m_224" class="t sa_224">ST(0) </span><span id="t1n_224" class="t s4_224">&gt; </span><span id="t1o_224" class="t sa_224">Source Operand </span><span id="t1p_224" class="t sa_224">4500H </span><span id="t1q_224" class="t sa_224">JZ </span>
<span id="t1r_224" class="t sa_224">ST(0) </span><span id="t1s_224" class="t s4_224">&lt; </span><span id="t1t_224" class="t sa_224">Source Operand </span><span id="t1u_224" class="t sa_224">0100H </span><span id="t1v_224" class="t sa_224">JNZ </span>
<span id="t1w_224" class="t sa_224">ST(0) </span><span id="t1x_224" class="t s4_224">= </span><span id="t1y_224" class="t sa_224">Source Operand </span><span id="t1z_224" class="t sa_224">4000H </span><span id="t20_224" class="t sa_224">JNZ </span>
<span id="t21_224" class="t sa_224">Unordered </span><span id="t22_224" class="t sa_224">0400H </span><span id="t23_224" class="t sa_224">JNZ </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
