###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 14:32:49 2021
#  Design:            pe_tile_new_unq1
#  Command:           writeTimingCon results/pe_tile_new_unq1.pt.sdc
###############################################################
#current_design pe_tile_new_unq1
create_clock [get_ports {clk_in}]  -name ideal_clock -period 4.300000 -waveform {0.000000 2.150000}
set_propagated_clock  [get_ports {clk_in}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {clk_in}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {clk_in}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {clk_in}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {clk_in}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_addr[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_addr[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_addr[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_addr[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[31]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[30]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[29]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[28]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[27]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[26]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[25]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[24]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[23]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[22]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[21]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[20]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[19]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[18]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[17]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[16]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_data[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_data[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_data[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_data[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_read}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_read}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_read}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_read}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {config_write}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {config_write}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {config_write}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {config_write}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S0_T0[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S0_T0[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S0_T1[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S0_T1[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S0_T2[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S0_T2[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S0_T3[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S0_T3[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S0_T4[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S0_T4[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S1_T0[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S1_T0[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S1_T1[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S1_T1[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S1_T2[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S1_T2[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S1_T3[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S1_T3[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S1_T4[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S1_T4[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S2_T0[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S2_T0[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S2_T1[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S2_T1[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S2_T2[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S2_T2[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S2_T3[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S2_T3[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S2_T4[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S2_T4[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S3_T0[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S3_T0[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S3_T1[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S3_T1[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S3_T2[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S3_T2[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S3_T3[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S3_T3[0]}]
set_load -pin_load -max  0.013761  [get_ports {out_BUS1_S3_T4[0]}]
set_load -pin_load -min  0.013761  [get_ports {out_BUS1_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS1_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS1_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS1_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS1_S3_T4[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T0[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T0[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T1[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T1[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T2[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T2[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T3[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T3[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S0_T4[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S0_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S0_T4[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T0[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T0[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T1[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T1[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T2[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T2[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T3[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T3[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S1_T4[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S1_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S1_T4[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T0[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T0[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T1[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T1[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T2[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T2[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T3[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T3[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S2_T4[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S2_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S2_T4[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T0[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T0[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T0[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T1[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T1[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T1[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T2[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T2[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T2[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T3[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T3[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T3[0]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[15]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[15]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[14]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[14]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[13]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[13]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[12]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[12]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[11]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[11]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[10]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[10]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[9]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[9]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[8]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[8]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[7]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[7]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[6]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[6]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[5]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[5]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[4]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[4]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[3]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[3]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[2]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[2]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[1]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[1]}]
set_load -pin_load -max  0.04  [get_ports {out_BUS16_S3_T4[0]}]
set_load -pin_load -min  0.04  [get_ports {out_BUS16_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {in_BUS16_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {in_BUS16_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {in_BUS16_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {in_BUS16_S3_T4[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {gin_0}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {gin_0}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {gin_0}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {gin_0}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {gin_1}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {gin_1}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {gin_1}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {gin_1}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {gin_2}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {gin_2}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {gin_2}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {gin_2}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {gin_3}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {gin_3}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {gin_3}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {gin_3}]
set_load -pin_load -max  0.013348  [get_ports {gout}]
set_load -pin_load -min  0.013348  [get_ports {gout}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {reset}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[15]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[14]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[13]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[12]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[11]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[10]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[9]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[8]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[7]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[6]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[5]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[4]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[3]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[2]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[1]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -min -no_design_rule [get_ports {tile_id[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -min -no_design_rule [get_ports {tile_id[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -rise -max -no_design_rule [get_ports {tile_id[0]}]
set_driving_cell -lib_cell BUFFD4BWP40 -fall -max -no_design_rule [get_ports {tile_id[0]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[31]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[31]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[30]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[30]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[29]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[29]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[28]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[28]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[27]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[27]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[26]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[26]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[25]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[25]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[24]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[24]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[23]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[23]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[22]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[22]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[21]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[21]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[20]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[20]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[19]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[19]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[18]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[18]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[17]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[17]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[16]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[16]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[15]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[15]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[14]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[14]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[13]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[13]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[12]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[12]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[11]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[11]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[10]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[10]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[9]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[9]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[8]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[8]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[7]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[7]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[6]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[6]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[5]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[5]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[4]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[4]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[3]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[3]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[2]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[2]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[1]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[1]}]
set_load -pin_load -max  0.0015  [get_ports {read_data[0]}]
set_load -pin_load -min  0.0015  [get_ports {read_data[0]}]
set_max_transition 1.075  [current_design]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S2_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S0_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[20]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[21]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[22]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S3_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_read}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S1_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[30]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[23]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[16]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[31]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[24]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[17]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[25]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[18]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S0_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[26]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[19]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S2_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[27]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S0_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[28]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[29]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[20]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S1_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[21]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S3_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[22]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S1_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[30]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[23]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[16]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[31]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[24]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[17]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S2_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[25]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[18]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S0_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T1[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T0[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[26]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[19]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T2[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S2_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {tile_id[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[27]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T1[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[28]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S3_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[29]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S1_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S3_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T4[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {reset}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T2[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_write}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S2_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S0_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T3[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_addr[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {gin_0}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T3[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {gin_1}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {gin_2}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {gin_3}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[11]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S3_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T0[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS1_S1_T2[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[12]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[8]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[4]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[14]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T3[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[13]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T4[9]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T1[2]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[5]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T1[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T4[15]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S1_T0[7]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T4[1]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S2_T0[3]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {config_data[0]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T3[6]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S3_T2[10]}]
set_input_delay -add_delay 0.01 -clock [get_clocks {ideal_clock}] [get_ports {in_BUS16_S0_T2[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[22]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[30]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[23]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[16]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[31]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[24]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[17]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S2_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S0_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[25]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[18]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[26]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[19]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[27]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {gout}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[28]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S3_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S1_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[29]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S2_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S0_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S3_T2[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S1_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T2[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S0_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T3[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T1[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S2_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S0_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T2[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S1_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S3_T3[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S1_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T2[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T3[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S2_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T3[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S0_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T4[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S2_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[10]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T0[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[8]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S3_T0[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[11]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[4]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T3[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S1_T1[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[20]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T1[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[15]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[6]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T4[9]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[12]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[2]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[5]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T0[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T2[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T4[1]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S3_T0[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[21]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {read_data[14]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS1_S3_T4[0]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T1[7]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S0_T0[13]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S1_T1[3]}]
set_output_delay -add_delay 0 -clock [get_clocks {ideal_clock}] [get_ports {out_BUS16_S2_T4[6]}]
set __coll_1 [get_pins {sb_1b/config_addr[31] sb_1b/config_addr[30] sb_1b/config_addr[29] sb_1b/config_addr[28] sb_1b/config_addr[27] sb_1b/config_addr[26] sb_1b/config_addr[25] sb_1b/config_addr[24] sb_1b/config_addr[23] sb_1b/config_addr[22] sb_1b/config_addr[21] sb_1b/config_addr[20] sb_1b/config_addr[19] sb_1b/config_addr[18] sb_1b/config_addr[17] sb_1b/config_addr[16] sb_1b/config_addr[15] sb_1b/config_addr[14] sb_1b/config_addr[13] sb_1b/config_addr[12] sb_1b/config_addr[11] sb_1b/config_addr[10] sb_1b/config_addr[9] sb_1b/config_addr[8] sb_1b/config_addr[7] sb_1b/config_addr[6] sb_1b/config_addr[5] sb_1b/config_addr[4] sb_1b/config_addr[3] sb_1b/config_addr[2] sb_1b/config_addr[1] sb_1b/config_addr[0] sb_1b/config_data[31] sb_1b/config_data[30] sb_1b/config_data[29] sb_1b/config_data[28] sb_1b/config_data[27] sb_1b/config_data[26] sb_1b/config_data[25] sb_1b/config_data[24] sb_1b/config_data[23] sb_1b/config_data[22] sb_1b/config_data[21] sb_1b/config_data[20] sb_1b/config_data[19] sb_1b/config_data[18] sb_1b/config_data[17] sb_1b/config_data[16] sb_1b/config_data[15] sb_1b/config_data[14] sb_1b/config_data[13] sb_1b/config_data[12] sb_1b/config_data[11] sb_1b/config_data[10] sb_1b/config_data[9] sb_1b/config_data[8] sb_1b/config_data[7] sb_1b/config_data[6] sb_1b/config_data[5] sb_1b/config_data[4] sb_1b/config_data[3] sb_1b/config_data[2] sb_1b/config_data[1] sb_1b/config_data[0] sb_1b/config_en sb_wide/config_addr[31] sb_wide/config_addr[30] sb_wide/config_addr[29] sb_wide/config_addr[28] sb_wide/config_addr[27] sb_wide/config_addr[26] sb_wide/config_addr[25] sb_wide/config_addr[24] sb_wide/config_addr[23] sb_wide/config_addr[22] sb_wide/config_addr[21] sb_wide/config_addr[20] sb_wide/config_addr[19] sb_wide/config_addr[18] sb_wide/config_addr[17] sb_wide/config_addr[16] sb_wide/config_addr[15] sb_wide/config_addr[14] sb_wide/config_addr[13] sb_wide/config_addr[12] sb_wide/config_addr[11] sb_wide/config_addr[10] sb_wide/config_addr[9] sb_wide/config_addr[8] sb_wide/config_addr[7] sb_wide/config_addr[6] sb_wide/config_addr[5] sb_wide/config_addr[4] sb_wide/config_addr[3] sb_wide/config_addr[2] sb_wide/config_addr[1] sb_wide/config_addr[0] sb_wide/config_data[31] sb_wide/config_data[30] sb_wide/config_data[29] sb_wide/config_data[28] sb_wide/config_data[27] sb_wide/config_data[26] sb_wide/config_data[25] sb_wide/config_data[24] sb_wide/config_data[23] sb_wide/config_data[22] sb_wide/config_data[21] sb_wide/config_data[20] sb_wide/config_data[19] sb_wide/config_data[18] sb_wide/config_data[17] sb_wide/config_data[16] sb_wide/config_data[15] sb_wide/config_data[14] sb_wide/config_data[13] sb_wide/config_data[12] sb_wide/config_data[11] sb_wide/config_data[10] sb_wide/config_data[9] sb_wide/config_data[8] sb_wide/config_data[7] sb_wide/config_data[6] sb_wide/config_data[5] sb_wide/config_data[4] sb_wide/config_data[3] sb_wide/config_data[2] sb_wide/config_data[1] sb_wide/config_data[0] sb_wide/config_en cb_cg_en/config_addr[31] cb_cg_en/config_addr[30] cb_cg_en/config_addr[29] cb_cg_en/config_addr[28] cb_cg_en/config_addr[27] cb_cg_en/config_addr[26] cb_cg_en/config_addr[25] cb_cg_en/config_addr[24] cb_cg_en/config_addr[23] cb_cg_en/config_addr[22] cb_cg_en/config_addr[21] cb_cg_en/config_addr[20] cb_cg_en/config_addr[19] cb_cg_en/config_addr[18] cb_cg_en/config_addr[17] cb_cg_en/config_addr[16] cb_cg_en/config_addr[15] cb_cg_en/config_addr[14] cb_cg_en/config_addr[13] cb_cg_en/config_addr[12] cb_cg_en/config_addr[11] cb_cg_en/config_addr[10] cb_cg_en/config_addr[9] cb_cg_en/config_addr[8] cb_cg_en/config_addr[7] cb_cg_en/config_addr[6] cb_cg_en/config_addr[5] cb_cg_en/config_addr[4] cb_cg_en/config_addr[3] cb_cg_en/config_addr[2] cb_cg_en/config_addr[1] cb_cg_en/config_addr[0] cb_cg_en/config_data[31] cb_cg_en/config_data[30] cb_cg_en/config_data[29] cb_cg_en/config_data[28] cb_cg_en/config_data[27] cb_cg_en/config_data[26] cb_cg_en/config_data[25] cb_cg_en/config_data[24] cb_cg_en/config_data[23] cb_cg_en/config_data[22] cb_cg_en/config_data[21] cb_cg_en/config_data[20] cb_cg_en/config_data[19] cb_cg_en/config_data[18] cb_cg_en/config_data[17] cb_cg_en/config_data[16] cb_cg_en/config_data[15] cb_cg_en/config_data[14] cb_cg_en/config_data[13] cb_cg_en/config_data[12] cb_cg_en/config_data[11] cb_cg_en/config_data[10] cb_cg_en/config_data[9] cb_cg_en/config_data[8] cb_cg_en/config_data[7] cb_cg_en/config_data[6] cb_cg_en/config_data[5] cb_cg_en/config_data[4] cb_cg_en/config_data[3] cb_cg_en/config_data[2] cb_cg_en/config_data[1] cb_cg_en/config_data[0] cb_cg_en/config_en cb_bit2/config_addr[31] cb_bit2/config_addr[30] cb_bit2/config_addr[29] cb_bit2/config_addr[28] cb_bit2/config_addr[27] cb_bit2/config_addr[26] cb_bit2/config_addr[25] cb_bit2/config_addr[24] cb_bit2/config_addr[23] cb_bit2/config_addr[22] cb_bit2/config_addr[21] cb_bit2/config_addr[20] cb_bit2/config_addr[19] cb_bit2/config_addr[18] cb_bit2/config_addr[17] cb_bit2/config_addr[16] cb_bit2/config_addr[15] cb_bit2/config_addr[14] cb_bit2/config_addr[13] cb_bit2/config_addr[12] cb_bit2/config_addr[11] cb_bit2/config_addr[10] cb_bit2/config_addr[9] cb_bit2/config_addr[8] cb_bit2/config_addr[7] cb_bit2/config_addr[6] cb_bit2/config_addr[5] cb_bit2/config_addr[4] cb_bit2/config_addr[3] cb_bit2/config_addr[2] cb_bit2/config_addr[1] cb_bit2/config_addr[0] cb_bit2/config_data[31] cb_bit2/config_data[30] cb_bit2/config_data[29] cb_bit2/config_data[28] cb_bit2/config_data[27] cb_bit2/config_data[26] cb_bit2/config_data[25] cb_bit2/config_data[24] cb_bit2/config_data[23] cb_bit2/config_data[22] cb_bit2/config_data[21] cb_bit2/config_data[20] cb_bit2/config_data[19] cb_bit2/config_data[18] cb_bit2/config_data[17] cb_bit2/config_data[16] cb_bit2/config_data[15] cb_bit2/config_data[14] cb_bit2/config_data[13] cb_bit2/config_data[12] cb_bit2/config_data[11] cb_bit2/config_data[10] cb_bit2/config_data[9] cb_bit2/config_data[8] cb_bit2/config_data[7] cb_bit2/config_data[6] cb_bit2/config_data[5] cb_bit2/config_data[4] cb_bit2/config_data[3] cb_bit2/config_data[2] cb_bit2/config_data[1] cb_bit2/config_data[0] cb_bit2/config_en cb_bit1/config_addr[31] cb_bit1/config_addr[30] cb_bit1/config_addr[29] cb_bit1/config_addr[28] cb_bit1/config_addr[27] cb_bit1/config_addr[26] cb_bit1/config_addr[25] cb_bit1/config_addr[24] cb_bit1/config_addr[23] cb_bit1/config_addr[22] cb_bit1/config_addr[21] cb_bit1/config_addr[20] cb_bit1/config_addr[19] cb_bit1/config_addr[18] cb_bit1/config_addr[17] cb_bit1/config_addr[16] cb_bit1/config_addr[15] cb_bit1/config_addr[14] cb_bit1/config_addr[13] cb_bit1/config_addr[12] cb_bit1/config_addr[11] cb_bit1/config_addr[10] cb_bit1/config_addr[9] cb_bit1/config_addr[8] cb_bit1/config_addr[7] cb_bit1/config_addr[6] cb_bit1/config_addr[5] cb_bit1/config_addr[4] cb_bit1/config_addr[3] cb_bit1/config_addr[2] cb_bit1/config_addr[1] cb_bit1/config_addr[0] cb_bit1/config_data[31] cb_bit1/config_data[30] cb_bit1/config_data[29] cb_bit1/config_data[28] cb_bit1/config_data[27] cb_bit1/config_data[26] cb_bit1/config_data[25] cb_bit1/config_data[24] cb_bit1/config_data[23] cb_bit1/config_data[22] cb_bit1/config_data[21] cb_bit1/config_data[20] cb_bit1/config_data[19] cb_bit1/config_data[18] cb_bit1/config_data[17] cb_bit1/config_data[16] cb_bit1/config_data[15] cb_bit1/config_data[14] cb_bit1/config_data[13] cb_bit1/config_data[12] cb_bit1/config_data[11] cb_bit1/config_data[10] cb_bit1/config_data[9] cb_bit1/config_data[8] cb_bit1/config_data[7] cb_bit1/config_data[6] cb_bit1/config_data[5] cb_bit1/config_data[4]      cb_bit1/config_data[3] cb_bit1/config_data[2] cb_bit1/config_data[1] cb_bit1/config_data[0] cb_bit1/config_en cb_bit0/config_addr[31] cb_bit0/config_addr[30] cb_bit0/config_addr[29] cb_bit0/config_addr[28] cb_bit0/config_addr[27] cb_bit0/config_addr[26] cb_bit0/config_addr[25] cb_bit0/config_addr[24] cb_bit0/config_addr[23] cb_bit0/config_addr[22] cb_bit0/config_addr[21] cb_bit0/config_addr[20] cb_bit0/config_addr[19] cb_bit0/config_addr[18] cb_bit0/config_addr[17] cb_bit0/config_addr[16] cb_bit0/config_addr[15] cb_bit0/config_addr[14] cb_bit0/config_addr[13] cb_bit0/config_addr[12] cb_bit0/config_addr[11] cb_bit0/config_addr[10] cb_bit0/config_addr[9] cb_bit0/config_addr[8] cb_bit0/config_addr[7] cb_bit0/config_addr[6] cb_bit0/config_addr[5] cb_bit0/config_addr[4] cb_bit0/config_addr[3] cb_bit0/config_addr[2] cb_bit0/config_addr[1] cb_bit0/config_addr[0] cb_bit0/config_data[31] cb_bit0/config_data[30] cb_bit0/config_data[29] cb_bit0/config_data[28] cb_bit0/config_data[27] cb_bit0/config_data[26] cb_bit0/config_data[25] cb_bit0/config_data[24] cb_bit0/config_data[23] cb_bit0/config_data[22] cb_bit0/config_data[21] cb_bit0/config_data[20] cb_bit0/config_data[19] cb_bit0/config_data[18] cb_bit0/config_data[17] cb_bit0/config_data[16] cb_bit0/config_data[15] cb_bit0/config_data[14] cb_bit0/config_data[13] cb_bit0/config_data[12] cb_bit0/config_data[11] cb_bit0/config_data[10] cb_bit0/config_data[9] cb_bit0/config_data[8] cb_bit0/config_data[7] cb_bit0/config_data[6] cb_bit0/config_data[5] cb_bit0/config_data[4] cb_bit0/config_data[3] cb_bit0/config_data[2] cb_bit0/config_data[1] cb_bit0/config_data[0] cb_bit0/config_en cb_data1/config_addr[31] cb_data1/config_addr[30] cb_data1/config_addr[29] cb_data1/config_addr[28] cb_data1/config_addr[27] cb_data1/config_addr[26] cb_data1/config_addr[25] cb_data1/config_addr[24] cb_data1/config_addr[23] cb_data1/config_addr[22] cb_data1/config_addr[21] cb_data1/config_addr[20] cb_data1/config_addr[19] cb_data1/config_addr[18] cb_data1/config_addr[17] cb_data1/config_addr[16] cb_data1/config_addr[15] cb_data1/config_addr[14] cb_data1/config_addr[13] cb_data1/config_addr[12] cb_data1/config_addr[11] cb_data1/config_addr[10] cb_data1/config_addr[9] cb_data1/config_addr[8] cb_data1/config_addr[7] cb_data1/config_addr[6] cb_data1/config_addr[5] cb_data1/config_addr[4] cb_data1/config_addr[3] cb_data1/config_addr[2] cb_data1/config_addr[1] cb_data1/config_addr[0] cb_data1/config_data[31] cb_data1/config_data[30] cb_data1/config_data[29] cb_data1/config_data[28] cb_data1/config_data[27] cb_data1/config_data[26] cb_data1/config_data[25] cb_data1/config_data[24] cb_data1/config_data[23] cb_data1/config_data[22] cb_data1/config_data[21] cb_data1/config_data[20] cb_data1/config_data[19] cb_data1/config_data[18] cb_data1/config_data[17] cb_data1/config_data[16] cb_data1/config_data[15] cb_data1/config_data[14] cb_data1/config_data[13] cb_data1/config_data[12] cb_data1/config_data[11] cb_data1/config_data[10] cb_data1/config_data[9] cb_data1/config_data[8] cb_data1/config_data[7] cb_data1/config_data[6] cb_data1/config_data[5] cb_data1/config_data[4] cb_data1/config_data[3] cb_data1/config_data[2] cb_data1/config_data[1] cb_data1/config_data[0] cb_data1/config_en cb_data0/config_addr[31] cb_data0/config_addr[30] cb_data0/config_addr[29] cb_data0/config_addr[28] cb_data0/config_addr[27] cb_data0/config_addr[26] cb_data0/config_addr[25] cb_data0/config_addr[24] cb_data0/config_addr[23] cb_data0/config_addr[22] cb_data0/config_addr[21] cb_data0/config_addr[20] cb_data0/config_addr[19] cb_data0/config_addr[18] cb_data0/config_addr[17] cb_data0/config_addr[16] cb_data0/config_addr[15] cb_data0/config_addr[14] cb_data0/config_addr[13] cb_data0/config_addr[12] cb_data0/config_addr[11] cb_data0/config_addr[10] cb_data0/config_addr[9] cb_data0/config_addr[8] cb_data0/config_addr[7] cb_data0/config_addr[6] cb_data0/config_addr[5] cb_data0/config_addr[4] cb_data0/config_addr[3] cb_data0/config_addr[2] cb_data0/config_addr[1] cb_data0/config_addr[0] cb_data0/config_data[31] cb_data0/config_data[30] cb_data0/config_data[29] cb_data0/config_data[28] cb_data0/config_data[27] cb_data0/config_data[26] cb_data0/config_data[25] cb_data0/config_data[24] cb_data0/config_data[23] cb_data0/config_data[22] cb_data0/config_data[21] cb_data0/config_data[20] cb_data0/config_data[19] cb_data0/config_data[18] cb_data0/config_data[17] cb_data0/config_data[16] cb_data0/config_data[15] cb_data0/config_data[14] cb_data0/config_data[13] cb_data0/config_data[12] cb_data0/config_data[11] cb_data0/config_data[10] cb_data0/config_data[9] cb_data0/config_data[8] cb_data0/config_data[7] cb_data0/config_data[6] cb_data0/config_data[5] cb_data0/config_data[4] cb_data0/config_data[3] cb_data0/config_data[2] cb_data0/config_data[1] cb_data0/config_data[0] cb_data0/config_en sb_1b/reset sb_wide/reset cb_cg_en/reset cb_bit2/reset cb_bit1/reset cb_bit0/reset cb_data1/reset cb_data0/reset}]
set __coll_3 [get_ports {out_BUS1_S0_T0[0] out_BUS1_S0_T1[0] out_BUS1_S0_T2[0] out_BUS1_S0_T3[0] out_BUS1_S0_T4[0] out_BUS1_S1_T0[0] out_BUS1_S1_T1[0] out_BUS1_S1_T2[0] out_BUS1_S1_T3[0] out_BUS1_S1_T4[0] out_BUS1_S2_T0[0] out_BUS1_S2_T1[0] out_BUS1_S2_T2[0] out_BUS1_S2_T3[0] out_BUS1_S2_T4[0] out_BUS1_S3_T0[0] out_BUS1_S3_T1[0] out_BUS1_S3_T2[0] out_BUS1_S3_T3[0] out_BUS1_S3_T4[0] out_BUS16_S0_T0[15] out_BUS16_S0_T0[14] out_BUS16_S0_T0[13] out_BUS16_S0_T0[12] out_BUS16_S0_T0[11] out_BUS16_S0_T0[10] out_BUS16_S0_T0[9] out_BUS16_S0_T0[8] out_BUS16_S0_T0[7] out_BUS16_S0_T0[6] out_BUS16_S0_T0[5] out_BUS16_S0_T0[4] out_BUS16_S0_T0[3] out_BUS16_S0_T0[2] out_BUS16_S0_T0[1] out_BUS16_S0_T0[0] out_BUS16_S0_T1[15] out_BUS16_S0_T1[14] out_BUS16_S0_T1[13] out_BUS16_S0_T1[12] out_BUS16_S0_T1[11] out_BUS16_S0_T1[10] out_BUS16_S0_T1[9] out_BUS16_S0_T1[8] out_BUS16_S0_T1[7] out_BUS16_S0_T1[6] out_BUS16_S0_T1[5] out_BUS16_S0_T1[4] out_BUS16_S0_T1[3] out_BUS16_S0_T1[2] out_BUS16_S0_T1[1] out_BUS16_S0_T1[0] out_BUS16_S0_T2[15] out_BUS16_S0_T2[14] out_BUS16_S0_T2[13] out_BUS16_S0_T2[12] out_BUS16_S0_T2[11] out_BUS16_S0_T2[10] out_BUS16_S0_T2[9] out_BUS16_S0_T2[8] out_BUS16_S0_T2[7] out_BUS16_S0_T2[6] out_BUS16_S0_T2[5] out_BUS16_S0_T2[4] out_BUS16_S0_T2[3] out_BUS16_S0_T2[2] out_BUS16_S0_T2[1] out_BUS16_S0_T2[0] out_BUS16_S0_T3[15] out_BUS16_S0_T3[14] out_BUS16_S0_T3[13] out_BUS16_S0_T3[12] out_BUS16_S0_T3[11] out_BUS16_S0_T3[10] out_BUS16_S0_T3[9] out_BUS16_S0_T3[8] out_BUS16_S0_T3[7] out_BUS16_S0_T3[6] out_BUS16_S0_T3[5] out_BUS16_S0_T3[4] out_BUS16_S0_T3[3] out_BUS16_S0_T3[2] out_BUS16_S0_T3[1] out_BUS16_S0_T3[0] out_BUS16_S0_T4[15] out_BUS16_S0_T4[14] out_BUS16_S0_T4[13] out_BUS16_S0_T4[12] out_BUS16_S0_T4[11] out_BUS16_S0_T4[10] out_BUS16_S0_T4[9] out_BUS16_S0_T4[8] out_BUS16_S0_T4[7] out_BUS16_S0_T4[6] out_BUS16_S0_T4[5] out_BUS16_S0_T4[4] out_BUS16_S0_T4[3] out_BUS16_S0_T4[2] out_BUS16_S0_T4[1] out_BUS16_S0_T4[0] out_BUS16_S1_T0[15] out_BUS16_S1_T0[14] out_BUS16_S1_T0[13] out_BUS16_S1_T0[12] out_BUS16_S1_T0[11] out_BUS16_S1_T0[10] out_BUS16_S1_T0[9] out_BUS16_S1_T0[8] out_BUS16_S1_T0[7] out_BUS16_S1_T0[6] out_BUS16_S1_T0[5] out_BUS16_S1_T0[4] out_BUS16_S1_T0[3] out_BUS16_S1_T0[2] out_BUS16_S1_T0[1] out_BUS16_S1_T0[0] out_BUS16_S1_T1[15] out_BUS16_S1_T1[14] out_BUS16_S1_T1[13] out_BUS16_S1_T1[12] out_BUS16_S1_T1[11] out_BUS16_S1_T1[10] out_BUS16_S1_T1[9] out_BUS16_S1_T1[8] out_BUS16_S1_T1[7] out_BUS16_S1_T1[6] out_BUS16_S1_T1[5] out_BUS16_S1_T1[4] out_BUS16_S1_T1[3] out_BUS16_S1_T1[2] out_BUS16_S1_T1[1] out_BUS16_S1_T1[0] out_BUS16_S1_T2[15] out_BUS16_S1_T2[14] out_BUS16_S1_T2[13] out_BUS16_S1_T2[12] out_BUS16_S1_T2[11] out_BUS16_S1_T2[10] out_BUS16_S1_T2[9] out_BUS16_S1_T2[8] out_BUS16_S1_T2[7] out_BUS16_S1_T2[6] out_BUS16_S1_T2[5] out_BUS16_S1_T2[4] out_BUS16_S1_T2[3] out_BUS16_S1_T2[2] out_BUS16_S1_T2[1] out_BUS16_S1_T2[0] out_BUS16_S1_T3[15] out_BUS16_S1_T3[14] out_BUS16_S1_T3[13] out_BUS16_S1_T3[12] out_BUS16_S1_T3[11] out_BUS16_S1_T3[10] out_BUS16_S1_T3[9] out_BUS16_S1_T3[8] out_BUS16_S1_T3[7] out_BUS16_S1_T3[6] out_BUS16_S1_T3[5] out_BUS16_S1_T3[4] out_BUS16_S1_T3[3] out_BUS16_S1_T3[2] out_BUS16_S1_T3[1] out_BUS16_S1_T3[0] out_BUS16_S1_T4[15] out_BUS16_S1_T4[14] out_BUS16_S1_T4[13] out_BUS16_S1_T4[12] out_BUS16_S1_T4[11] out_BUS16_S1_T4[10] out_BUS16_S1_T4[9] out_BUS16_S1_T4[8] out_BUS16_S1_T4[7] out_BUS16_S1_T4[6] out_BUS16_S1_T4[5] out_BUS16_S1_T4[4] out_BUS16_S1_T4[3] out_BUS16_S1_T4[2] out_BUS16_S1_T4[1] out_BUS16_S1_T4[0] out_BUS16_S2_T0[15] out_BUS16_S2_T0[14] out_BUS16_S2_T0[13] out_BUS16_S2_T0[12] out_BUS16_S2_T0[11] out_BUS16_S2_T0[10] out_BUS16_S2_T0[9] out_BUS16_S2_T0[8] out_BUS16_S2_T0[7] out_BUS16_S2_T0[6] out_BUS16_S2_T0[5] out_BUS16_S2_T0[4] out_BUS16_S2_T0[3] out_BUS16_S2_T0[2] out_BUS16_S2_T0[1] out_BUS16_S2_T0[0] out_BUS16_S2_T1[15] out_BUS16_S2_T1[14] out_BUS16_S2_T1[13] out_BUS16_S2_T1[12] out_BUS16_S2_T1[11] out_BUS16_S2_T1[10] out_BUS16_S2_T1[9] out_BUS16_S2_T1[8] out_BUS16_S2_T1[7] out_BUS16_S2_T1[6] out_BUS16_S2_T1[5] out_BUS16_S2_T1[4] out_BUS16_S2_T1[3] out_BUS16_S2_T1[2] out_BUS16_S2_T1[1] out_BUS16_S2_T1[0] out_BUS16_S2_T2[15] out_BUS16_S2_T2[14] out_BUS16_S2_T2[13] out_BUS16_S2_T2[12] out_BUS16_S2_T2[11] out_BUS16_S2_T2[10] out_BUS16_S2_T2[9] out_BUS16_S2_T2[8] out_BUS16_S2_T2[7] out_BUS16_S2_T2[6] out_BUS16_S2_T2[5] out_BUS16_S2_T2[4] out_BUS16_S2_T2[3] out_BUS16_S2_T2[2] out_BUS16_S2_T2[1] out_BUS16_S2_T2[0] out_BUS16_S2_T3[15] out_BUS16_S2_T3[14] out_BUS16_S2_T3[13] out_BUS16_S2_T3[12] out_BUS16_S2_T3[11] out_BUS16_S2_T3[10] out_BUS16_S2_T3[9] out_BUS16_S2_T3[8] out_BUS16_S2_T3[7] out_BUS16_S2_T3[6] out_BUS16_S2_T3[5] out_BUS16_S2_T3[4] out_BUS16_S2_T3[3] out_BUS16_S2_T3[2] out_BUS16_S2_T3[1] out_BUS16_S2_T3[0] out_BUS16_S2_T4[15] out_BUS16_S2_T4[14] out_BUS16_S2_T4[13] out_BUS16_S2_T4[12] out_BUS16_S2_T4[11] out_BUS16_S2_T4[10] out_BUS16_S2_T4[9] out_BUS16_S2_T4[8] out_BUS16_S2_T4[7] out_BUS16_S2_T4[6] out_BUS16_S2_T4[5] out_BUS16_S2_T4[4] out_BUS16_S2_T4[3] out_BUS16_S2_T4[2] out_BUS16_S2_T4[1] out_BUS16_S2_T4[0] out_BUS16_S3_T0[15] out_BUS16_S3_T0[14] out_BUS16_S3_T0[13] out_BUS16_S3_T0[12] out_BUS16_S3_T0[11] out_BUS16_S3_T0[10] out_BUS16_S3_T0[9] out_BUS16_S3_T0[8] out_BUS16_S3_T0[7] out_BUS16_S3_T0[6] out_BUS16_S3_T0[5] out_BUS16_S3_T0[4] out_BUS16_S3_T0[3] out_BUS16_S3_T0[2] out_BUS16_S3_T0[1] out_BUS16_S3_T0[0] out_BUS16_S3_T1[15] out_BUS16_S3_T1[14] out_BUS16_S3_T1[13] out_BUS16_S3_T1[12] out_BUS16_S3_T1[11] out_BUS16_S3_T1[10] out_BUS16_S3_T1[9] out_BUS16_S3_T1[8] out_BUS16_S3_T1[7] out_BUS16_S3_T1[6] out_BUS16_S3_T1[5] out_BUS16_S3_T1[4] out_BUS16_S3_T1[3] out_BUS16_S3_T1[2] out_BUS16_S3_T1[1] out_BUS16_S3_T1[0] out_BUS16_S3_T2[15] out_BUS16_S3_T2[14] out_BUS16_S3_T2[13] out_BUS16_S3_T2[12] out_BUS16_S3_T2[11] out_BUS16_S3_T2[10] out_BUS16_S3_T2[9] out_BUS16_S3_T2[8] out_BUS16_S3_T2[7] out_BUS16_S3_T2[6] out_BUS16_S3_T2[5] out_BUS16_S3_T2[4] out_BUS16_S3_T2[3] out_BUS16_S3_T2[2] out_BUS16_S3_T2[1] out_BUS16_S3_T2[0] out_BUS16_S3_T3[15] out_BUS16_S3_T3[14] out_BUS16_S3_T3[13] out_BUS16_S3_T3[12] out_BUS16_S3_T3[11] out_BUS16_S3_T3[10] out_BUS16_S3_T3[9] out_BUS16_S3_T3[8] out_BUS16_S3_T3[7] out_BUS16_S3_T3[6] out_BUS16_S3_T3[5] out_BUS16_S3_T3[4] out_BUS16_S3_T3[3] out_BUS16_S3_T3[2] out_BUS16_S3_T3[1] out_BUS16_S3_T3[0] out_BUS16_S3_T4[15] out_BUS16_S3_T4[14] out_BUS16_S3_T4[13] out_BUS16_S3_T4[12] out_BUS16_S3_T4[11] out_BUS16_S3_T4[10] out_BUS16_S3_T4[9] out_BUS16_S3_T4[8] out_BUS16_S3_T4[7] out_BUS16_S3_T4[6] out_BUS16_S3_T4[5] out_BUS16_S3_T4[4] out_BUS16_S3_T4[3] out_BUS16_S3_T4[2] out_BUS16_S3_T4[1] out_BUS16_S3_T4[0] gout read_data[31] read_data[30] read_data[29] read_data[28] read_data[27] read_data[26] read_data[25] read_data[24] read_data[23] read_data[22] read_data[21] read_data[20] read_data[19] read_data[18] read_data[17] read_data[16] read_data[15] read_data[14] read_data[13] read_data[12] read_data[11] read_data[10] read_data[9] read_data[8] read_data[7] read_data[6] read_data[5] read_data[4] read_data[3] read_data[2] read_data[1] read_data[0]}]
set_false_path  -from [list $__coll_1  [get_ports {config_addr[31] config_addr[30] config_addr[29] config_addr[28] config_addr[27] config_addr[26] config_addr[25] config_addr[24] config_addr[23] config_addr[22] config_addr[21] config_addr[20] config_addr[19] config_addr[18] config_addr[17] config_addr[16] config_addr[15] config_addr[14] config_addr[13] config_addr[12] config_addr[11] config_addr[10] config_addr[9] config_addr[8] config_addr[7] config_addr[6] config_addr[5] config_addr[4] config_addr[3] config_addr[2] config_addr[1] config_addr[0] config_data[31] config_data[30] config_data[29] config_data[28] config_data[27] config_data[26] config_data[25] config_data[24] config_data[23] config_data[22] config_data[21] config_data[20] config_data[19] config_data[18] config_data[17] config_data[16] config_data[15] config_data[14] config_data[13] config_data[12] config_data[11] config_data[10] config_data[9] config_data[8] config_data[7] config_data[6] config_data[5] config_data[4] config_data[3] config_data[2] config_data[1] config_data[0] config_read config_write reset tile_id[15] tile_id[14] tile_id[13] tile_id[12] tile_id[11] tile_id[10] tile_id[9] tile_id[8] tile_id[7] tile_id[6] tile_id[5] tile_id[4] tile_id[3] tile_id[2] tile_id[1] tile_id[0]}] ] -to $__coll_3  
set_false_path  -from [get_ports {config_addr[31] config_addr[30] config_addr[29] config_addr[28] config_addr[27] config_addr[26] config_addr[25] config_addr[24] config_addr[23] config_addr[22] config_addr[21] config_addr[20] config_addr[19] config_addr[18] config_addr[17] config_addr[16] config_addr[15] config_addr[14] config_addr[13] config_addr[12] config_addr[11] config_addr[10] config_addr[9] config_addr[8] config_addr[7] config_addr[6] config_addr[5] config_addr[4] config_addr[3] config_addr[2] config_addr[1] config_addr[0] config_data[31] config_data[30] config_data[29] config_data[28] config_data[27] config_data[26] config_data[25] config_data[24] config_data[23] config_data[22] config_data[21] config_data[20] config_data[19] config_data[18] config_data[17] config_data[16] config_data[15] config_data[14] config_data[13] config_data[12] config_data[11] config_data[10] config_data[9] config_data[8] config_data[7] config_data[6] config_data[5] config_data[4] config_data[3] config_data[2] config_data[1] config_data[0] config_read config_write}] 
set __coll_5 [get_pins {sb_wide/out_0_0_id1_bar_reg_15_/Q sb_wide/out_0_0_id1_bar_reg_14_/Q sb_wide/out_0_0_id1_bar_reg_13_/Q sb_wide/out_0_0_id1_bar_reg_12_/Q sb_wide/out_0_0_id1_bar_reg_11_/Q sb_wide/out_0_0_id1_bar_reg_10_/Q sb_wide/out_0_0_id1_bar_reg_9_/Q sb_wide/out_0_0_id1_bar_reg_8_/Q sb_wide/out_0_0_id1_bar_reg_7_/Q sb_wide/out_0_0_id1_bar_reg_6_/Q sb_wide/out_0_0_id1_bar_reg_5_/Q sb_wide/out_0_0_id1_bar_reg_4_/Q sb_wide/out_0_0_id1_bar_reg_3_/Q sb_wide/out_0_0_id1_bar_reg_2_/Q sb_wide/out_0_0_id1_bar_reg_1_/Q sb_wide/out_0_0_id1_bar_reg_0_/Q sb_wide/out_0_1_id1_bar_reg_15_/Q sb_wide/out_0_1_id1_bar_reg_14_/Q sb_wide/out_0_1_id1_bar_reg_13_/Q sb_wide/out_0_1_id1_bar_reg_12_/Q sb_wide/out_0_1_id1_bar_reg_11_/Q sb_wide/out_0_1_id1_bar_reg_10_/Q sb_wide/out_0_1_id1_bar_reg_9_/Q sb_wide/out_0_1_id1_bar_reg_8_/Q sb_wide/out_0_1_id1_bar_reg_7_/Q sb_wide/out_0_1_id1_bar_reg_6_/Q sb_wide/out_0_1_id1_bar_reg_5_/Q sb_wide/out_0_1_id1_bar_reg_4_/Q sb_wide/out_0_1_id1_bar_reg_3_/Q sb_wide/out_0_1_id1_bar_reg_2_/Q sb_wide/out_0_1_id1_bar_reg_1_/Q sb_wide/out_0_1_id1_bar_reg_0_/Q sb_wide/out_0_2_id1_bar_reg_15_/Q sb_wide/out_0_2_id1_bar_reg_14_/Q sb_wide/out_0_2_id1_bar_reg_13_/Q sb_wide/out_0_2_id1_bar_reg_12_/Q sb_wide/out_0_2_id1_bar_reg_11_/Q sb_wide/out_0_2_id1_bar_reg_10_/Q sb_wide/out_0_2_id1_bar_reg_9_/Q sb_wide/out_0_2_id1_bar_reg_8_/Q sb_wide/out_0_2_id1_bar_reg_7_/Q sb_wide/out_0_2_id1_bar_reg_6_/Q sb_wide/out_0_2_id1_bar_reg_5_/Q sb_wide/out_0_2_id1_bar_reg_4_/Q sb_wide/out_0_2_id1_bar_reg_3_/Q sb_wide/out_0_2_id1_bar_reg_2_/Q sb_wide/out_0_2_id1_bar_reg_1_/Q sb_wide/out_0_2_id1_bar_reg_0_/Q sb_wide/out_0_3_id1_bar_reg_15_/Q sb_wide/out_0_3_id1_bar_reg_14_/Q sb_wide/out_0_3_id1_bar_reg_13_/Q sb_wide/out_0_3_id1_bar_reg_12_/Q sb_wide/out_0_3_id1_bar_reg_11_/Q sb_wide/out_0_3_id1_bar_reg_10_/Q sb_wide/out_0_3_id1_bar_reg_9_/Q sb_wide/out_0_3_id1_bar_reg_8_/Q sb_wide/out_0_3_id1_bar_reg_7_/Q sb_wide/out_0_3_id1_bar_reg_6_/Q sb_wide/out_0_3_id1_bar_reg_5_/Q sb_wide/out_0_3_id1_bar_reg_4_/Q sb_wide/out_0_3_id1_bar_reg_3_/Q sb_wide/out_0_3_id1_bar_reg_2_/Q sb_wide/out_0_3_id1_bar_reg_1_/Q sb_wide/out_0_3_id1_bar_reg_0_/Q sb_wide/out_0_4_id1_bar_reg_15_/Q sb_wide/out_0_4_id1_bar_reg_14_/Q sb_wide/out_0_4_id1_bar_reg_13_/Q sb_wide/out_0_4_id1_bar_reg_12_/Q sb_wide/out_0_4_id1_bar_reg_11_/Q sb_wide/out_0_4_id1_bar_reg_10_/Q sb_wide/out_0_4_id1_bar_reg_9_/Q sb_wide/out_0_4_id1_bar_reg_8_/Q sb_wide/out_0_4_id1_bar_reg_7_/Q sb_wide/out_0_4_id1_bar_reg_6_/Q sb_wide/out_0_4_id1_bar_reg_5_/Q sb_wide/out_0_4_id1_bar_reg_4_/Q sb_wide/out_0_4_id1_bar_reg_3_/Q sb_wide/out_0_4_id1_bar_reg_2_/Q sb_wide/out_0_4_id1_bar_reg_1_/Q sb_wide/out_0_4_id1_bar_reg_0_/Q sb_wide/out_1_0_id1_bar_reg_15_/Q sb_wide/out_1_0_id1_bar_reg_14_/Q sb_wide/out_1_0_id1_bar_reg_13_/Q sb_wide/out_1_0_id1_bar_reg_12_/Q sb_wide/out_1_0_id1_bar_reg_11_/Q sb_wide/out_1_0_id1_bar_reg_10_/Q sb_wide/out_1_0_id1_bar_reg_9_/Q sb_wide/out_1_0_id1_bar_reg_8_/Q sb_wide/out_1_0_id1_bar_reg_7_/Q sb_wide/out_1_0_id1_bar_reg_6_/Q sb_wide/out_1_0_id1_bar_reg_5_/Q sb_wide/out_1_0_id1_bar_reg_4_/Q sb_wide/out_1_0_id1_bar_reg_3_/Q sb_wide/out_1_0_id1_bar_reg_2_/Q sb_wide/out_1_0_id1_bar_reg_1_/Q sb_wide/out_1_0_id1_bar_reg_0_/Q sb_wide/out_1_1_id1_bar_reg_15_/Q sb_wide/out_1_1_id1_bar_reg_14_/Q sb_wide/out_1_1_id1_bar_reg_13_/Q sb_wide/out_1_1_id1_bar_reg_12_/Q sb_wide/out_1_1_id1_bar_reg_11_/Q sb_wide/out_1_1_id1_bar_reg_10_/Q sb_wide/out_1_1_id1_bar_reg_9_/Q sb_wide/out_1_1_id1_bar_reg_8_/Q sb_wide/out_1_1_id1_bar_reg_7_/Q sb_wide/out_1_1_id1_bar_reg_6_/Q sb_wide/out_1_1_id1_bar_reg_5_/Q sb_wide/out_1_1_id1_bar_reg_4_/Q sb_wide/out_1_1_id1_bar_reg_3_/Q sb_wide/out_1_1_id1_bar_reg_2_/Q sb_wide/out_1_1_id1_bar_reg_1_/Q sb_wide/out_1_1_id1_bar_reg_0_/Q sb_wide/out_1_2_id1_bar_reg_15_/Q sb_wide/out_1_2_id1_bar_reg_14_/Q sb_wide/out_1_2_id1_bar_reg_13_/Q sb_wide/out_1_2_id1_bar_reg_12_/Q sb_wide/out_1_2_id1_bar_reg_11_/Q sb_wide/out_1_2_id1_bar_reg_10_/Q sb_wide/out_1_2_id1_bar_reg_9_/Q sb_wide/out_1_2_id1_bar_reg_8_/Q sb_wide/out_1_2_id1_bar_reg_7_/Q sb_wide/out_1_2_id1_bar_reg_6_/Q sb_wide/out_1_2_id1_bar_reg_5_/Q sb_wide/out_1_2_id1_bar_reg_4_/Q sb_wide/out_1_2_id1_bar_reg_3_/Q sb_wide/out_1_2_id1_bar_reg_2_/Q sb_wide/out_1_2_id1_bar_reg_1_/Q sb_wide/out_1_2_id1_bar_reg_0_/Q sb_wide/out_1_3_id1_bar_reg_15_/Q sb_wide/out_1_3_id1_bar_reg_14_/Q sb_wide/out_1_3_id1_bar_reg_13_/Q sb_wide/out_1_3_id1_bar_reg_12_/Q sb_wide/out_1_3_id1_bar_reg_11_/Q sb_wide/out_1_3_id1_bar_reg_10_/Q sb_wide/out_1_3_id1_bar_reg_9_/Q sb_wide/out_1_3_id1_bar_reg_8_/Q sb_wide/out_1_3_id1_bar_reg_7_/Q sb_wide/out_1_3_id1_bar_reg_6_/Q sb_wide/out_1_3_id1_bar_reg_5_/Q sb_wide/out_1_3_id1_bar_reg_4_/Q sb_wide/out_1_3_id1_bar_reg_3_/Q sb_wide/out_1_3_id1_bar_reg_2_/Q sb_wide/out_1_3_id1_bar_reg_1_/Q sb_wide/out_1_3_id1_bar_reg_0_/Q sb_wide/out_1_4_id1_bar_reg_15_/Q sb_wide/out_1_4_id1_bar_reg_14_/Q sb_wide/out_1_4_id1_bar_reg_13_/Q sb_wide/out_1_4_id1_bar_reg_12_/Q sb_wide/out_1_4_id1_bar_reg_11_/Q sb_wide/out_1_4_id1_bar_reg_10_/Q sb_wide/out_1_4_id1_bar_reg_9_/Q sb_wide/out_1_4_id1_bar_reg_8_/Q sb_wide/out_1_4_id1_bar_reg_7_/Q sb_wide/out_1_4_id1_bar_reg_6_/Q sb_wide/out_1_4_id1_bar_reg_5_/Q sb_wide/out_1_4_id1_bar_reg_4_/Q sb_wide/out_1_4_id1_bar_reg_3_/Q sb_wide/out_1_4_id1_bar_reg_2_/Q sb_wide/out_1_4_id1_bar_reg_1_/Q sb_wide/out_1_4_id1_bar_reg_0_/Q sb_wide/out_2_0_id1_bar_reg_15_/Q sb_wide/out_2_0_id1_bar_reg_14_/Q sb_wide/out_2_0_id1_bar_reg_13_/Q sb_wide/out_2_0_id1_bar_reg_12_/Q sb_wide/out_2_0_id1_bar_reg_11_/Q sb_wide/out_2_0_id1_bar_reg_10_/Q sb_wide/out_2_0_id1_bar_reg_9_/Q sb_wide/out_2_0_id1_bar_reg_8_/Q sb_wide/out_2_0_id1_bar_reg_7_/Q sb_wide/out_2_0_id1_bar_reg_6_/Q sb_wide/out_2_0_id1_bar_reg_5_/Q sb_wide/out_2_0_id1_bar_reg_4_/Q sb_wide/out_2_0_id1_bar_reg_3_/Q sb_wide/out_2_0_id1_bar_reg_2_/Q sb_wide/out_2_0_id1_bar_reg_1_/Q sb_wide/out_2_0_id1_bar_reg_0_/Q sb_wide/out_2_1_id1_bar_reg_15_/Q sb_wide/out_2_1_id1_bar_reg_14_/Q sb_wide/out_2_1_id1_bar_reg_13_/Q sb_wide/out_2_1_id1_bar_reg_12_/Q sb_wide/out_2_1_id1_bar_reg_11_/Q sb_wide/out_2_1_id1_bar_reg_10_/Q sb_wide/out_2_1_id1_bar_reg_9_/Q sb_wide/out_2_1_id1_bar_reg_8_/Q sb_wide/out_2_1_id1_bar_reg_7_/Q sb_wide/out_2_1_id1_bar_reg_6_/Q sb_wide/out_2_1_id1_bar_reg_5_/Q sb_wide/out_2_1_id1_bar_reg_4_/Q sb_wide/out_2_1_id1_bar_reg_3_/Q sb_wide/out_2_1_id1_bar_reg_2_/Q sb_wide/out_2_1_id1_bar_reg_1_/Q sb_wide/out_2_1_id1_bar_reg_0_/Q sb_wide/out_2_2_id1_bar_reg_15_/Q sb_wide/out_2_2_id1_bar_reg_14_/Q sb_wide/out_2_2_id1_bar_reg_13_/Q sb_wide/out_2_2_id1_bar_reg_12_/Q sb_wide/out_2_2_id1_bar_reg_11_/Q sb_wide/out_2_2_id1_bar_reg_10_/Q sb_wide/out_2_2_id1_bar_reg_9_/Q sb_wide/out_2_2_id1_bar_reg_8_/Q sb_wide/out_2_2_id1_bar_reg_7_/Q sb_wide/out_2_2_id1_bar_reg_6_/Q sb_wide/out_2_2_id1_bar_reg_5_/Q sb_wide/out_2_2_id1_bar_reg_4_/Q sb_wide/out_2_2_id1_bar_reg_3_/Q sb_wide/out_2_2_id1_bar_reg_2_/Q sb_wide/out_2_2_id1_bar_reg_1_/Q sb_wide/out_2_2_id1_bar_reg_0_/Q sb_wide/out_2_3_id1_bar_reg_15_/Q sb_wide/out_2_3_id1_bar_reg_14_/Q sb_wide/out_2_3_id1_bar_reg_13_/Q sb_wide/out_2_3_id1_bar_reg_12_/Q sb_wide/out_2_3_id1_bar_reg_11_/Q sb_wide/out_2_3_id1_bar_reg_10_/Q sb_wide/out_2_3_id1_bar_reg_9_/Q sb_wide/out_2_3_id1_bar_reg_8_/Q sb_wide/out_2_3_id1_bar_reg_7_/Q sb_wide/out_2_3_id1_bar_reg_6_/Q sb_wide/out_2_3_id1_bar_reg_5_/Q sb_wide/out_2_3_id1_bar_reg_4_/Q sb_wide/out_2_3_id1_bar_reg_3_/Q sb_wide/out_2_3_id1_bar_reg_2_/Q sb_wide/out_2_3_id1_bar_reg_1_/Q sb_wide/out_2_3_id1_bar_reg_0_/Q sb_wide/out_2_4_id1_bar_reg_15_/Q      sb_wide/out_2_4_id1_bar_reg_14_/Q sb_wide/out_2_4_id1_bar_reg_13_/Q sb_wide/out_2_4_id1_bar_reg_12_/Q sb_wide/out_2_4_id1_bar_reg_11_/Q sb_wide/out_2_4_id1_bar_reg_10_/Q sb_wide/out_2_4_id1_bar_reg_9_/Q sb_wide/out_2_4_id1_bar_reg_8_/Q sb_wide/out_2_4_id1_bar_reg_7_/Q sb_wide/out_2_4_id1_bar_reg_6_/Q sb_wide/out_2_4_id1_bar_reg_5_/Q sb_wide/out_2_4_id1_bar_reg_4_/Q sb_wide/out_2_4_id1_bar_reg_3_/Q sb_wide/out_2_4_id1_bar_reg_2_/Q sb_wide/out_2_4_id1_bar_reg_1_/Q sb_wide/out_2_4_id1_bar_reg_0_/Q sb_wide/out_3_0_id1_bar_reg_15_/Q sb_wide/out_3_0_id1_bar_reg_14_/Q sb_wide/out_3_0_id1_bar_reg_13_/Q sb_wide/out_3_0_id1_bar_reg_12_/Q sb_wide/out_3_0_id1_bar_reg_11_/Q sb_wide/out_3_0_id1_bar_reg_10_/Q sb_wide/out_3_0_id1_bar_reg_9_/Q sb_wide/out_3_0_id1_bar_reg_8_/Q sb_wide/out_3_0_id1_bar_reg_7_/Q sb_wide/out_3_0_id1_bar_reg_6_/Q sb_wide/out_3_0_id1_bar_reg_5_/Q sb_wide/out_3_0_id1_bar_reg_4_/Q sb_wide/out_3_0_id1_bar_reg_3_/Q sb_wide/out_3_0_id1_bar_reg_2_/Q sb_wide/out_3_0_id1_bar_reg_1_/Q sb_wide/out_3_0_id1_bar_reg_0_/Q sb_wide/out_3_1_id1_bar_reg_15_/Q sb_wide/out_3_1_id1_bar_reg_14_/Q sb_wide/out_3_1_id1_bar_reg_13_/Q sb_wide/out_3_1_id1_bar_reg_12_/Q sb_wide/out_3_1_id1_bar_reg_11_/Q sb_wide/out_3_1_id1_bar_reg_10_/Q sb_wide/out_3_1_id1_bar_reg_9_/Q sb_wide/out_3_1_id1_bar_reg_8_/Q sb_wide/out_3_1_id1_bar_reg_7_/Q sb_wide/out_3_1_id1_bar_reg_6_/Q sb_wide/out_3_1_id1_bar_reg_5_/Q sb_wide/out_3_1_id1_bar_reg_4_/Q sb_wide/out_3_1_id1_bar_reg_3_/Q sb_wide/out_3_1_id1_bar_reg_2_/Q sb_wide/out_3_1_id1_bar_reg_1_/Q sb_wide/out_3_1_id1_bar_reg_0_/Q sb_wide/out_3_2_id1_bar_reg_15_/Q sb_wide/out_3_2_id1_bar_reg_14_/Q sb_wide/out_3_2_id1_bar_reg_13_/Q sb_wide/out_3_2_id1_bar_reg_12_/Q sb_wide/out_3_2_id1_bar_reg_11_/Q sb_wide/out_3_2_id1_bar_reg_10_/Q sb_wide/out_3_2_id1_bar_reg_9_/Q sb_wide/out_3_2_id1_bar_reg_8_/Q sb_wide/out_3_2_id1_bar_reg_7_/Q sb_wide/out_3_2_id1_bar_reg_6_/Q sb_wide/out_3_2_id1_bar_reg_5_/Q sb_wide/out_3_2_id1_bar_reg_4_/Q sb_wide/out_3_2_id1_bar_reg_3_/Q sb_wide/out_3_2_id1_bar_reg_2_/Q sb_wide/out_3_2_id1_bar_reg_1_/Q sb_wide/out_3_2_id1_bar_reg_0_/Q sb_wide/out_3_3_id1_bar_reg_15_/Q sb_wide/out_3_3_id1_bar_reg_14_/Q sb_wide/out_3_3_id1_bar_reg_13_/Q sb_wide/out_3_3_id1_bar_reg_12_/Q sb_wide/out_3_3_id1_bar_reg_11_/Q sb_wide/out_3_3_id1_bar_reg_10_/Q sb_wide/out_3_3_id1_bar_reg_9_/Q sb_wide/out_3_3_id1_bar_reg_8_/Q sb_wide/out_3_3_id1_bar_reg_7_/Q sb_wide/out_3_3_id1_bar_reg_6_/Q sb_wide/out_3_3_id1_bar_reg_5_/Q sb_wide/out_3_3_id1_bar_reg_4_/Q sb_wide/out_3_3_id1_bar_reg_3_/Q sb_wide/out_3_3_id1_bar_reg_2_/Q sb_wide/out_3_3_id1_bar_reg_1_/Q sb_wide/out_3_3_id1_bar_reg_0_/Q sb_wide/out_3_4_id1_bar_reg_15_/Q sb_wide/out_3_4_id1_bar_reg_14_/Q sb_wide/out_3_4_id1_bar_reg_13_/Q sb_wide/out_3_4_id1_bar_reg_12_/Q sb_wide/out_3_4_id1_bar_reg_11_/Q sb_wide/out_3_4_id1_bar_reg_10_/Q sb_wide/out_3_4_id1_bar_reg_9_/Q sb_wide/out_3_4_id1_bar_reg_8_/Q sb_wide/out_3_4_id1_bar_reg_7_/Q sb_wide/out_3_4_id1_bar_reg_6_/Q sb_wide/out_3_4_id1_bar_reg_5_/Q sb_wide/out_3_4_id1_bar_reg_4_/Q sb_wide/out_3_4_id1_bar_reg_3_/Q sb_wide/out_3_4_id1_bar_reg_2_/Q sb_wide/out_3_4_id1_bar_reg_1_/Q sb_wide/out_3_4_id1_bar_reg_0_/Q}]
set_max_delay 0.35  -through $__coll_5   -through [get_pins {sb_wide/out_0_0[15] sb_wide/out_0_0[14] sb_wide/out_0_0[13] sb_wide/out_0_0[12] sb_wide/out_0_0[11] sb_wide/out_0_0[10] sb_wide/out_0_0[9] sb_wide/out_0_0[8] sb_wide/out_0_0[7] sb_wide/out_0_0[6] sb_wide/out_0_0[5] sb_wide/out_0_0[4] sb_wide/out_0_0[3] sb_wide/out_0_0[2] sb_wide/out_0_0[1] sb_wide/out_0_0[0] sb_wide/out_0_1[15] sb_wide/out_0_1[14] sb_wide/out_0_1[13] sb_wide/out_0_1[12] sb_wide/out_0_1[11] sb_wide/out_0_1[10] sb_wide/out_0_1[9] sb_wide/out_0_1[8] sb_wide/out_0_1[7] sb_wide/out_0_1[6] sb_wide/out_0_1[5] sb_wide/out_0_1[4] sb_wide/out_0_1[3] sb_wide/out_0_1[2] sb_wide/out_0_1[1] sb_wide/out_0_1[0] sb_wide/out_0_2[15] sb_wide/out_0_2[14] sb_wide/out_0_2[13] sb_wide/out_0_2[12] sb_wide/out_0_2[11] sb_wide/out_0_2[10] sb_wide/out_0_2[9] sb_wide/out_0_2[8] sb_wide/out_0_2[7] sb_wide/out_0_2[6] sb_wide/out_0_2[5] sb_wide/out_0_2[4] sb_wide/out_0_2[3] sb_wide/out_0_2[2] sb_wide/out_0_2[1] sb_wide/out_0_2[0] sb_wide/out_0_3[15] sb_wide/out_0_3[14] sb_wide/out_0_3[13] sb_wide/out_0_3[12] sb_wide/out_0_3[11] sb_wide/out_0_3[10] sb_wide/out_0_3[9] sb_wide/out_0_3[8] sb_wide/out_0_3[7] sb_wide/out_0_3[6] sb_wide/out_0_3[5] sb_wide/out_0_3[4] sb_wide/out_0_3[3] sb_wide/out_0_3[2] sb_wide/out_0_3[1] sb_wide/out_0_3[0] sb_wide/out_0_4[15] sb_wide/out_0_4[14] sb_wide/out_0_4[13] sb_wide/out_0_4[12] sb_wide/out_0_4[11] sb_wide/out_0_4[10] sb_wide/out_0_4[9] sb_wide/out_0_4[8] sb_wide/out_0_4[7] sb_wide/out_0_4[6] sb_wide/out_0_4[5] sb_wide/out_0_4[4] sb_wide/out_0_4[3] sb_wide/out_0_4[2] sb_wide/out_0_4[1] sb_wide/out_0_4[0] sb_wide/out_1_0[15] sb_wide/out_1_0[14] sb_wide/out_1_0[13] sb_wide/out_1_0[12] sb_wide/out_1_0[11] sb_wide/out_1_0[10] sb_wide/out_1_0[9] sb_wide/out_1_0[8] sb_wide/out_1_0[7] sb_wide/out_1_0[6] sb_wide/out_1_0[5] sb_wide/out_1_0[4] sb_wide/out_1_0[3] sb_wide/out_1_0[2] sb_wide/out_1_0[1] sb_wide/out_1_0[0] sb_wide/out_1_1[15] sb_wide/out_1_1[14] sb_wide/out_1_1[13] sb_wide/out_1_1[12] sb_wide/out_1_1[11] sb_wide/out_1_1[10] sb_wide/out_1_1[9] sb_wide/out_1_1[8] sb_wide/out_1_1[7] sb_wide/out_1_1[6] sb_wide/out_1_1[5] sb_wide/out_1_1[4] sb_wide/out_1_1[3] sb_wide/out_1_1[2] sb_wide/out_1_1[1] sb_wide/out_1_1[0] sb_wide/out_1_2[15] sb_wide/out_1_2[14] sb_wide/out_1_2[13] sb_wide/out_1_2[12] sb_wide/out_1_2[11] sb_wide/out_1_2[10] sb_wide/out_1_2[9] sb_wide/out_1_2[8] sb_wide/out_1_2[7] sb_wide/out_1_2[6] sb_wide/out_1_2[5] sb_wide/out_1_2[4] sb_wide/out_1_2[3] sb_wide/out_1_2[2] sb_wide/out_1_2[1] sb_wide/out_1_2[0] sb_wide/out_1_3[15] sb_wide/out_1_3[14] sb_wide/out_1_3[13] sb_wide/out_1_3[12] sb_wide/out_1_3[11] sb_wide/out_1_3[10] sb_wide/out_1_3[9] sb_wide/out_1_3[8] sb_wide/out_1_3[7] sb_wide/out_1_3[6] sb_wide/out_1_3[5] sb_wide/out_1_3[4] sb_wide/out_1_3[3] sb_wide/out_1_3[2] sb_wide/out_1_3[1] sb_wide/out_1_3[0] sb_wide/out_1_4[15] sb_wide/out_1_4[14] sb_wide/out_1_4[13] sb_wide/out_1_4[12] sb_wide/out_1_4[11] sb_wide/out_1_4[10] sb_wide/out_1_4[9] sb_wide/out_1_4[8] sb_wide/out_1_4[7] sb_wide/out_1_4[6] sb_wide/out_1_4[5] sb_wide/out_1_4[4] sb_wide/out_1_4[3] sb_wide/out_1_4[2] sb_wide/out_1_4[1] sb_wide/out_1_4[0] sb_wide/out_2_0[15] sb_wide/out_2_0[14] sb_wide/out_2_0[13] sb_wide/out_2_0[12] sb_wide/out_2_0[11] sb_wide/out_2_0[10] sb_wide/out_2_0[9] sb_wide/out_2_0[8] sb_wide/out_2_0[7] sb_wide/out_2_0[6] sb_wide/out_2_0[5] sb_wide/out_2_0[4] sb_wide/out_2_0[3] sb_wide/out_2_0[2] sb_wide/out_2_0[1] sb_wide/out_2_0[0] sb_wide/out_2_1[15] sb_wide/out_2_1[14] sb_wide/out_2_1[13] sb_wide/out_2_1[12] sb_wide/out_2_1[11] sb_wide/out_2_1[10] sb_wide/out_2_1[9] sb_wide/out_2_1[8] sb_wide/out_2_1[7] sb_wide/out_2_1[6] sb_wide/out_2_1[5] sb_wide/out_2_1[4] sb_wide/out_2_1[3] sb_wide/out_2_1[2] sb_wide/out_2_1[1] sb_wide/out_2_1[0] sb_wide/out_2_2[15] sb_wide/out_2_2[14] sb_wide/out_2_2[13] sb_wide/out_2_2[12] sb_wide/out_2_2[11] sb_wide/out_2_2[10] sb_wide/out_2_2[9] sb_wide/out_2_2[8] sb_wide/out_2_2[7] sb_wide/out_2_2[6] sb_wide/out_2_2[5] sb_wide/out_2_2[4] sb_wide/out_2_2[3] sb_wide/out_2_2[2] sb_wide/out_2_2[1] sb_wide/out_2_2[0] sb_wide/out_2_3[15] sb_wide/out_2_3[14] sb_wide/out_2_3[13] sb_wide/out_2_3[12] sb_wide/out_2_3[11] sb_wide/out_2_3[10] sb_wide/out_2_3[9] sb_wide/out_2_3[8] sb_wide/out_2_3[7] sb_wide/out_2_3[6] sb_wide/out_2_3[5] sb_wide/out_2_3[4] sb_wide/out_2_3[3] sb_wide/out_2_3[2] sb_wide/out_2_3[1] sb_wide/out_2_3[0] sb_wide/out_2_4[15] sb_wide/out_2_4[14] sb_wide/out_2_4[13] sb_wide/out_2_4[12] sb_wide/out_2_4[11] sb_wide/out_2_4[10] sb_wide/out_2_4[9] sb_wide/out_2_4[8] sb_wide/out_2_4[7] sb_wide/out_2_4[6] sb_wide/out_2_4[5] sb_wide/out_2_4[4] sb_wide/out_2_4[3] sb_wide/out_2_4[2] sb_wide/out_2_4[1] sb_wide/out_2_4[0] sb_wide/out_3_0[15] sb_wide/out_3_0[14] sb_wide/out_3_0[13] sb_wide/out_3_0[12] sb_wide/out_3_0[11] sb_wide/out_3_0[10] sb_wide/out_3_0[9] sb_wide/out_3_0[8] sb_wide/out_3_0[7] sb_wide/out_3_0[6] sb_wide/out_3_0[5] sb_wide/out_3_0[4] sb_wide/out_3_0[3] sb_wide/out_3_0[2] sb_wide/out_3_0[1] sb_wide/out_3_0[0] sb_wide/out_3_1[15] sb_wide/out_3_1[14] sb_wide/out_3_1[13] sb_wide/out_3_1[12] sb_wide/out_3_1[11] sb_wide/out_3_1[10] sb_wide/out_3_1[9] sb_wide/out_3_1[8] sb_wide/out_3_1[7] sb_wide/out_3_1[6] sb_wide/out_3_1[5] sb_wide/out_3_1[4] sb_wide/out_3_1[3] sb_wide/out_3_1[2] sb_wide/out_3_1[1] sb_wide/out_3_1[0] sb_wide/out_3_2[15] sb_wide/out_3_2[14] sb_wide/out_3_2[13] sb_wide/out_3_2[12] sb_wide/out_3_2[11] sb_wide/out_3_2[10] sb_wide/out_3_2[9] sb_wide/out_3_2[8] sb_wide/out_3_2[7] sb_wide/out_3_2[6] sb_wide/out_3_2[5] sb_wide/out_3_2[4] sb_wide/out_3_2[3] sb_wide/out_3_2[2] sb_wide/out_3_2[1] sb_wide/out_3_2[0] sb_wide/out_3_3[15] sb_wide/out_3_3[14] sb_wide/out_3_3[13] sb_wide/out_3_3[12] sb_wide/out_3_3[11] sb_wide/out_3_3[10] sb_wide/out_3_3[9] sb_wide/out_3_3[8] sb_wide/out_3_3[7] sb_wide/out_3_3[6] sb_wide/out_3_3[5] sb_wide/out_3_3[4] sb_wide/out_3_3[3] sb_wide/out_3_3[2] sb_wide/out_3_3[1] sb_wide/out_3_3[0] sb_wide/out_3_4[15] sb_wide/out_3_4[14] sb_wide/out_3_4[13] sb_wide/out_3_4[12] sb_wide/out_3_4[11] sb_wide/out_3_4[10] sb_wide/out_3_4[9] sb_wide/out_3_4[8] sb_wide/out_3_4[7] sb_wide/out_3_4[6] sb_wide/out_3_4[5] sb_wide/out_3_4[4] sb_wide/out_3_4[3] sb_wide/out_3_4[2] sb_wide/out_3_4[1] sb_wide/out_3_4[0]}] 
set_max_delay 0.35  -through [get_pins {sb_1b/out_0_0_id1_reg_0_/Q sb_1b/out_0_1_id1_reg_0_/Q sb_1b/out_0_2_id1_reg_0_/Q sb_1b/out_0_3_id1_reg_0_/Q sb_1b/out_0_4_id1_reg_0_/Q sb_1b/out_1_0_id1_reg_0_/Q sb_1b/out_1_1_id1_reg_0_/Q sb_1b/out_1_2_id1_reg_0_/Q sb_1b/out_1_3_id1_reg_0_/Q sb_1b/out_1_4_id1_reg_0_/Q sb_1b/out_2_0_id1_reg_0_/Q sb_1b/out_2_1_id1_reg_0_/Q sb_1b/out_2_2_id1_reg_0_/Q sb_1b/out_2_3_id1_reg_0_/Q sb_1b/out_2_4_id1_reg_0_/Q sb_1b/out_3_0_id1_reg_0_/Q sb_1b/out_3_1_id1_reg_0_/Q sb_1b/out_3_2_id1_reg_0_/Q sb_1b/out_3_3_id1_reg_0_/Q sb_1b/out_3_4_id1_reg_0_/Q}]  -through [get_pins {sb_1b/out_0_0[0] sb_1b/out_0_1[0] sb_1b/out_0_2[0] sb_1b/out_0_3[0] sb_1b/out_0_4[0] sb_1b/out_1_0[0] sb_1b/out_1_1[0] sb_1b/out_1_2[0] sb_1b/out_1_3[0] sb_1b/out_1_4[0] sb_1b/out_2_0[0] sb_1b/out_2_1[0] sb_1b/out_2_2[0] sb_1b/out_2_3[0] sb_1b/out_2_4[0] sb_1b/out_3_0[0] sb_1b/out_3_1[0] sb_1b/out_3_2[0] sb_1b/out_3_3[0] sb_1b/out_3_4[0]}] 
set __coll_10 [get_pins {sb_wide/out_0_0[15] sb_wide/out_0_0[14] sb_wide/out_0_0[13] sb_wide/out_0_0[12] sb_wide/out_0_0[11] sb_wide/out_0_0[10] sb_wide/out_0_0[9] sb_wide/out_0_0[8] sb_wide/out_0_0[7] sb_wide/out_0_0[6] sb_wide/out_0_0[5] sb_wide/out_0_0[4] sb_wide/out_0_0[3] sb_wide/out_0_0[2] sb_wide/out_0_0[1] sb_wide/out_0_0[0] sb_wide/out_0_1[15] sb_wide/out_0_1[14] sb_wide/out_0_1[13] sb_wide/out_0_1[12] sb_wide/out_0_1[11] sb_wide/out_0_1[10] sb_wide/out_0_1[9] sb_wide/out_0_1[8] sb_wide/out_0_1[7] sb_wide/out_0_1[6] sb_wide/out_0_1[5] sb_wide/out_0_1[4] sb_wide/out_0_1[3] sb_wide/out_0_1[2] sb_wide/out_0_1[1] sb_wide/out_0_1[0] sb_wide/out_0_2[15] sb_wide/out_0_2[14] sb_wide/out_0_2[13] sb_wide/out_0_2[12] sb_wide/out_0_2[11] sb_wide/out_0_2[10] sb_wide/out_0_2[9] sb_wide/out_0_2[8] sb_wide/out_0_2[7] sb_wide/out_0_2[6] sb_wide/out_0_2[5] sb_wide/out_0_2[4] sb_wide/out_0_2[3] sb_wide/out_0_2[2] sb_wide/out_0_2[1] sb_wide/out_0_2[0] sb_wide/out_0_3[15] sb_wide/out_0_3[14] sb_wide/out_0_3[13] sb_wide/out_0_3[12] sb_wide/out_0_3[11] sb_wide/out_0_3[10] sb_wide/out_0_3[9] sb_wide/out_0_3[8] sb_wide/out_0_3[7] sb_wide/out_0_3[6] sb_wide/out_0_3[5] sb_wide/out_0_3[4] sb_wide/out_0_3[3] sb_wide/out_0_3[2] sb_wide/out_0_3[1] sb_wide/out_0_3[0] sb_wide/out_0_4[15] sb_wide/out_0_4[14] sb_wide/out_0_4[13] sb_wide/out_0_4[12] sb_wide/out_0_4[11] sb_wide/out_0_4[10] sb_wide/out_0_4[9] sb_wide/out_0_4[8] sb_wide/out_0_4[7] sb_wide/out_0_4[6] sb_wide/out_0_4[5] sb_wide/out_0_4[4] sb_wide/out_0_4[3] sb_wide/out_0_4[2] sb_wide/out_0_4[1] sb_wide/out_0_4[0] sb_wide/out_1_0[15] sb_wide/out_1_0[14] sb_wide/out_1_0[13] sb_wide/out_1_0[12] sb_wide/out_1_0[11] sb_wide/out_1_0[10] sb_wide/out_1_0[9] sb_wide/out_1_0[8] sb_wide/out_1_0[7] sb_wide/out_1_0[6] sb_wide/out_1_0[5] sb_wide/out_1_0[4] sb_wide/out_1_0[3] sb_wide/out_1_0[2] sb_wide/out_1_0[1] sb_wide/out_1_0[0] sb_wide/out_1_1[15] sb_wide/out_1_1[14] sb_wide/out_1_1[13] sb_wide/out_1_1[12] sb_wide/out_1_1[11] sb_wide/out_1_1[10] sb_wide/out_1_1[9] sb_wide/out_1_1[8] sb_wide/out_1_1[7] sb_wide/out_1_1[6] sb_wide/out_1_1[5] sb_wide/out_1_1[4] sb_wide/out_1_1[3] sb_wide/out_1_1[2] sb_wide/out_1_1[1] sb_wide/out_1_1[0] sb_wide/out_1_2[15] sb_wide/out_1_2[14] sb_wide/out_1_2[13] sb_wide/out_1_2[12] sb_wide/out_1_2[11] sb_wide/out_1_2[10] sb_wide/out_1_2[9] sb_wide/out_1_2[8] sb_wide/out_1_2[7] sb_wide/out_1_2[6] sb_wide/out_1_2[5] sb_wide/out_1_2[4] sb_wide/out_1_2[3] sb_wide/out_1_2[2] sb_wide/out_1_2[1] sb_wide/out_1_2[0] sb_wide/out_1_3[15] sb_wide/out_1_3[14] sb_wide/out_1_3[13] sb_wide/out_1_3[12] sb_wide/out_1_3[11] sb_wide/out_1_3[10] sb_wide/out_1_3[9] sb_wide/out_1_3[8] sb_wide/out_1_3[7] sb_wide/out_1_3[6] sb_wide/out_1_3[5] sb_wide/out_1_3[4] sb_wide/out_1_3[3] sb_wide/out_1_3[2] sb_wide/out_1_3[1] sb_wide/out_1_3[0] sb_wide/out_1_4[15] sb_wide/out_1_4[14] sb_wide/out_1_4[13] sb_wide/out_1_4[12] sb_wide/out_1_4[11] sb_wide/out_1_4[10] sb_wide/out_1_4[9] sb_wide/out_1_4[8] sb_wide/out_1_4[7] sb_wide/out_1_4[6] sb_wide/out_1_4[5] sb_wide/out_1_4[4] sb_wide/out_1_4[3] sb_wide/out_1_4[2] sb_wide/out_1_4[1] sb_wide/out_1_4[0] sb_wide/out_2_0[15] sb_wide/out_2_0[14] sb_wide/out_2_0[13] sb_wide/out_2_0[12] sb_wide/out_2_0[11] sb_wide/out_2_0[10] sb_wide/out_2_0[9] sb_wide/out_2_0[8] sb_wide/out_2_0[7] sb_wide/out_2_0[6] sb_wide/out_2_0[5] sb_wide/out_2_0[4] sb_wide/out_2_0[3] sb_wide/out_2_0[2] sb_wide/out_2_0[1] sb_wide/out_2_0[0] sb_wide/out_2_1[15] sb_wide/out_2_1[14] sb_wide/out_2_1[13] sb_wide/out_2_1[12] sb_wide/out_2_1[11] sb_wide/out_2_1[10] sb_wide/out_2_1[9] sb_wide/out_2_1[8] sb_wide/out_2_1[7] sb_wide/out_2_1[6] sb_wide/out_2_1[5] sb_wide/out_2_1[4] sb_wide/out_2_1[3] sb_wide/out_2_1[2] sb_wide/out_2_1[1] sb_wide/out_2_1[0] sb_wide/out_2_2[15] sb_wide/out_2_2[14] sb_wide/out_2_2[13] sb_wide/out_2_2[12] sb_wide/out_2_2[11] sb_wide/out_2_2[10] sb_wide/out_2_2[9] sb_wide/out_2_2[8] sb_wide/out_2_2[7] sb_wide/out_2_2[6] sb_wide/out_2_2[5] sb_wide/out_2_2[4] sb_wide/out_2_2[3] sb_wide/out_2_2[2] sb_wide/out_2_2[1] sb_wide/out_2_2[0] sb_wide/out_2_3[15] sb_wide/out_2_3[14] sb_wide/out_2_3[13] sb_wide/out_2_3[12] sb_wide/out_2_3[11] sb_wide/out_2_3[10] sb_wide/out_2_3[9] sb_wide/out_2_3[8] sb_wide/out_2_3[7] sb_wide/out_2_3[6] sb_wide/out_2_3[5] sb_wide/out_2_3[4] sb_wide/out_2_3[3] sb_wide/out_2_3[2] sb_wide/out_2_3[1] sb_wide/out_2_3[0] sb_wide/out_2_4[15] sb_wide/out_2_4[14] sb_wide/out_2_4[13] sb_wide/out_2_4[12] sb_wide/out_2_4[11] sb_wide/out_2_4[10] sb_wide/out_2_4[9] sb_wide/out_2_4[8] sb_wide/out_2_4[7] sb_wide/out_2_4[6] sb_wide/out_2_4[5] sb_wide/out_2_4[4] sb_wide/out_2_4[3] sb_wide/out_2_4[2] sb_wide/out_2_4[1] sb_wide/out_2_4[0] sb_wide/out_3_0[15] sb_wide/out_3_0[14] sb_wide/out_3_0[13] sb_wide/out_3_0[12] sb_wide/out_3_0[11] sb_wide/out_3_0[10] sb_wide/out_3_0[9] sb_wide/out_3_0[8] sb_wide/out_3_0[7] sb_wide/out_3_0[6] sb_wide/out_3_0[5] sb_wide/out_3_0[4] sb_wide/out_3_0[3] sb_wide/out_3_0[2] sb_wide/out_3_0[1] sb_wide/out_3_0[0] sb_wide/out_3_1[15] sb_wide/out_3_1[14] sb_wide/out_3_1[13] sb_wide/out_3_1[12] sb_wide/out_3_1[11] sb_wide/out_3_1[10] sb_wide/out_3_1[9] sb_wide/out_3_1[8] sb_wide/out_3_1[7] sb_wide/out_3_1[6] sb_wide/out_3_1[5] sb_wide/out_3_1[4] sb_wide/out_3_1[3] sb_wide/out_3_1[2] sb_wide/out_3_1[1] sb_wide/out_3_1[0] sb_wide/out_3_2[15] sb_wide/out_3_2[14] sb_wide/out_3_2[13] sb_wide/out_3_2[12] sb_wide/out_3_2[11] sb_wide/out_3_2[10] sb_wide/out_3_2[9] sb_wide/out_3_2[8] sb_wide/out_3_2[7] sb_wide/out_3_2[6] sb_wide/out_3_2[5] sb_wide/out_3_2[4] sb_wide/out_3_2[3] sb_wide/out_3_2[2] sb_wide/out_3_2[1] sb_wide/out_3_2[0] sb_wide/out_3_3[15] sb_wide/out_3_3[14] sb_wide/out_3_3[13] sb_wide/out_3_3[12] sb_wide/out_3_3[11] sb_wide/out_3_3[10] sb_wide/out_3_3[9] sb_wide/out_3_3[8] sb_wide/out_3_3[7] sb_wide/out_3_3[6] sb_wide/out_3_3[5] sb_wide/out_3_3[4] sb_wide/out_3_3[3] sb_wide/out_3_3[2] sb_wide/out_3_3[1] sb_wide/out_3_3[0] sb_wide/out_3_4[15] sb_wide/out_3_4[14] sb_wide/out_3_4[13] sb_wide/out_3_4[12] sb_wide/out_3_4[11] sb_wide/out_3_4[10] sb_wide/out_3_4[9] sb_wide/out_3_4[8] sb_wide/out_3_4[7] sb_wide/out_3_4[6] sb_wide/out_3_4[5] sb_wide/out_3_4[4] sb_wide/out_3_4[3] sb_wide/out_3_4[2] sb_wide/out_3_4[1] sb_wide/out_3_4[0]}]
set_max_delay 3.985  -through [get_pins {sb_wide/config_sb_reg_63_/Q sb_wide/config_sb_reg_62_/Q sb_wide/config_sb_reg_61_/Q sb_wide/config_sb_reg_60_/Q sb_wide/config_sb_reg_59_/Q sb_wide/config_sb_reg_58_/Q sb_wide/config_sb_reg_57_/Q sb_wide/config_sb_reg_56_/Q sb_wide/config_sb_reg_55_/Q sb_wide/config_sb_reg_54_/Q sb_wide/config_sb_reg_53_/Q sb_wide/config_sb_reg_52_/Q sb_wide/config_sb_reg_51_/Q sb_wide/config_sb_reg_50_/Q sb_wide/config_sb_reg_49_/Q sb_wide/config_sb_reg_48_/Q sb_wide/config_sb_reg_47_/Q sb_wide/config_sb_reg_46_/Q sb_wide/config_sb_reg_45_/Q sb_wide/config_sb_reg_44_/Q sb_wide/config_sb_reg_43_/Q sb_wide/config_sb_reg_42_/Q sb_wide/config_sb_reg_41_/Q sb_wide/config_sb_reg_40_/Q sb_wide/config_sb_reg_39_/Q sb_wide/config_sb_reg_38_/Q sb_wide/config_sb_reg_37_/Q sb_wide/config_sb_reg_36_/Q sb_wide/config_sb_reg_35_/Q sb_wide/config_sb_reg_34_/Q sb_wide/config_sb_reg_33_/Q sb_wide/config_sb_reg_32_/Q sb_wide/config_sb_reg_31_/Q sb_wide/config_sb_reg_30_/Q sb_wide/config_sb_reg_29_/Q sb_wide/config_sb_reg_28_/Q sb_wide/config_sb_reg_27_/Q sb_wide/config_sb_reg_26_/Q sb_wide/config_sb_reg_25_/Q sb_wide/config_sb_reg_24_/Q sb_wide/config_sb_reg_23_/Q sb_wide/config_sb_reg_22_/Q sb_wide/config_sb_reg_21_/Q sb_wide/config_sb_reg_20_/Q sb_wide/config_sb_reg_19_/Q sb_wide/config_sb_reg_18_/Q sb_wide/config_sb_reg_17_/Q sb_wide/config_sb_reg_16_/Q sb_wide/config_sb_reg_15_/Q sb_wide/config_sb_reg_14_/Q sb_wide/config_sb_reg_13_/Q sb_wide/config_sb_reg_12_/Q sb_wide/config_sb_reg_11_/Q sb_wide/config_sb_reg_10_/Q sb_wide/config_sb_reg_9_/Q sb_wide/config_sb_reg_8_/Q sb_wide/config_sb_reg_7_/Q sb_wide/config_sb_reg_6_/Q sb_wide/config_sb_reg_5_/Q sb_wide/config_sb_reg_4_/Q sb_wide/config_sb_reg_3_/Q sb_wide/config_sb_reg_2_/Q sb_wide/config_sb_reg_1_/Q sb_wide/config_sb_reg_0_/Q sb_wide/config_ungate_reg_31_/Q sb_wide/config_ungate_reg_30_/Q sb_wide/config_ungate_reg_29_/Q sb_wide/config_ungate_reg_28_/Q sb_wide/config_ungate_reg_27_/Q sb_wide/config_ungate_reg_26_/Q sb_wide/config_ungate_reg_25_/Q sb_wide/config_ungate_reg_24_/Q sb_wide/config_ungate_reg_23_/Q sb_wide/config_ungate_reg_22_/Q sb_wide/config_ungate_reg_21_/Q sb_wide/config_ungate_reg_20_/Q sb_wide/config_ungate_reg_19_/Q sb_wide/config_ungate_reg_18_/Q sb_wide/config_ungate_reg_17_/Q sb_wide/config_ungate_reg_16_/Q sb_wide/config_ungate_reg_15_/Q sb_wide/config_ungate_reg_14_/Q sb_wide/config_ungate_reg_13_/Q sb_wide/config_ungate_reg_12_/Q sb_wide/config_ungate_reg_11_/Q sb_wide/config_ungate_reg_10_/Q sb_wide/config_ungate_reg_9_/Q sb_wide/config_ungate_reg_8_/Q sb_wide/config_ungate_reg_7_/Q sb_wide/config_ungate_reg_6_/Q sb_wide/config_ungate_reg_5_/Q sb_wide/config_ungate_reg_4_/Q sb_wide/config_ungate_reg_3_/Q sb_wide/config_ungate_reg_2_/Q sb_wide/config_ungate_reg_1_/Q sb_wide/config_ungate_reg_0_/Q test_pe/inp_code_reg_15_/Q test_pe/inp_code_reg_14_/Q test_pe/inp_code_reg_13_/Q test_pe/inp_code_reg_12_/Q test_pe/inp_code_reg_11_/Q test_pe/inp_code_reg_10_/Q test_pe/inp_code_reg_9_/Q test_pe/inp_code_reg_8_/Q test_pe/inp_code_reg_7_/Q test_pe/inp_code_reg_6_/Q test_pe/inp_code_reg_5_/Q test_pe/inp_code_reg_4_/Q test_pe/inp_code_reg_3_/Q test_pe/inp_code_reg_2_/Q test_pe/inp_code_reg_1_/Q test_pe/inp_code_reg_0_/Q test_pe/op_code_reg_15_/Q test_pe/op_code_reg_14_/Q test_pe/op_code_reg_13_/Q test_pe/op_code_reg_12_/Q test_pe/op_code_reg_11_/Q test_pe/op_code_reg_10_/Q test_pe/op_code_reg_9_/Q test_pe/op_code_reg_8_/Q test_pe/op_code_reg_7_/Q test_pe/op_code_reg_6_/Q test_pe/op_code_reg_5_/Q test_pe/op_code_reg_4_/Q test_pe/op_code_reg_3_/Q test_pe/op_code_reg_2_/Q test_pe/op_code_reg_1_/Q test_pe/op_code_reg_0_/Q test_pe/test_opt_reg_a/data_in_reg_reg_15_/Q test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q test_pe/test_opt_reg_a/data_in_reg_reg_11_/Q test_pe/test_opt_reg_a/data_in_reg_reg_10_/Q test_pe/test_opt_reg_a/data_in_reg_reg_9_/Q test_pe/test_opt_reg_a/data_in_reg_reg_8_/Q test_pe/test_opt_reg_a/data_in_reg_reg_7_/Q test_pe/test_opt_reg_a/data_in_reg_reg_6_/Q test_pe/test_opt_reg_a/data_in_reg_reg_5_/Q test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_6_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_3_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_2_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_1_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_0_/Q test_pe/test_debug_data/debug_val_reg_15_/Q test_pe/test_debug_data/debug_val_reg_14_/Q test_pe/test_debug_data/debug_val_reg_13_/Q test_pe/test_debug_data/debug_val_reg_12_/Q test_pe/test_debug_data/debug_val_reg_11_/Q test_pe/test_debug_data/debug_val_reg_10_/Q test_pe/test_debug_data/debug_val_reg_9_/Q test_pe/test_debug_data/debug_val_reg_8_/Q test_pe/test_debug_data/debug_val_reg_7_/Q test_pe/test_debug_data/debug_val_reg_6_/Q test_pe/test_debug_data/debug_val_reg_5_/Q test_pe/test_debug_data/debug_val_reg_4_/Q test_pe/test_debug_data/debug_val_reg_3_/Q test_pe/test_debug_data/debug_val_reg_2_/Q test_pe/test_debug_data/debug_val_reg_1_/Q test_pe/test_debug_data/debug_val_reg_0_/Q test_pe/test_debug_bit/debug_val_reg_0_/Q}]  -through $__coll_10  
set_max_delay 3.91  -through [get_pins {sb_1b/config_sb_reg_63_/Q sb_1b/config_sb_reg_62_/Q sb_1b/config_sb_reg_61_/Q sb_1b/config_sb_reg_60_/Q sb_1b/config_sb_reg_59_/Q sb_1b/config_sb_reg_58_/Q sb_1b/config_sb_reg_57_/Q sb_1b/config_sb_reg_56_/Q sb_1b/config_sb_reg_55_/Q sb_1b/config_sb_reg_54_/Q sb_1b/config_sb_reg_53_/Q sb_1b/config_sb_reg_52_/Q sb_1b/config_sb_reg_51_/Q sb_1b/config_sb_reg_50_/Q sb_1b/config_sb_reg_49_/Q sb_1b/config_sb_reg_48_/Q sb_1b/config_sb_reg_47_/Q sb_1b/config_sb_reg_46_/Q sb_1b/config_sb_reg_45_/Q sb_1b/config_sb_reg_44_/Q sb_1b/config_sb_reg_43_/Q sb_1b/config_sb_reg_42_/Q sb_1b/config_sb_reg_41_/Q sb_1b/config_sb_reg_40_/Q sb_1b/config_sb_reg_39_/Q sb_1b/config_sb_reg_38_/Q sb_1b/config_sb_reg_37_/Q sb_1b/config_sb_reg_36_/Q sb_1b/config_sb_reg_35_/Q sb_1b/config_sb_reg_34_/Q sb_1b/config_sb_reg_33_/Q sb_1b/config_sb_reg_32_/Q sb_1b/config_sb_reg_31_/Q sb_1b/config_sb_reg_30_/Q sb_1b/config_sb_reg_29_/Q sb_1b/config_sb_reg_28_/Q sb_1b/config_sb_reg_27_/Q sb_1b/config_sb_reg_26_/Q sb_1b/config_sb_reg_25_/Q sb_1b/config_sb_reg_24_/Q sb_1b/config_sb_reg_23_/Q sb_1b/config_sb_reg_22_/Q sb_1b/config_sb_reg_21_/Q sb_1b/config_sb_reg_20_/Q sb_1b/config_sb_reg_19_/Q sb_1b/config_sb_reg_18_/Q sb_1b/config_sb_reg_17_/Q sb_1b/config_sb_reg_16_/Q sb_1b/config_sb_reg_15_/Q sb_1b/config_sb_reg_14_/Q sb_1b/config_sb_reg_13_/Q sb_1b/config_sb_reg_12_/Q sb_1b/config_sb_reg_11_/Q sb_1b/config_sb_reg_10_/Q sb_1b/config_sb_reg_9_/Q sb_1b/config_sb_reg_8_/Q sb_1b/config_sb_reg_7_/Q sb_1b/config_sb_reg_6_/Q sb_1b/config_sb_reg_5_/Q sb_1b/config_sb_reg_4_/Q sb_1b/config_sb_reg_3_/Q sb_1b/config_sb_reg_2_/Q sb_1b/config_sb_reg_1_/Q sb_1b/config_sb_reg_0_/Q sb_1b/config_ungate_reg_31_/Q sb_1b/config_ungate_reg_30_/Q sb_1b/config_ungate_reg_29_/Q sb_1b/config_ungate_reg_28_/Q sb_1b/config_ungate_reg_27_/Q sb_1b/config_ungate_reg_26_/Q sb_1b/config_ungate_reg_25_/Q sb_1b/config_ungate_reg_24_/Q sb_1b/config_ungate_reg_23_/Q sb_1b/config_ungate_reg_22_/Q sb_1b/config_ungate_reg_21_/Q sb_1b/config_ungate_reg_20_/Q sb_1b/config_ungate_reg_19_/Q sb_1b/config_ungate_reg_18_/Q sb_1b/config_ungate_reg_17_/Q sb_1b/config_ungate_reg_16_/Q sb_1b/config_ungate_reg_15_/Q sb_1b/config_ungate_reg_14_/Q sb_1b/config_ungate_reg_13_/Q sb_1b/config_ungate_reg_12_/Q sb_1b/config_ungate_reg_11_/Q sb_1b/config_ungate_reg_10_/Q sb_1b/config_ungate_reg_9_/Q sb_1b/config_ungate_reg_8_/Q sb_1b/config_ungate_reg_7_/Q sb_1b/config_ungate_reg_6_/Q sb_1b/config_ungate_reg_5_/Q sb_1b/config_ungate_reg_4_/Q sb_1b/config_ungate_reg_3_/Q sb_1b/config_ungate_reg_2_/Q sb_1b/config_ungate_reg_1_/Q sb_1b/config_ungate_reg_0_/Q test_pe/inp_code_reg_15_/Q test_pe/inp_code_reg_14_/Q test_pe/inp_code_reg_13_/Q test_pe/inp_code_reg_12_/Q test_pe/inp_code_reg_11_/Q test_pe/inp_code_reg_10_/Q test_pe/inp_code_reg_9_/Q test_pe/inp_code_reg_8_/Q test_pe/inp_code_reg_7_/Q test_pe/inp_code_reg_6_/Q test_pe/inp_code_reg_5_/Q test_pe/inp_code_reg_4_/Q test_pe/inp_code_reg_3_/Q test_pe/inp_code_reg_2_/Q test_pe/inp_code_reg_1_/Q test_pe/inp_code_reg_0_/Q test_pe/op_code_reg_15_/Q test_pe/op_code_reg_14_/Q test_pe/op_code_reg_13_/Q test_pe/op_code_reg_12_/Q test_pe/op_code_reg_11_/Q test_pe/op_code_reg_10_/Q test_pe/op_code_reg_9_/Q test_pe/op_code_reg_8_/Q test_pe/op_code_reg_7_/Q test_pe/op_code_reg_6_/Q test_pe/op_code_reg_5_/Q test_pe/op_code_reg_4_/Q test_pe/op_code_reg_3_/Q test_pe/op_code_reg_2_/Q test_pe/op_code_reg_1_/Q test_pe/op_code_reg_0_/Q test_pe/test_opt_reg_a/data_in_reg_reg_15_/Q test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q test_pe/test_opt_reg_a/data_in_reg_reg_11_/Q test_pe/test_opt_reg_a/data_in_reg_reg_10_/Q test_pe/test_opt_reg_a/data_in_reg_reg_9_/Q test_pe/test_opt_reg_a/data_in_reg_reg_8_/Q test_pe/test_opt_reg_a/data_in_reg_reg_7_/Q test_pe/test_opt_reg_a/data_in_reg_reg_6_/Q test_pe/test_opt_reg_a/data_in_reg_reg_5_/Q test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_6_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_5_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_3_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_2_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_1_/Q test_pe/test_lut/GEN_LUT_0__lut_reg_0_/Q test_pe/test_debug_data/debug_val_reg_15_/Q test_pe/test_debug_data/debug_val_reg_14_/Q test_pe/test_debug_data/debug_val_reg_13_/Q test_pe/test_debug_data/debug_val_reg_12_/Q test_pe/test_debug_data/debug_val_reg_11_/Q test_pe/test_debug_data/debug_val_reg_10_/Q test_pe/test_debug_data/debug_val_reg_9_/Q test_pe/test_debug_data/debug_val_reg_8_/Q test_pe/test_debug_data/debug_val_reg_7_/Q test_pe/test_debug_data/debug_val_reg_6_/Q test_pe/test_debug_data/debug_val_reg_5_/Q test_pe/test_debug_data/debug_val_reg_4_/Q test_pe/test_debug_data/debug_val_reg_3_/Q test_pe/test_debug_data/debug_val_reg_2_/Q test_pe/test_debug_data/debug_val_reg_1_/Q test_pe/test_debug_data/debug_val_reg_0_/Q test_pe/test_debug_bit/debug_val_reg_0_/Q}]  -through [get_pins {sb_1b/out_0_0[0] sb_1b/out_0_1[0] sb_1b/out_0_2[0] sb_1b/out_0_3[0] sb_1b/out_0_4[0] sb_1b/out_1_0[0] sb_1b/out_1_1[0] sb_1b/out_1_2[0] sb_1b/out_1_3[0] sb_1b/out_1_4[0] sb_1b/out_2_0[0] sb_1b/out_2_1[0] sb_1b/out_2_2[0] sb_1b/out_2_3[0] sb_1b/out_2_4[0] sb_1b/out_3_0[0] sb_1b/out_3_1[0] sb_1b/out_3_2[0] sb_1b/out_3_3[0] sb_1b/out_3_4[0]}] 
set __coll_14 [get_pins {sb_wide/out_0_0_id1_bar_reg_15_/D sb_wide/out_0_0_id1_bar_reg_14_/D sb_wide/out_0_0_id1_bar_reg_13_/D sb_wide/out_0_0_id1_bar_reg_12_/D sb_wide/out_0_0_id1_bar_reg_11_/D sb_wide/out_0_0_id1_bar_reg_10_/D sb_wide/out_0_0_id1_bar_reg_9_/D sb_wide/out_0_0_id1_bar_reg_8_/D sb_wide/out_0_0_id1_bar_reg_7_/D sb_wide/out_0_0_id1_bar_reg_6_/D sb_wide/out_0_0_id1_bar_reg_5_/D sb_wide/out_0_0_id1_bar_reg_4_/D sb_wide/out_0_0_id1_bar_reg_3_/D sb_wide/out_0_0_id1_bar_reg_2_/D sb_wide/out_0_0_id1_bar_reg_1_/D sb_wide/out_0_0_id1_bar_reg_0_/D sb_wide/out_0_1_id1_bar_reg_15_/D sb_wide/out_0_1_id1_bar_reg_14_/D sb_wide/out_0_1_id1_bar_reg_13_/D sb_wide/out_0_1_id1_bar_reg_12_/D sb_wide/out_0_1_id1_bar_reg_11_/D sb_wide/out_0_1_id1_bar_reg_10_/D sb_wide/out_0_1_id1_bar_reg_9_/D sb_wide/out_0_1_id1_bar_reg_8_/D sb_wide/out_0_1_id1_bar_reg_7_/D sb_wide/out_0_1_id1_bar_reg_6_/D sb_wide/out_0_1_id1_bar_reg_5_/D sb_wide/out_0_1_id1_bar_reg_4_/D sb_wide/out_0_1_id1_bar_reg_3_/D sb_wide/out_0_1_id1_bar_reg_2_/D sb_wide/out_0_1_id1_bar_reg_1_/D sb_wide/out_0_1_id1_bar_reg_0_/D sb_wide/out_0_2_id1_bar_reg_15_/D sb_wide/out_0_2_id1_bar_reg_14_/D sb_wide/out_0_2_id1_bar_reg_13_/D sb_wide/out_0_2_id1_bar_reg_12_/D sb_wide/out_0_2_id1_bar_reg_11_/D sb_wide/out_0_2_id1_bar_reg_10_/D sb_wide/out_0_2_id1_bar_reg_9_/D sb_wide/out_0_2_id1_bar_reg_8_/D sb_wide/out_0_2_id1_bar_reg_7_/D sb_wide/out_0_2_id1_bar_reg_6_/D sb_wide/out_0_2_id1_bar_reg_5_/D sb_wide/out_0_2_id1_bar_reg_4_/D sb_wide/out_0_2_id1_bar_reg_3_/D sb_wide/out_0_2_id1_bar_reg_2_/D sb_wide/out_0_2_id1_bar_reg_1_/D sb_wide/out_0_2_id1_bar_reg_0_/D sb_wide/out_0_3_id1_bar_reg_15_/D sb_wide/out_0_3_id1_bar_reg_14_/D sb_wide/out_0_3_id1_bar_reg_13_/D sb_wide/out_0_3_id1_bar_reg_12_/D sb_wide/out_0_3_id1_bar_reg_11_/D sb_wide/out_0_3_id1_bar_reg_10_/D sb_wide/out_0_3_id1_bar_reg_9_/D sb_wide/out_0_3_id1_bar_reg_8_/D sb_wide/out_0_3_id1_bar_reg_7_/D sb_wide/out_0_3_id1_bar_reg_6_/D sb_wide/out_0_3_id1_bar_reg_5_/D sb_wide/out_0_3_id1_bar_reg_4_/D sb_wide/out_0_3_id1_bar_reg_3_/D sb_wide/out_0_3_id1_bar_reg_2_/D sb_wide/out_0_3_id1_bar_reg_1_/D sb_wide/out_0_3_id1_bar_reg_0_/D sb_wide/out_0_4_id1_bar_reg_15_/D sb_wide/out_0_4_id1_bar_reg_14_/D sb_wide/out_0_4_id1_bar_reg_13_/D sb_wide/out_0_4_id1_bar_reg_12_/D sb_wide/out_0_4_id1_bar_reg_11_/D sb_wide/out_0_4_id1_bar_reg_10_/D sb_wide/out_0_4_id1_bar_reg_9_/D sb_wide/out_0_4_id1_bar_reg_8_/D sb_wide/out_0_4_id1_bar_reg_7_/D sb_wide/out_0_4_id1_bar_reg_6_/D sb_wide/out_0_4_id1_bar_reg_5_/D sb_wide/out_0_4_id1_bar_reg_4_/D sb_wide/out_0_4_id1_bar_reg_3_/D sb_wide/out_0_4_id1_bar_reg_2_/D sb_wide/out_0_4_id1_bar_reg_1_/D sb_wide/out_0_4_id1_bar_reg_0_/D sb_wide/out_1_0_id1_bar_reg_15_/D sb_wide/out_1_0_id1_bar_reg_14_/D sb_wide/out_1_0_id1_bar_reg_13_/D sb_wide/out_1_0_id1_bar_reg_12_/D sb_wide/out_1_0_id1_bar_reg_11_/D sb_wide/out_1_0_id1_bar_reg_10_/D sb_wide/out_1_0_id1_bar_reg_9_/D sb_wide/out_1_0_id1_bar_reg_8_/D sb_wide/out_1_0_id1_bar_reg_7_/D sb_wide/out_1_0_id1_bar_reg_6_/D sb_wide/out_1_0_id1_bar_reg_5_/D sb_wide/out_1_0_id1_bar_reg_4_/D sb_wide/out_1_0_id1_bar_reg_3_/D sb_wide/out_1_0_id1_bar_reg_2_/D sb_wide/out_1_0_id1_bar_reg_1_/D sb_wide/out_1_0_id1_bar_reg_0_/D sb_wide/out_1_1_id1_bar_reg_15_/D sb_wide/out_1_1_id1_bar_reg_14_/D sb_wide/out_1_1_id1_bar_reg_13_/D sb_wide/out_1_1_id1_bar_reg_12_/D sb_wide/out_1_1_id1_bar_reg_11_/D sb_wide/out_1_1_id1_bar_reg_10_/D sb_wide/out_1_1_id1_bar_reg_9_/D sb_wide/out_1_1_id1_bar_reg_8_/D sb_wide/out_1_1_id1_bar_reg_7_/D sb_wide/out_1_1_id1_bar_reg_6_/D sb_wide/out_1_1_id1_bar_reg_5_/D sb_wide/out_1_1_id1_bar_reg_4_/D sb_wide/out_1_1_id1_bar_reg_3_/D sb_wide/out_1_1_id1_bar_reg_2_/D sb_wide/out_1_1_id1_bar_reg_1_/D sb_wide/out_1_1_id1_bar_reg_0_/D sb_wide/out_1_2_id1_bar_reg_15_/D sb_wide/out_1_2_id1_bar_reg_14_/D sb_wide/out_1_2_id1_bar_reg_13_/D sb_wide/out_1_2_id1_bar_reg_12_/D sb_wide/out_1_2_id1_bar_reg_11_/D sb_wide/out_1_2_id1_bar_reg_10_/D sb_wide/out_1_2_id1_bar_reg_9_/D sb_wide/out_1_2_id1_bar_reg_8_/D sb_wide/out_1_2_id1_bar_reg_7_/D sb_wide/out_1_2_id1_bar_reg_6_/D sb_wide/out_1_2_id1_bar_reg_5_/D sb_wide/out_1_2_id1_bar_reg_4_/D sb_wide/out_1_2_id1_bar_reg_3_/D sb_wide/out_1_2_id1_bar_reg_2_/D sb_wide/out_1_2_id1_bar_reg_1_/D sb_wide/out_1_2_id1_bar_reg_0_/D sb_wide/out_1_3_id1_bar_reg_15_/D sb_wide/out_1_3_id1_bar_reg_14_/D sb_wide/out_1_3_id1_bar_reg_13_/D sb_wide/out_1_3_id1_bar_reg_12_/D sb_wide/out_1_3_id1_bar_reg_11_/D sb_wide/out_1_3_id1_bar_reg_10_/D sb_wide/out_1_3_id1_bar_reg_9_/D sb_wide/out_1_3_id1_bar_reg_8_/D sb_wide/out_1_3_id1_bar_reg_7_/D sb_wide/out_1_3_id1_bar_reg_6_/D sb_wide/out_1_3_id1_bar_reg_5_/D sb_wide/out_1_3_id1_bar_reg_4_/D sb_wide/out_1_3_id1_bar_reg_3_/D sb_wide/out_1_3_id1_bar_reg_2_/D sb_wide/out_1_3_id1_bar_reg_1_/D sb_wide/out_1_3_id1_bar_reg_0_/D sb_wide/out_1_4_id1_bar_reg_15_/D sb_wide/out_1_4_id1_bar_reg_14_/D sb_wide/out_1_4_id1_bar_reg_13_/D sb_wide/out_1_4_id1_bar_reg_12_/D sb_wide/out_1_4_id1_bar_reg_11_/D sb_wide/out_1_4_id1_bar_reg_10_/D sb_wide/out_1_4_id1_bar_reg_9_/D sb_wide/out_1_4_id1_bar_reg_8_/D sb_wide/out_1_4_id1_bar_reg_7_/D sb_wide/out_1_4_id1_bar_reg_6_/D sb_wide/out_1_4_id1_bar_reg_5_/D sb_wide/out_1_4_id1_bar_reg_4_/D sb_wide/out_1_4_id1_bar_reg_3_/D sb_wide/out_1_4_id1_bar_reg_2_/D sb_wide/out_1_4_id1_bar_reg_1_/D sb_wide/out_1_4_id1_bar_reg_0_/D sb_wide/out_2_0_id1_bar_reg_15_/D sb_wide/out_2_0_id1_bar_reg_14_/D sb_wide/out_2_0_id1_bar_reg_13_/D sb_wide/out_2_0_id1_bar_reg_12_/D sb_wide/out_2_0_id1_bar_reg_11_/D sb_wide/out_2_0_id1_bar_reg_10_/D sb_wide/out_2_0_id1_bar_reg_9_/D sb_wide/out_2_0_id1_bar_reg_8_/D sb_wide/out_2_0_id1_bar_reg_7_/D sb_wide/out_2_0_id1_bar_reg_6_/D sb_wide/out_2_0_id1_bar_reg_5_/D sb_wide/out_2_0_id1_bar_reg_4_/D sb_wide/out_2_0_id1_bar_reg_3_/D sb_wide/out_2_0_id1_bar_reg_2_/D sb_wide/out_2_0_id1_bar_reg_1_/D sb_wide/out_2_0_id1_bar_reg_0_/D sb_wide/out_2_1_id1_bar_reg_15_/D sb_wide/out_2_1_id1_bar_reg_14_/D sb_wide/out_2_1_id1_bar_reg_13_/D sb_wide/out_2_1_id1_bar_reg_12_/D sb_wide/out_2_1_id1_bar_reg_11_/D sb_wide/out_2_1_id1_bar_reg_10_/D sb_wide/out_2_1_id1_bar_reg_9_/D sb_wide/out_2_1_id1_bar_reg_8_/D sb_wide/out_2_1_id1_bar_reg_7_/D sb_wide/out_2_1_id1_bar_reg_6_/D sb_wide/out_2_1_id1_bar_reg_5_/D sb_wide/out_2_1_id1_bar_reg_4_/D sb_wide/out_2_1_id1_bar_reg_3_/D sb_wide/out_2_1_id1_bar_reg_2_/D sb_wide/out_2_1_id1_bar_reg_1_/D sb_wide/out_2_1_id1_bar_reg_0_/D sb_wide/out_2_2_id1_bar_reg_15_/D sb_wide/out_2_2_id1_bar_reg_14_/D sb_wide/out_2_2_id1_bar_reg_13_/D sb_wide/out_2_2_id1_bar_reg_12_/D sb_wide/out_2_2_id1_bar_reg_11_/D sb_wide/out_2_2_id1_bar_reg_10_/D sb_wide/out_2_2_id1_bar_reg_9_/D sb_wide/out_2_2_id1_bar_reg_8_/D sb_wide/out_2_2_id1_bar_reg_7_/D sb_wide/out_2_2_id1_bar_reg_6_/D sb_wide/out_2_2_id1_bar_reg_5_/D sb_wide/out_2_2_id1_bar_reg_4_/D sb_wide/out_2_2_id1_bar_reg_3_/D sb_wide/out_2_2_id1_bar_reg_2_/D sb_wide/out_2_2_id1_bar_reg_1_/D sb_wide/out_2_2_id1_bar_reg_0_/D sb_wide/out_2_3_id1_bar_reg_15_/D sb_wide/out_2_3_id1_bar_reg_14_/D sb_wide/out_2_3_id1_bar_reg_13_/D sb_wide/out_2_3_id1_bar_reg_12_/D sb_wide/out_2_3_id1_bar_reg_11_/D sb_wide/out_2_3_id1_bar_reg_10_/D sb_wide/out_2_3_id1_bar_reg_9_/D sb_wide/out_2_3_id1_bar_reg_8_/D sb_wide/out_2_3_id1_bar_reg_7_/D sb_wide/out_2_3_id1_bar_reg_6_/D sb_wide/out_2_3_id1_bar_reg_5_/D sb_wide/out_2_3_id1_bar_reg_4_/D sb_wide/out_2_3_id1_bar_reg_3_/D sb_wide/out_2_3_id1_bar_reg_2_/D sb_wide/out_2_3_id1_bar_reg_1_/D sb_wide/out_2_3_id1_bar_reg_0_/D sb_wide/out_2_4_id1_bar_reg_15_/D      sb_wide/out_2_4_id1_bar_reg_14_/D sb_wide/out_2_4_id1_bar_reg_13_/D sb_wide/out_2_4_id1_bar_reg_12_/D sb_wide/out_2_4_id1_bar_reg_11_/D sb_wide/out_2_4_id1_bar_reg_10_/D sb_wide/out_2_4_id1_bar_reg_9_/D sb_wide/out_2_4_id1_bar_reg_8_/D sb_wide/out_2_4_id1_bar_reg_7_/D sb_wide/out_2_4_id1_bar_reg_6_/D sb_wide/out_2_4_id1_bar_reg_5_/D sb_wide/out_2_4_id1_bar_reg_4_/D sb_wide/out_2_4_id1_bar_reg_3_/D sb_wide/out_2_4_id1_bar_reg_2_/D sb_wide/out_2_4_id1_bar_reg_1_/D sb_wide/out_2_4_id1_bar_reg_0_/D sb_wide/out_3_0_id1_bar_reg_15_/D sb_wide/out_3_0_id1_bar_reg_14_/D sb_wide/out_3_0_id1_bar_reg_13_/D sb_wide/out_3_0_id1_bar_reg_12_/D sb_wide/out_3_0_id1_bar_reg_11_/D sb_wide/out_3_0_id1_bar_reg_10_/D sb_wide/out_3_0_id1_bar_reg_9_/D sb_wide/out_3_0_id1_bar_reg_8_/D sb_wide/out_3_0_id1_bar_reg_7_/D sb_wide/out_3_0_id1_bar_reg_6_/D sb_wide/out_3_0_id1_bar_reg_5_/D sb_wide/out_3_0_id1_bar_reg_4_/D sb_wide/out_3_0_id1_bar_reg_3_/D sb_wide/out_3_0_id1_bar_reg_2_/D sb_wide/out_3_0_id1_bar_reg_1_/D sb_wide/out_3_0_id1_bar_reg_0_/D sb_wide/out_3_1_id1_bar_reg_15_/D sb_wide/out_3_1_id1_bar_reg_14_/D sb_wide/out_3_1_id1_bar_reg_13_/D sb_wide/out_3_1_id1_bar_reg_12_/D sb_wide/out_3_1_id1_bar_reg_11_/D sb_wide/out_3_1_id1_bar_reg_10_/D sb_wide/out_3_1_id1_bar_reg_9_/D sb_wide/out_3_1_id1_bar_reg_8_/D sb_wide/out_3_1_id1_bar_reg_7_/D sb_wide/out_3_1_id1_bar_reg_6_/D sb_wide/out_3_1_id1_bar_reg_5_/D sb_wide/out_3_1_id1_bar_reg_4_/D sb_wide/out_3_1_id1_bar_reg_3_/D sb_wide/out_3_1_id1_bar_reg_2_/D sb_wide/out_3_1_id1_bar_reg_1_/D sb_wide/out_3_1_id1_bar_reg_0_/D sb_wide/out_3_2_id1_bar_reg_15_/D sb_wide/out_3_2_id1_bar_reg_14_/D sb_wide/out_3_2_id1_bar_reg_13_/D sb_wide/out_3_2_id1_bar_reg_12_/D sb_wide/out_3_2_id1_bar_reg_11_/D sb_wide/out_3_2_id1_bar_reg_10_/D sb_wide/out_3_2_id1_bar_reg_9_/D sb_wide/out_3_2_id1_bar_reg_8_/D sb_wide/out_3_2_id1_bar_reg_7_/D sb_wide/out_3_2_id1_bar_reg_6_/D sb_wide/out_3_2_id1_bar_reg_5_/D sb_wide/out_3_2_id1_bar_reg_4_/D sb_wide/out_3_2_id1_bar_reg_3_/D sb_wide/out_3_2_id1_bar_reg_2_/D sb_wide/out_3_2_id1_bar_reg_1_/D sb_wide/out_3_2_id1_bar_reg_0_/D sb_wide/out_3_3_id1_bar_reg_15_/D sb_wide/out_3_3_id1_bar_reg_14_/D sb_wide/out_3_3_id1_bar_reg_13_/D sb_wide/out_3_3_id1_bar_reg_12_/D sb_wide/out_3_3_id1_bar_reg_11_/D sb_wide/out_3_3_id1_bar_reg_10_/D sb_wide/out_3_3_id1_bar_reg_9_/D sb_wide/out_3_3_id1_bar_reg_8_/D sb_wide/out_3_3_id1_bar_reg_7_/D sb_wide/out_3_3_id1_bar_reg_6_/D sb_wide/out_3_3_id1_bar_reg_5_/D sb_wide/out_3_3_id1_bar_reg_4_/D sb_wide/out_3_3_id1_bar_reg_3_/D sb_wide/out_3_3_id1_bar_reg_2_/D sb_wide/out_3_3_id1_bar_reg_1_/D sb_wide/out_3_3_id1_bar_reg_0_/D sb_wide/out_3_4_id1_bar_reg_15_/D sb_wide/out_3_4_id1_bar_reg_14_/D sb_wide/out_3_4_id1_bar_reg_13_/D sb_wide/out_3_4_id1_bar_reg_12_/D sb_wide/out_3_4_id1_bar_reg_11_/D sb_wide/out_3_4_id1_bar_reg_10_/D sb_wide/out_3_4_id1_bar_reg_9_/D sb_wide/out_3_4_id1_bar_reg_8_/D sb_wide/out_3_4_id1_bar_reg_7_/D sb_wide/out_3_4_id1_bar_reg_6_/D sb_wide/out_3_4_id1_bar_reg_5_/D sb_wide/out_3_4_id1_bar_reg_4_/D sb_wide/out_3_4_id1_bar_reg_3_/D sb_wide/out_3_4_id1_bar_reg_2_/D sb_wide/out_3_4_id1_bar_reg_1_/D sb_wide/out_3_4_id1_bar_reg_0_/D}]
set_max_delay 0.315  -from [get_pins {sb_wide/in_0_0[15] sb_wide/in_0_0[14] sb_wide/in_0_0[13] sb_wide/in_0_0[12] sb_wide/in_0_0[11] sb_wide/in_0_0[10] sb_wide/in_0_0[9] sb_wide/in_0_0[8] sb_wide/in_0_0[7] sb_wide/in_0_0[6] sb_wide/in_0_0[5] sb_wide/in_0_0[4] sb_wide/in_0_0[3] sb_wide/in_0_0[2] sb_wide/in_0_0[1] sb_wide/in_0_0[0] sb_wide/in_0_1[15] sb_wide/in_0_1[14] sb_wide/in_0_1[13] sb_wide/in_0_1[12] sb_wide/in_0_1[11] sb_wide/in_0_1[10] sb_wide/in_0_1[9] sb_wide/in_0_1[8] sb_wide/in_0_1[7] sb_wide/in_0_1[6] sb_wide/in_0_1[5] sb_wide/in_0_1[4] sb_wide/in_0_1[3] sb_wide/in_0_1[2] sb_wide/in_0_1[1] sb_wide/in_0_1[0] sb_wide/in_0_2[15] sb_wide/in_0_2[14] sb_wide/in_0_2[13] sb_wide/in_0_2[12] sb_wide/in_0_2[11] sb_wide/in_0_2[10] sb_wide/in_0_2[9] sb_wide/in_0_2[8] sb_wide/in_0_2[7] sb_wide/in_0_2[6] sb_wide/in_0_2[5] sb_wide/in_0_2[4] sb_wide/in_0_2[3] sb_wide/in_0_2[2] sb_wide/in_0_2[1] sb_wide/in_0_2[0] sb_wide/in_0_3[15] sb_wide/in_0_3[14] sb_wide/in_0_3[13] sb_wide/in_0_3[12] sb_wide/in_0_3[11] sb_wide/in_0_3[10] sb_wide/in_0_3[9] sb_wide/in_0_3[8] sb_wide/in_0_3[7] sb_wide/in_0_3[6] sb_wide/in_0_3[5] sb_wide/in_0_3[4] sb_wide/in_0_3[3] sb_wide/in_0_3[2] sb_wide/in_0_3[1] sb_wide/in_0_3[0] sb_wide/in_0_4[15] sb_wide/in_0_4[14] sb_wide/in_0_4[13] sb_wide/in_0_4[12] sb_wide/in_0_4[11] sb_wide/in_0_4[10] sb_wide/in_0_4[9] sb_wide/in_0_4[8] sb_wide/in_0_4[7] sb_wide/in_0_4[6] sb_wide/in_0_4[5] sb_wide/in_0_4[4] sb_wide/in_0_4[3] sb_wide/in_0_4[2] sb_wide/in_0_4[1] sb_wide/in_0_4[0] sb_wide/in_1_0[15] sb_wide/in_1_0[14] sb_wide/in_1_0[13] sb_wide/in_1_0[12] sb_wide/in_1_0[11] sb_wide/in_1_0[10] sb_wide/in_1_0[9] sb_wide/in_1_0[8] sb_wide/in_1_0[7] sb_wide/in_1_0[6] sb_wide/in_1_0[5] sb_wide/in_1_0[4] sb_wide/in_1_0[3] sb_wide/in_1_0[2] sb_wide/in_1_0[1] sb_wide/in_1_0[0] sb_wide/in_1_1[15] sb_wide/in_1_1[14] sb_wide/in_1_1[13] sb_wide/in_1_1[12] sb_wide/in_1_1[11] sb_wide/in_1_1[10] sb_wide/in_1_1[9] sb_wide/in_1_1[8] sb_wide/in_1_1[7] sb_wide/in_1_1[6] sb_wide/in_1_1[5] sb_wide/in_1_1[4] sb_wide/in_1_1[3] sb_wide/in_1_1[2] sb_wide/in_1_1[1] sb_wide/in_1_1[0] sb_wide/in_1_2[15] sb_wide/in_1_2[14] sb_wide/in_1_2[13] sb_wide/in_1_2[12] sb_wide/in_1_2[11] sb_wide/in_1_2[10] sb_wide/in_1_2[9] sb_wide/in_1_2[8] sb_wide/in_1_2[7] sb_wide/in_1_2[6] sb_wide/in_1_2[5] sb_wide/in_1_2[4] sb_wide/in_1_2[3] sb_wide/in_1_2[2] sb_wide/in_1_2[1] sb_wide/in_1_2[0] sb_wide/in_1_3[15] sb_wide/in_1_3[14] sb_wide/in_1_3[13] sb_wide/in_1_3[12] sb_wide/in_1_3[11] sb_wide/in_1_3[10] sb_wide/in_1_3[9] sb_wide/in_1_3[8] sb_wide/in_1_3[7] sb_wide/in_1_3[6] sb_wide/in_1_3[5] sb_wide/in_1_3[4] sb_wide/in_1_3[3] sb_wide/in_1_3[2] sb_wide/in_1_3[1] sb_wide/in_1_3[0] sb_wide/in_1_4[15] sb_wide/in_1_4[14] sb_wide/in_1_4[13] sb_wide/in_1_4[12] sb_wide/in_1_4[11] sb_wide/in_1_4[10] sb_wide/in_1_4[9] sb_wide/in_1_4[8] sb_wide/in_1_4[7] sb_wide/in_1_4[6] sb_wide/in_1_4[5] sb_wide/in_1_4[4] sb_wide/in_1_4[3] sb_wide/in_1_4[2] sb_wide/in_1_4[1] sb_wide/in_1_4[0] sb_wide/in_2_0[15] sb_wide/in_2_0[14] sb_wide/in_2_0[13] sb_wide/in_2_0[12] sb_wide/in_2_0[11] sb_wide/in_2_0[10] sb_wide/in_2_0[9] sb_wide/in_2_0[8] sb_wide/in_2_0[7] sb_wide/in_2_0[6] sb_wide/in_2_0[5] sb_wide/in_2_0[4] sb_wide/in_2_0[3] sb_wide/in_2_0[2] sb_wide/in_2_0[1] sb_wide/in_2_0[0] sb_wide/in_2_1[15] sb_wide/in_2_1[14] sb_wide/in_2_1[13] sb_wide/in_2_1[12] sb_wide/in_2_1[11] sb_wide/in_2_1[10] sb_wide/in_2_1[9] sb_wide/in_2_1[8] sb_wide/in_2_1[7] sb_wide/in_2_1[6] sb_wide/in_2_1[5] sb_wide/in_2_1[4] sb_wide/in_2_1[3] sb_wide/in_2_1[2] sb_wide/in_2_1[1] sb_wide/in_2_1[0] sb_wide/in_2_2[15] sb_wide/in_2_2[14] sb_wide/in_2_2[13] sb_wide/in_2_2[12] sb_wide/in_2_2[11] sb_wide/in_2_2[10] sb_wide/in_2_2[9] sb_wide/in_2_2[8] sb_wide/in_2_2[7] sb_wide/in_2_2[6] sb_wide/in_2_2[5] sb_wide/in_2_2[4] sb_wide/in_2_2[3] sb_wide/in_2_2[2] sb_wide/in_2_2[1] sb_wide/in_2_2[0] sb_wide/in_2_3[15] sb_wide/in_2_3[14] sb_wide/in_2_3[13] sb_wide/in_2_3[12] sb_wide/in_2_3[11] sb_wide/in_2_3[10] sb_wide/in_2_3[9] sb_wide/in_2_3[8] sb_wide/in_2_3[7] sb_wide/in_2_3[6] sb_wide/in_2_3[5] sb_wide/in_2_3[4] sb_wide/in_2_3[3] sb_wide/in_2_3[2] sb_wide/in_2_3[1] sb_wide/in_2_3[0] sb_wide/in_2_4[15] sb_wide/in_2_4[14] sb_wide/in_2_4[13] sb_wide/in_2_4[12] sb_wide/in_2_4[11] sb_wide/in_2_4[10] sb_wide/in_2_4[9] sb_wide/in_2_4[8] sb_wide/in_2_4[7] sb_wide/in_2_4[6] sb_wide/in_2_4[5] sb_wide/in_2_4[4] sb_wide/in_2_4[3] sb_wide/in_2_4[2] sb_wide/in_2_4[1] sb_wide/in_2_4[0] sb_wide/in_3_0[15] sb_wide/in_3_0[14] sb_wide/in_3_0[13] sb_wide/in_3_0[12] sb_wide/in_3_0[11] sb_wide/in_3_0[10] sb_wide/in_3_0[9] sb_wide/in_3_0[8] sb_wide/in_3_0[7] sb_wide/in_3_0[6] sb_wide/in_3_0[5] sb_wide/in_3_0[4] sb_wide/in_3_0[3] sb_wide/in_3_0[2] sb_wide/in_3_0[1] sb_wide/in_3_0[0] sb_wide/in_3_1[15] sb_wide/in_3_1[14] sb_wide/in_3_1[13] sb_wide/in_3_1[12] sb_wide/in_3_1[11] sb_wide/in_3_1[10] sb_wide/in_3_1[9] sb_wide/in_3_1[8] sb_wide/in_3_1[7] sb_wide/in_3_1[6] sb_wide/in_3_1[5] sb_wide/in_3_1[4] sb_wide/in_3_1[3] sb_wide/in_3_1[2] sb_wide/in_3_1[1] sb_wide/in_3_1[0] sb_wide/in_3_2[15] sb_wide/in_3_2[14] sb_wide/in_3_2[13] sb_wide/in_3_2[12] sb_wide/in_3_2[11] sb_wide/in_3_2[10] sb_wide/in_3_2[9] sb_wide/in_3_2[8] sb_wide/in_3_2[7] sb_wide/in_3_2[6] sb_wide/in_3_2[5] sb_wide/in_3_2[4] sb_wide/in_3_2[3] sb_wide/in_3_2[2] sb_wide/in_3_2[1] sb_wide/in_3_2[0] sb_wide/in_3_3[15] sb_wide/in_3_3[14] sb_wide/in_3_3[13] sb_wide/in_3_3[12] sb_wide/in_3_3[11] sb_wide/in_3_3[10] sb_wide/in_3_3[9] sb_wide/in_3_3[8] sb_wide/in_3_3[7] sb_wide/in_3_3[6] sb_wide/in_3_3[5] sb_wide/in_3_3[4] sb_wide/in_3_3[3] sb_wide/in_3_3[2] sb_wide/in_3_3[1] sb_wide/in_3_3[0] sb_wide/in_3_4[15] sb_wide/in_3_4[14] sb_wide/in_3_4[13] sb_wide/in_3_4[12] sb_wide/in_3_4[11] sb_wide/in_3_4[10] sb_wide/in_3_4[9] sb_wide/in_3_4[8] sb_wide/in_3_4[7] sb_wide/in_3_4[6] sb_wide/in_3_4[5] sb_wide/in_3_4[4] sb_wide/in_3_4[3] sb_wide/in_3_4[2] sb_wide/in_3_4[1] sb_wide/in_3_4[0]}]  -to $__coll_14  
set_max_delay 0.39  -from [get_pins {sb_1b/in_0_0[0] sb_1b/in_0_1[0] sb_1b/in_0_2[0] sb_1b/in_0_3[0] sb_1b/in_0_4[0] sb_1b/in_1_0[0] sb_1b/in_1_1[0] sb_1b/in_1_2[0] sb_1b/in_1_3[0] sb_1b/in_1_4[0] sb_1b/in_2_0[0] sb_1b/in_2_1[0] sb_1b/in_2_2[0] sb_1b/in_2_3[0] sb_1b/in_2_4[0] sb_1b/in_3_0[0] sb_1b/in_3_1[0] sb_1b/in_3_2[0] sb_1b/in_3_3[0] sb_1b/in_3_4[0]}]  -to [get_pins {sb_1b/out_0_0_id1_reg_0_/D sb_1b/out_0_0_id1_reg_0_/E sb_1b/out_0_1_id1_reg_0_/D sb_1b/out_0_1_id1_reg_0_/E sb_1b/out_0_2_id1_reg_0_/D sb_1b/out_0_2_id1_reg_0_/E sb_1b/out_0_3_id1_reg_0_/D sb_1b/out_0_3_id1_reg_0_/E sb_1b/out_0_4_id1_reg_0_/D sb_1b/out_0_4_id1_reg_0_/E sb_1b/out_1_0_id1_reg_0_/D sb_1b/out_1_0_id1_reg_0_/E sb_1b/out_1_1_id1_reg_0_/D sb_1b/out_1_1_id1_reg_0_/E sb_1b/out_1_2_id1_reg_0_/D sb_1b/out_1_2_id1_reg_0_/E sb_1b/out_1_3_id1_reg_0_/D sb_1b/out_1_3_id1_reg_0_/E sb_1b/out_1_4_id1_reg_0_/D sb_1b/out_1_4_id1_reg_0_/E sb_1b/out_2_0_id1_reg_0_/D sb_1b/out_2_0_id1_reg_0_/E sb_1b/out_2_1_id1_reg_0_/D sb_1b/out_2_1_id1_reg_0_/E sb_1b/out_2_2_id1_reg_0_/D sb_1b/out_2_2_id1_reg_0_/E sb_1b/out_2_3_id1_reg_0_/D sb_1b/out_2_3_id1_reg_0_/E sb_1b/out_2_4_id1_reg_0_/D sb_1b/out_2_4_id1_reg_0_/E sb_1b/out_3_0_id1_reg_0_/D sb_1b/out_3_0_id1_reg_0_/E sb_1b/out_3_1_id1_reg_0_/D sb_1b/out_3_1_id1_reg_0_/E sb_1b/out_3_2_id1_reg_0_/D sb_1b/out_3_2_id1_reg_0_/E sb_1b/out_3_3_id1_reg_0_/D sb_1b/out_3_3_id1_reg_0_/E sb_1b/out_3_4_id1_reg_0_/D sb_1b/out_3_4_id1_reg_0_/E}] 
set __coll_18 [get_pins {test_pe/clk test_pe/rst_n test_pe/clk_en test_pe/cfg_d[31] test_pe/cfg_d[30] test_pe/cfg_d[29] test_pe/cfg_d[28] test_pe/cfg_d[27] test_pe/cfg_d[26] test_pe/cfg_d[25] test_pe/cfg_d[24] test_pe/cfg_d[23] test_pe/cfg_d[22] test_pe/cfg_d[21] test_pe/cfg_d[20] test_pe/cfg_d[19] test_pe/cfg_d[18] test_pe/cfg_d[17] test_pe/cfg_d[16] test_pe/cfg_d[15] test_pe/cfg_d[14] test_pe/cfg_d[13] test_pe/cfg_d[12] test_pe/cfg_d[11] test_pe/cfg_d[10] test_pe/cfg_d[9] test_pe/cfg_d[8] test_pe/cfg_d[7] test_pe/cfg_d[6] test_pe/cfg_d[5] test_pe/cfg_d[4] test_pe/cfg_d[3] test_pe/cfg_d[2] test_pe/cfg_d[1] test_pe/cfg_d[0] test_pe/cfg_a[7] test_pe/cfg_a[6] test_pe/cfg_a[5] test_pe/cfg_a[4] test_pe/cfg_a[3] test_pe/cfg_a[2] test_pe/cfg_a[1] test_pe/cfg_a[0] test_pe/cfg_en test_pe/data0[15] test_pe/data0[14] test_pe/data0[13] test_pe/data0[12] test_pe/data0[11] test_pe/data0[10] test_pe/data0[9] test_pe/data0[8] test_pe/data0[7] test_pe/data0[6] test_pe/data0[5] test_pe/data0[4] test_pe/data0[3] test_pe/data0[2] test_pe/data0[1] test_pe/data0[0] test_pe/data1[15] test_pe/data1[14] test_pe/data1[13] test_pe/data1[12] test_pe/data1[11] test_pe/data1[10] test_pe/data1[9] test_pe/data1[8] test_pe/data1[7] test_pe/data1[6] test_pe/data1[5] test_pe/data1[4] test_pe/data1[3] test_pe/data1[2] test_pe/data1[1] test_pe/data1[0] test_pe/bit0 test_pe/bit1 test_pe/bit2 test_pe/res[15] test_pe/res[14] test_pe/res[13] test_pe/res[12] test_pe/res[11] test_pe/res[10] test_pe/res[9] test_pe/res[8] test_pe/res[7] test_pe/res[6] test_pe/res[5] test_pe/res[4] test_pe/res[3] test_pe/res[2] test_pe/res[1] test_pe/res[0] test_pe/irq test_pe/res_p test_pe/read_data[31] test_pe/read_data[30] test_pe/read_data[29] test_pe/read_data[28] test_pe/read_data[27] test_pe/read_data[26] test_pe/read_data[25] test_pe/read_data[24] test_pe/read_data[23] test_pe/read_data[22] test_pe/read_data[21] test_pe/read_data[20] test_pe/read_data[19] test_pe/read_data[18] test_pe/read_data[17] test_pe/read_data[16] test_pe/read_data[15] test_pe/read_data[14] test_pe/read_data[13] test_pe/read_data[12] test_pe/read_data[11] test_pe/read_data[10] test_pe/read_data[9] test_pe/read_data[8] test_pe/read_data[7] test_pe/read_data[6] test_pe/read_data[5] test_pe/read_data[4] test_pe/read_data[3] test_pe/read_data[2] test_pe/read_data[1] test_pe/read_data[0]}]
set __coll_19 [get_pins {sb_wide/out_0_0_id1_bar_reg_15_/D sb_wide/out_0_0_id1_bar_reg_14_/D sb_wide/out_0_0_id1_bar_reg_13_/D sb_wide/out_0_0_id1_bar_reg_12_/D sb_wide/out_0_0_id1_bar_reg_11_/D sb_wide/out_0_0_id1_bar_reg_10_/D sb_wide/out_0_0_id1_bar_reg_9_/D sb_wide/out_0_0_id1_bar_reg_8_/D sb_wide/out_0_0_id1_bar_reg_7_/D sb_wide/out_0_0_id1_bar_reg_6_/D sb_wide/out_0_0_id1_bar_reg_5_/D sb_wide/out_0_0_id1_bar_reg_4_/D sb_wide/out_0_0_id1_bar_reg_3_/D sb_wide/out_0_0_id1_bar_reg_2_/D sb_wide/out_0_0_id1_bar_reg_1_/D sb_wide/out_0_0_id1_bar_reg_0_/D sb_wide/out_0_1_id1_bar_reg_15_/D sb_wide/out_0_1_id1_bar_reg_14_/D sb_wide/out_0_1_id1_bar_reg_13_/D sb_wide/out_0_1_id1_bar_reg_12_/D sb_wide/out_0_1_id1_bar_reg_11_/D sb_wide/out_0_1_id1_bar_reg_10_/D sb_wide/out_0_1_id1_bar_reg_9_/D sb_wide/out_0_1_id1_bar_reg_8_/D sb_wide/out_0_1_id1_bar_reg_7_/D sb_wide/out_0_1_id1_bar_reg_6_/D sb_wide/out_0_1_id1_bar_reg_5_/D sb_wide/out_0_1_id1_bar_reg_4_/D sb_wide/out_0_1_id1_bar_reg_3_/D sb_wide/out_0_1_id1_bar_reg_2_/D sb_wide/out_0_1_id1_bar_reg_1_/D sb_wide/out_0_1_id1_bar_reg_0_/D sb_wide/out_0_2_id1_bar_reg_15_/D sb_wide/out_0_2_id1_bar_reg_14_/D sb_wide/out_0_2_id1_bar_reg_13_/D sb_wide/out_0_2_id1_bar_reg_12_/D sb_wide/out_0_2_id1_bar_reg_11_/D sb_wide/out_0_2_id1_bar_reg_10_/D sb_wide/out_0_2_id1_bar_reg_9_/D sb_wide/out_0_2_id1_bar_reg_8_/D sb_wide/out_0_2_id1_bar_reg_7_/D sb_wide/out_0_2_id1_bar_reg_6_/D sb_wide/out_0_2_id1_bar_reg_5_/D sb_wide/out_0_2_id1_bar_reg_4_/D sb_wide/out_0_2_id1_bar_reg_3_/D sb_wide/out_0_2_id1_bar_reg_2_/D sb_wide/out_0_2_id1_bar_reg_1_/D sb_wide/out_0_2_id1_bar_reg_0_/D sb_wide/out_0_3_id1_bar_reg_15_/D sb_wide/out_0_3_id1_bar_reg_14_/D sb_wide/out_0_3_id1_bar_reg_13_/D sb_wide/out_0_3_id1_bar_reg_12_/D sb_wide/out_0_3_id1_bar_reg_11_/D sb_wide/out_0_3_id1_bar_reg_10_/D sb_wide/out_0_3_id1_bar_reg_9_/D sb_wide/out_0_3_id1_bar_reg_8_/D sb_wide/out_0_3_id1_bar_reg_7_/D sb_wide/out_0_3_id1_bar_reg_6_/D sb_wide/out_0_3_id1_bar_reg_5_/D sb_wide/out_0_3_id1_bar_reg_4_/D sb_wide/out_0_3_id1_bar_reg_3_/D sb_wide/out_0_3_id1_bar_reg_2_/D sb_wide/out_0_3_id1_bar_reg_1_/D sb_wide/out_0_3_id1_bar_reg_0_/D sb_wide/out_0_4_id1_bar_reg_15_/D sb_wide/out_0_4_id1_bar_reg_14_/D sb_wide/out_0_4_id1_bar_reg_13_/D sb_wide/out_0_4_id1_bar_reg_12_/D sb_wide/out_0_4_id1_bar_reg_11_/D sb_wide/out_0_4_id1_bar_reg_10_/D sb_wide/out_0_4_id1_bar_reg_9_/D sb_wide/out_0_4_id1_bar_reg_8_/D sb_wide/out_0_4_id1_bar_reg_7_/D sb_wide/out_0_4_id1_bar_reg_6_/D sb_wide/out_0_4_id1_bar_reg_5_/D sb_wide/out_0_4_id1_bar_reg_4_/D sb_wide/out_0_4_id1_bar_reg_3_/D sb_wide/out_0_4_id1_bar_reg_2_/D sb_wide/out_0_4_id1_bar_reg_1_/D sb_wide/out_0_4_id1_bar_reg_0_/D sb_wide/out_1_0_id1_bar_reg_15_/D sb_wide/out_1_0_id1_bar_reg_14_/D sb_wide/out_1_0_id1_bar_reg_13_/D sb_wide/out_1_0_id1_bar_reg_12_/D sb_wide/out_1_0_id1_bar_reg_11_/D sb_wide/out_1_0_id1_bar_reg_10_/D sb_wide/out_1_0_id1_bar_reg_9_/D sb_wide/out_1_0_id1_bar_reg_8_/D sb_wide/out_1_0_id1_bar_reg_7_/D sb_wide/out_1_0_id1_bar_reg_6_/D sb_wide/out_1_0_id1_bar_reg_5_/D sb_wide/out_1_0_id1_bar_reg_4_/D sb_wide/out_1_0_id1_bar_reg_3_/D sb_wide/out_1_0_id1_bar_reg_2_/D sb_wide/out_1_0_id1_bar_reg_1_/D sb_wide/out_1_0_id1_bar_reg_0_/D sb_wide/out_1_1_id1_bar_reg_15_/D sb_wide/out_1_1_id1_bar_reg_14_/D sb_wide/out_1_1_id1_bar_reg_13_/D sb_wide/out_1_1_id1_bar_reg_12_/D sb_wide/out_1_1_id1_bar_reg_11_/D sb_wide/out_1_1_id1_bar_reg_10_/D sb_wide/out_1_1_id1_bar_reg_9_/D sb_wide/out_1_1_id1_bar_reg_8_/D sb_wide/out_1_1_id1_bar_reg_7_/D sb_wide/out_1_1_id1_bar_reg_6_/D sb_wide/out_1_1_id1_bar_reg_5_/D sb_wide/out_1_1_id1_bar_reg_4_/D sb_wide/out_1_1_id1_bar_reg_3_/D sb_wide/out_1_1_id1_bar_reg_2_/D sb_wide/out_1_1_id1_bar_reg_1_/D sb_wide/out_1_1_id1_bar_reg_0_/D sb_wide/out_1_2_id1_bar_reg_15_/D sb_wide/out_1_2_id1_bar_reg_14_/D sb_wide/out_1_2_id1_bar_reg_13_/D sb_wide/out_1_2_id1_bar_reg_12_/D sb_wide/out_1_2_id1_bar_reg_11_/D sb_wide/out_1_2_id1_bar_reg_10_/D sb_wide/out_1_2_id1_bar_reg_9_/D sb_wide/out_1_2_id1_bar_reg_8_/D sb_wide/out_1_2_id1_bar_reg_7_/D sb_wide/out_1_2_id1_bar_reg_6_/D sb_wide/out_1_2_id1_bar_reg_5_/D sb_wide/out_1_2_id1_bar_reg_4_/D sb_wide/out_1_2_id1_bar_reg_3_/D sb_wide/out_1_2_id1_bar_reg_2_/D sb_wide/out_1_2_id1_bar_reg_1_/D sb_wide/out_1_2_id1_bar_reg_0_/D sb_wide/out_1_3_id1_bar_reg_15_/D sb_wide/out_1_3_id1_bar_reg_14_/D sb_wide/out_1_3_id1_bar_reg_13_/D sb_wide/out_1_3_id1_bar_reg_12_/D sb_wide/out_1_3_id1_bar_reg_11_/D sb_wide/out_1_3_id1_bar_reg_10_/D sb_wide/out_1_3_id1_bar_reg_9_/D sb_wide/out_1_3_id1_bar_reg_8_/D sb_wide/out_1_3_id1_bar_reg_7_/D sb_wide/out_1_3_id1_bar_reg_6_/D sb_wide/out_1_3_id1_bar_reg_5_/D sb_wide/out_1_3_id1_bar_reg_4_/D sb_wide/out_1_3_id1_bar_reg_3_/D sb_wide/out_1_3_id1_bar_reg_2_/D sb_wide/out_1_3_id1_bar_reg_1_/D sb_wide/out_1_3_id1_bar_reg_0_/D sb_wide/out_1_4_id1_bar_reg_15_/D sb_wide/out_1_4_id1_bar_reg_14_/D sb_wide/out_1_4_id1_bar_reg_13_/D sb_wide/out_1_4_id1_bar_reg_12_/D sb_wide/out_1_4_id1_bar_reg_11_/D sb_wide/out_1_4_id1_bar_reg_10_/D sb_wide/out_1_4_id1_bar_reg_9_/D sb_wide/out_1_4_id1_bar_reg_8_/D sb_wide/out_1_4_id1_bar_reg_7_/D sb_wide/out_1_4_id1_bar_reg_6_/D sb_wide/out_1_4_id1_bar_reg_5_/D sb_wide/out_1_4_id1_bar_reg_4_/D sb_wide/out_1_4_id1_bar_reg_3_/D sb_wide/out_1_4_id1_bar_reg_2_/D sb_wide/out_1_4_id1_bar_reg_1_/D sb_wide/out_1_4_id1_bar_reg_0_/D sb_wide/out_2_0_id1_bar_reg_15_/D sb_wide/out_2_0_id1_bar_reg_14_/D sb_wide/out_2_0_id1_bar_reg_13_/D sb_wide/out_2_0_id1_bar_reg_12_/D sb_wide/out_2_0_id1_bar_reg_11_/D sb_wide/out_2_0_id1_bar_reg_10_/D sb_wide/out_2_0_id1_bar_reg_9_/D sb_wide/out_2_0_id1_bar_reg_8_/D sb_wide/out_2_0_id1_bar_reg_7_/D sb_wide/out_2_0_id1_bar_reg_6_/D sb_wide/out_2_0_id1_bar_reg_5_/D sb_wide/out_2_0_id1_bar_reg_4_/D sb_wide/out_2_0_id1_bar_reg_3_/D sb_wide/out_2_0_id1_bar_reg_2_/D sb_wide/out_2_0_id1_bar_reg_1_/D sb_wide/out_2_0_id1_bar_reg_0_/D sb_wide/out_2_1_id1_bar_reg_15_/D sb_wide/out_2_1_id1_bar_reg_14_/D sb_wide/out_2_1_id1_bar_reg_13_/D sb_wide/out_2_1_id1_bar_reg_12_/D sb_wide/out_2_1_id1_bar_reg_11_/D sb_wide/out_2_1_id1_bar_reg_10_/D sb_wide/out_2_1_id1_bar_reg_9_/D sb_wide/out_2_1_id1_bar_reg_8_/D sb_wide/out_2_1_id1_bar_reg_7_/D sb_wide/out_2_1_id1_bar_reg_6_/D sb_wide/out_2_1_id1_bar_reg_5_/D sb_wide/out_2_1_id1_bar_reg_4_/D sb_wide/out_2_1_id1_bar_reg_3_/D sb_wide/out_2_1_id1_bar_reg_2_/D sb_wide/out_2_1_id1_bar_reg_1_/D sb_wide/out_2_1_id1_bar_reg_0_/D sb_wide/out_2_2_id1_bar_reg_15_/D sb_wide/out_2_2_id1_bar_reg_14_/D sb_wide/out_2_2_id1_bar_reg_13_/D sb_wide/out_2_2_id1_bar_reg_12_/D sb_wide/out_2_2_id1_bar_reg_11_/D sb_wide/out_2_2_id1_bar_reg_10_/D sb_wide/out_2_2_id1_bar_reg_9_/D sb_wide/out_2_2_id1_bar_reg_8_/D sb_wide/out_2_2_id1_bar_reg_7_/D sb_wide/out_2_2_id1_bar_reg_6_/D sb_wide/out_2_2_id1_bar_reg_5_/D sb_wide/out_2_2_id1_bar_reg_4_/D sb_wide/out_2_2_id1_bar_reg_3_/D sb_wide/out_2_2_id1_bar_reg_2_/D sb_wide/out_2_2_id1_bar_reg_1_/D sb_wide/out_2_2_id1_bar_reg_0_/D sb_wide/out_2_3_id1_bar_reg_15_/D sb_wide/out_2_3_id1_bar_reg_14_/D sb_wide/out_2_3_id1_bar_reg_13_/D sb_wide/out_2_3_id1_bar_reg_12_/D sb_wide/out_2_3_id1_bar_reg_11_/D sb_wide/out_2_3_id1_bar_reg_10_/D sb_wide/out_2_3_id1_bar_reg_9_/D sb_wide/out_2_3_id1_bar_reg_8_/D sb_wide/out_2_3_id1_bar_reg_7_/D sb_wide/out_2_3_id1_bar_reg_6_/D sb_wide/out_2_3_id1_bar_reg_5_/D sb_wide/out_2_3_id1_bar_reg_4_/D sb_wide/out_2_3_id1_bar_reg_3_/D sb_wide/out_2_3_id1_bar_reg_2_/D sb_wide/out_2_3_id1_bar_reg_1_/D sb_wide/out_2_3_id1_bar_reg_0_/D sb_wide/out_2_4_id1_bar_reg_15_/D      sb_wide/out_2_4_id1_bar_reg_14_/D sb_wide/out_2_4_id1_bar_reg_13_/D sb_wide/out_2_4_id1_bar_reg_12_/D sb_wide/out_2_4_id1_bar_reg_11_/D sb_wide/out_2_4_id1_bar_reg_10_/D sb_wide/out_2_4_id1_bar_reg_9_/D sb_wide/out_2_4_id1_bar_reg_8_/D sb_wide/out_2_4_id1_bar_reg_7_/D sb_wide/out_2_4_id1_bar_reg_6_/D sb_wide/out_2_4_id1_bar_reg_5_/D sb_wide/out_2_4_id1_bar_reg_4_/D sb_wide/out_2_4_id1_bar_reg_3_/D sb_wide/out_2_4_id1_bar_reg_2_/D sb_wide/out_2_4_id1_bar_reg_1_/D sb_wide/out_2_4_id1_bar_reg_0_/D sb_wide/out_3_0_id1_bar_reg_15_/D sb_wide/out_3_0_id1_bar_reg_14_/D sb_wide/out_3_0_id1_bar_reg_13_/D sb_wide/out_3_0_id1_bar_reg_12_/D sb_wide/out_3_0_id1_bar_reg_11_/D sb_wide/out_3_0_id1_bar_reg_10_/D sb_wide/out_3_0_id1_bar_reg_9_/D sb_wide/out_3_0_id1_bar_reg_8_/D sb_wide/out_3_0_id1_bar_reg_7_/D sb_wide/out_3_0_id1_bar_reg_6_/D sb_wide/out_3_0_id1_bar_reg_5_/D sb_wide/out_3_0_id1_bar_reg_4_/D sb_wide/out_3_0_id1_bar_reg_3_/D sb_wide/out_3_0_id1_bar_reg_2_/D sb_wide/out_3_0_id1_bar_reg_1_/D sb_wide/out_3_0_id1_bar_reg_0_/D sb_wide/out_3_1_id1_bar_reg_15_/D sb_wide/out_3_1_id1_bar_reg_14_/D sb_wide/out_3_1_id1_bar_reg_13_/D sb_wide/out_3_1_id1_bar_reg_12_/D sb_wide/out_3_1_id1_bar_reg_11_/D sb_wide/out_3_1_id1_bar_reg_10_/D sb_wide/out_3_1_id1_bar_reg_9_/D sb_wide/out_3_1_id1_bar_reg_8_/D sb_wide/out_3_1_id1_bar_reg_7_/D sb_wide/out_3_1_id1_bar_reg_6_/D sb_wide/out_3_1_id1_bar_reg_5_/D sb_wide/out_3_1_id1_bar_reg_4_/D sb_wide/out_3_1_id1_bar_reg_3_/D sb_wide/out_3_1_id1_bar_reg_2_/D sb_wide/out_3_1_id1_bar_reg_1_/D sb_wide/out_3_1_id1_bar_reg_0_/D sb_wide/out_3_2_id1_bar_reg_15_/D sb_wide/out_3_2_id1_bar_reg_14_/D sb_wide/out_3_2_id1_bar_reg_13_/D sb_wide/out_3_2_id1_bar_reg_12_/D sb_wide/out_3_2_id1_bar_reg_11_/D sb_wide/out_3_2_id1_bar_reg_10_/D sb_wide/out_3_2_id1_bar_reg_9_/D sb_wide/out_3_2_id1_bar_reg_8_/D sb_wide/out_3_2_id1_bar_reg_7_/D sb_wide/out_3_2_id1_bar_reg_6_/D sb_wide/out_3_2_id1_bar_reg_5_/D sb_wide/out_3_2_id1_bar_reg_4_/D sb_wide/out_3_2_id1_bar_reg_3_/D sb_wide/out_3_2_id1_bar_reg_2_/D sb_wide/out_3_2_id1_bar_reg_1_/D sb_wide/out_3_2_id1_bar_reg_0_/D sb_wide/out_3_3_id1_bar_reg_15_/D sb_wide/out_3_3_id1_bar_reg_14_/D sb_wide/out_3_3_id1_bar_reg_13_/D sb_wide/out_3_3_id1_bar_reg_12_/D sb_wide/out_3_3_id1_bar_reg_11_/D sb_wide/out_3_3_id1_bar_reg_10_/D sb_wide/out_3_3_id1_bar_reg_9_/D sb_wide/out_3_3_id1_bar_reg_8_/D sb_wide/out_3_3_id1_bar_reg_7_/D sb_wide/out_3_3_id1_bar_reg_6_/D sb_wide/out_3_3_id1_bar_reg_5_/D sb_wide/out_3_3_id1_bar_reg_4_/D sb_wide/out_3_3_id1_bar_reg_3_/D sb_wide/out_3_3_id1_bar_reg_2_/D sb_wide/out_3_3_id1_bar_reg_1_/D sb_wide/out_3_3_id1_bar_reg_0_/D sb_wide/out_3_4_id1_bar_reg_15_/D sb_wide/out_3_4_id1_bar_reg_14_/D sb_wide/out_3_4_id1_bar_reg_13_/D sb_wide/out_3_4_id1_bar_reg_12_/D sb_wide/out_3_4_id1_bar_reg_11_/D sb_wide/out_3_4_id1_bar_reg_10_/D sb_wide/out_3_4_id1_bar_reg_9_/D sb_wide/out_3_4_id1_bar_reg_8_/D sb_wide/out_3_4_id1_bar_reg_7_/D sb_wide/out_3_4_id1_bar_reg_6_/D sb_wide/out_3_4_id1_bar_reg_5_/D sb_wide/out_3_4_id1_bar_reg_4_/D sb_wide/out_3_4_id1_bar_reg_3_/D sb_wide/out_3_4_id1_bar_reg_2_/D sb_wide/out_3_4_id1_bar_reg_1_/D sb_wide/out_3_4_id1_bar_reg_0_/D}]
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0]}]  -through $__coll_18   -to $__coll_19  
set_max_delay 3.96  -from [get_ports {in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -through [get_pins {test_pe/clk test_pe/rst_n test_pe/clk_en test_pe/cfg_d[31] test_pe/cfg_d[30] test_pe/cfg_d[29] test_pe/cfg_d[28] test_pe/cfg_d[27] test_pe/cfg_d[26] test_pe/cfg_d[25] test_pe/cfg_d[24] test_pe/cfg_d[23] test_pe/cfg_d[22] test_pe/cfg_d[21] test_pe/cfg_d[20] test_pe/cfg_d[19] test_pe/cfg_d[18] test_pe/cfg_d[17] test_pe/cfg_d[16] test_pe/cfg_d[15] test_pe/cfg_d[14] test_pe/cfg_d[13] test_pe/cfg_d[12] test_pe/cfg_d[11] test_pe/cfg_d[10] test_pe/cfg_d[9] test_pe/cfg_d[8] test_pe/cfg_d[7] test_pe/cfg_d[6] test_pe/cfg_d[5] test_pe/cfg_d[4] test_pe/cfg_d[3] test_pe/cfg_d[2] test_pe/cfg_d[1] test_pe/cfg_d[0] test_pe/cfg_a[7] test_pe/cfg_a[6] test_pe/cfg_a[5] test_pe/cfg_a[4] test_pe/cfg_a[3] test_pe/cfg_a[2] test_pe/cfg_a[1] test_pe/cfg_a[0] test_pe/cfg_en test_pe/data0[15] test_pe/data0[14] test_pe/data0[13] test_pe/data0[12] test_pe/data0[11] test_pe/data0[10] test_pe/data0[9] test_pe/data0[8] test_pe/data0[7] test_pe/data0[6] test_pe/data0[5] test_pe/data0[4] test_pe/data0[3] test_pe/data0[2] test_pe/data0[1] test_pe/data0[0] test_pe/data1[15] test_pe/data1[14] test_pe/data1[13] test_pe/data1[12] test_pe/data1[11] test_pe/data1[10] test_pe/data1[9] test_pe/data1[8] test_pe/data1[7] test_pe/data1[6] test_pe/data1[5] test_pe/data1[4] test_pe/data1[3] test_pe/data1[2] test_pe/data1[1] test_pe/data1[0] test_pe/bit0 test_pe/bit1 test_pe/bit2 test_pe/res[15] test_pe/res[14] test_pe/res[13] test_pe/res[12] test_pe/res[11] test_pe/res[10] test_pe/res[9] test_pe/res[8] test_pe/res[7] test_pe/res[6] test_pe/res[5] test_pe/res[4] test_pe/res[3] test_pe/res[2] test_pe/res[1] test_pe/res[0] test_pe/irq test_pe/res_p test_pe/read_data[31] test_pe/read_data[30] test_pe/read_data[29] test_pe/read_data[28] test_pe/read_data[27] test_pe/read_data[26] test_pe/read_data[25] test_pe/read_data[24] test_pe/read_data[23] test_pe/read_data[22] test_pe/read_data[21] test_pe/read_data[20] test_pe/read_data[19] test_pe/read_data[18] test_pe/read_data[17] test_pe/read_data[16] test_pe/read_data[15] test_pe/read_data[14] test_pe/read_data[13] test_pe/read_data[12] test_pe/read_data[11] test_pe/read_data[10] test_pe/read_data[9] test_pe/read_data[8] test_pe/read_data[7] test_pe/read_data[6] test_pe/read_data[5] test_pe/read_data[4] test_pe/read_data[3] test_pe/read_data[2] test_pe/read_data[1] test_pe/read_data[0]}]  -to [get_pins {sb_1b/out_0_0_id1_reg_0_/D sb_1b/out_0_0_id1_reg_0_/E sb_1b/out_0_1_id1_reg_0_/D sb_1b/out_0_1_id1_reg_0_/E sb_1b/out_0_2_id1_reg_0_/D sb_1b/out_0_2_id1_reg_0_/E sb_1b/out_0_3_id1_reg_0_/D sb_1b/out_0_3_id1_reg_0_/E sb_1b/out_0_4_id1_reg_0_/D sb_1b/out_0_4_id1_reg_0_/E sb_1b/out_1_0_id1_reg_0_/D sb_1b/out_1_0_id1_reg_0_/E sb_1b/out_1_1_id1_reg_0_/D sb_1b/out_1_1_id1_reg_0_/E sb_1b/out_1_2_id1_reg_0_/D sb_1b/out_1_2_id1_reg_0_/E sb_1b/out_1_3_id1_reg_0_/D sb_1b/out_1_3_id1_reg_0_/E sb_1b/out_1_4_id1_reg_0_/D sb_1b/out_1_4_id1_reg_0_/E sb_1b/out_2_0_id1_reg_0_/D sb_1b/out_2_0_id1_reg_0_/E sb_1b/out_2_1_id1_reg_0_/D sb_1b/out_2_1_id1_reg_0_/E sb_1b/out_2_2_id1_reg_0_/D sb_1b/out_2_2_id1_reg_0_/E sb_1b/out_2_3_id1_reg_0_/D sb_1b/out_2_3_id1_reg_0_/E sb_1b/out_2_4_id1_reg_0_/D sb_1b/out_2_4_id1_reg_0_/E sb_1b/out_3_0_id1_reg_0_/D sb_1b/out_3_0_id1_reg_0_/E sb_1b/out_3_1_id1_reg_0_/D sb_1b/out_3_1_id1_reg_0_/E sb_1b/out_3_2_id1_reg_0_/D sb_1b/out_3_2_id1_reg_0_/E sb_1b/out_3_3_id1_reg_0_/D sb_1b/out_3_3_id1_reg_0_/E sb_1b/out_3_4_id1_reg_0_/D sb_1b/out_3_4_id1_reg_0_/E}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/inp_code_reg_15_/CDN test_pe/inp_code_reg_15_/D test_pe/inp_code_reg_14_/CDN test_pe/inp_code_reg_14_/D test_pe/inp_code_reg_13_/CDN test_pe/inp_code_reg_13_/D test_pe/inp_code_reg_12_/CDN test_pe/inp_code_reg_12_/D test_pe/inp_code_reg_11_/CDN test_pe/inp_code_reg_11_/D test_pe/inp_code_reg_10_/CDN test_pe/inp_code_reg_10_/D test_pe/inp_code_reg_9_/CDN test_pe/inp_code_reg_9_/D test_pe/inp_code_reg_8_/CDN test_pe/inp_code_reg_8_/D test_pe/inp_code_reg_7_/CDN test_pe/inp_code_reg_7_/D test_pe/inp_code_reg_6_/CDN test_pe/inp_code_reg_6_/D test_pe/inp_code_reg_5_/CDN test_pe/inp_code_reg_5_/D test_pe/inp_code_reg_4_/CDN test_pe/inp_code_reg_4_/D test_pe/inp_code_reg_3_/CDN test_pe/inp_code_reg_3_/D test_pe/inp_code_reg_2_/CDN test_pe/inp_code_reg_2_/D test_pe/inp_code_reg_1_/CDN test_pe/inp_code_reg_1_/D test_pe/inp_code_reg_0_/CDN test_pe/inp_code_reg_0_/D}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/op_code_reg_15_/CDN test_pe/op_code_reg_15_/D test_pe/op_code_reg_14_/CDN test_pe/op_code_reg_14_/D test_pe/op_code_reg_13_/CDN test_pe/op_code_reg_13_/D test_pe/op_code_reg_12_/CDN test_pe/op_code_reg_12_/D test_pe/op_code_reg_11_/CDN test_pe/op_code_reg_11_/D test_pe/op_code_reg_10_/CDN test_pe/op_code_reg_10_/D test_pe/op_code_reg_9_/CDN test_pe/op_code_reg_9_/D test_pe/op_code_reg_8_/CDN test_pe/op_code_reg_8_/D test_pe/op_code_reg_7_/CDN test_pe/op_code_reg_7_/D test_pe/op_code_reg_6_/CDN test_pe/op_code_reg_6_/D test_pe/op_code_reg_5_/CDN test_pe/op_code_reg_5_/D test_pe/op_code_reg_4_/CDN test_pe/op_code_reg_4_/D test_pe/op_code_reg_3_/CDN test_pe/op_code_reg_3_/D test_pe/op_code_reg_2_/CDN test_pe/op_code_reg_2_/D test_pe/op_code_reg_1_/CDN test_pe/op_code_reg_1_/D test_pe/op_code_reg_0_/CDN test_pe/op_code_reg_0_/D}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_opt_reg_a/data_in_reg_reg_15_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_15_/D test_pe/test_opt_reg_a/data_in_reg_reg_14_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_14_/D test_pe/test_opt_reg_a/data_in_reg_reg_13_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_13_/D test_pe/test_opt_reg_a/data_in_reg_reg_12_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_12_/D test_pe/test_opt_reg_a/data_in_reg_reg_11_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_11_/D test_pe/test_opt_reg_a/data_in_reg_reg_10_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_10_/D test_pe/test_opt_reg_a/data_in_reg_reg_9_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_9_/D test_pe/test_opt_reg_a/data_in_reg_reg_8_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_8_/D test_pe/test_opt_reg_a/data_in_reg_reg_7_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_7_/D test_pe/test_opt_reg_a/data_in_reg_reg_6_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_6_/D test_pe/test_opt_reg_a/data_in_reg_reg_5_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_5_/D test_pe/test_opt_reg_a/data_in_reg_reg_4_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_4_/D test_pe/test_opt_reg_a/data_in_reg_reg_3_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_3_/D test_pe/test_opt_reg_a/data_in_reg_reg_2_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_2_/D test_pe/test_opt_reg_a/data_in_reg_reg_1_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_1_/D test_pe/test_opt_reg_a/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_0_/D}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_opt_reg_d/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_d/data_in_reg_reg_0_/D test_pe/test_opt_reg_d/data_in_reg_reg_0_/E}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_opt_reg_e/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_e/data_in_reg_reg_0_/D test_pe/test_opt_reg_e/data_in_reg_reg_0_/E}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_opt_reg_f/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_f/data_in_reg_reg_0_/D test_pe/test_opt_reg_f/data_in_reg_reg_0_/E}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_lut/GEN_LUT_0__lut_reg_7_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_7_/D test_pe/test_lut/GEN_LUT_0__lut_reg_6_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_6_/D test_pe/test_lut/GEN_LUT_0__lut_reg_5_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_5_/D test_pe/test_lut/GEN_LUT_0__lut_reg_4_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_4_/D test_pe/test_lut/GEN_LUT_0__lut_reg_3_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_3_/D test_pe/test_lut/GEN_LUT_0__lut_reg_2_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_2_/D test_pe/test_lut/GEN_LUT_0__lut_reg_1_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_1_/D test_pe/test_lut/GEN_LUT_0__lut_reg_0_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_0_/D}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_debug_data/debug_val_reg_15_/CDN test_pe/test_debug_data/debug_val_reg_15_/D test_pe/test_debug_data/debug_val_reg_14_/CDN test_pe/test_debug_data/debug_val_reg_14_/D test_pe/test_debug_data/debug_val_reg_13_/CDN test_pe/test_debug_data/debug_val_reg_13_/D test_pe/test_debug_data/debug_val_reg_12_/CDN test_pe/test_debug_data/debug_val_reg_12_/D test_pe/test_debug_data/debug_val_reg_11_/CDN test_pe/test_debug_data/debug_val_reg_11_/D test_pe/test_debug_data/debug_val_reg_10_/CDN test_pe/test_debug_data/debug_val_reg_10_/D test_pe/test_debug_data/debug_val_reg_9_/CDN test_pe/test_debug_data/debug_val_reg_9_/D test_pe/test_debug_data/debug_val_reg_8_/CDN test_pe/test_debug_data/debug_val_reg_8_/D test_pe/test_debug_data/debug_val_reg_7_/CDN test_pe/test_debug_data/debug_val_reg_7_/D test_pe/test_debug_data/debug_val_reg_6_/CDN test_pe/test_debug_data/debug_val_reg_6_/D test_pe/test_debug_data/debug_val_reg_5_/CDN test_pe/test_debug_data/debug_val_reg_5_/D test_pe/test_debug_data/debug_val_reg_4_/CDN test_pe/test_debug_data/debug_val_reg_4_/D test_pe/test_debug_data/debug_val_reg_3_/CDN test_pe/test_debug_data/debug_val_reg_3_/D test_pe/test_debug_data/debug_val_reg_2_/CDN test_pe/test_debug_data/debug_val_reg_2_/D test_pe/test_debug_data/debug_val_reg_1_/CDN test_pe/test_debug_data/debug_val_reg_1_/D test_pe/test_debug_data/debug_val_reg_0_/CDN test_pe/test_debug_data/debug_val_reg_0_/D}] 
set_max_delay 3.96  -from [get_ports {in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0]}]  -to [get_pins {test_pe/test_debug_bit/debug_val_reg_0_/CDN test_pe/test_debug_bit/debug_val_reg_0_/D test_pe/test_debug_bit/debug_val_reg_0_/E}] 
set __coll_43 [get_pins {cb_data0/config_cb_reg_31_/Q cb_data0/config_cb_reg_30_/Q cb_data0/config_cb_reg_29_/Q cb_data0/config_cb_reg_28_/Q cb_data0/config_cb_reg_27_/Q cb_data0/config_cb_reg_26_/Q cb_data0/config_cb_reg_25_/Q cb_data0/config_cb_reg_24_/Q cb_data0/config_cb_reg_23_/Q cb_data0/config_cb_reg_22_/Q cb_data0/config_cb_reg_21_/Q cb_data0/config_cb_reg_20_/Q cb_data0/config_cb_reg_19_/Q cb_data0/config_cb_reg_18_/Q cb_data0/config_cb_reg_17_/Q cb_data0/config_cb_reg_16_/Q cb_data0/config_cb_reg_15_/Q cb_data0/config_cb_reg_14_/Q cb_data0/config_cb_reg_13_/Q cb_data0/config_cb_reg_12_/Q cb_data0/config_cb_reg_11_/Q cb_data0/config_cb_reg_10_/Q cb_data0/config_cb_reg_9_/Q cb_data0/config_cb_reg_8_/Q cb_data0/config_cb_reg_7_/Q cb_data0/config_cb_reg_6_/Q cb_data0/config_cb_reg_5_/Q cb_data0/config_cb_reg_4_/Q cb_data0/config_cb_reg_3_/Q cb_data0/config_cb_reg_2_/Q cb_data0/config_cb_reg_1_/Q cb_data0/config_cb_reg_0_/Q cb_data1/config_cb_reg_31_/Q cb_data1/config_cb_reg_30_/Q cb_data1/config_cb_reg_29_/Q cb_data1/config_cb_reg_28_/Q cb_data1/config_cb_reg_27_/Q cb_data1/config_cb_reg_26_/Q cb_data1/config_cb_reg_25_/Q cb_data1/config_cb_reg_24_/Q cb_data1/config_cb_reg_23_/Q cb_data1/config_cb_reg_22_/Q cb_data1/config_cb_reg_21_/Q cb_data1/config_cb_reg_20_/Q cb_data1/config_cb_reg_19_/Q cb_data1/config_cb_reg_18_/Q cb_data1/config_cb_reg_17_/Q cb_data1/config_cb_reg_16_/Q cb_data1/config_cb_reg_15_/Q cb_data1/config_cb_reg_14_/Q cb_data1/config_cb_reg_13_/Q cb_data1/config_cb_reg_12_/Q cb_data1/config_cb_reg_11_/Q cb_data1/config_cb_reg_10_/Q cb_data1/config_cb_reg_9_/Q cb_data1/config_cb_reg_8_/Q cb_data1/config_cb_reg_7_/Q cb_data1/config_cb_reg_6_/Q cb_data1/config_cb_reg_5_/Q cb_data1/config_cb_reg_4_/Q cb_data1/config_cb_reg_3_/Q cb_data1/config_cb_reg_2_/Q cb_data1/config_cb_reg_1_/Q cb_data1/config_cb_reg_0_/Q cb_bit0/config_cb_reg_31_/Q cb_bit0/config_cb_reg_30_/Q cb_bit0/config_cb_reg_29_/Q cb_bit0/config_cb_reg_28_/Q cb_bit0/config_cb_reg_27_/Q cb_bit0/config_cb_reg_26_/Q cb_bit0/config_cb_reg_25_/Q cb_bit0/config_cb_reg_24_/Q cb_bit0/config_cb_reg_23_/Q cb_bit0/config_cb_reg_22_/Q cb_bit0/config_cb_reg_21_/Q cb_bit0/config_cb_reg_20_/Q cb_bit0/config_cb_reg_19_/Q cb_bit0/config_cb_reg_18_/Q cb_bit0/config_cb_reg_17_/Q cb_bit0/config_cb_reg_16_/Q cb_bit0/config_cb_reg_15_/Q cb_bit0/config_cb_reg_14_/Q cb_bit0/config_cb_reg_13_/Q cb_bit0/config_cb_reg_12_/Q cb_bit0/config_cb_reg_11_/Q cb_bit0/config_cb_reg_10_/Q cb_bit0/config_cb_reg_9_/Q cb_bit0/config_cb_reg_8_/Q cb_bit0/config_cb_reg_7_/Q cb_bit0/config_cb_reg_6_/Q cb_bit0/config_cb_reg_5_/Q cb_bit0/config_cb_reg_4_/Q cb_bit0/config_cb_reg_3_/Q cb_bit0/config_cb_reg_2_/Q cb_bit0/config_cb_reg_1_/Q cb_bit0/config_cb_reg_0_/Q cb_bit1/config_cb_reg_31_/Q cb_bit1/config_cb_reg_30_/Q cb_bit1/config_cb_reg_29_/Q cb_bit1/config_cb_reg_28_/Q cb_bit1/config_cb_reg_27_/Q cb_bit1/config_cb_reg_26_/Q cb_bit1/config_cb_reg_25_/Q cb_bit1/config_cb_reg_24_/Q cb_bit1/config_cb_reg_23_/Q cb_bit1/config_cb_reg_22_/Q cb_bit1/config_cb_reg_21_/Q cb_bit1/config_cb_reg_20_/Q cb_bit1/config_cb_reg_19_/Q cb_bit1/config_cb_reg_18_/Q cb_bit1/config_cb_reg_17_/Q cb_bit1/config_cb_reg_16_/Q cb_bit1/config_cb_reg_15_/Q cb_bit1/config_cb_reg_14_/Q cb_bit1/config_cb_reg_13_/Q cb_bit1/config_cb_reg_12_/Q cb_bit1/config_cb_reg_11_/Q cb_bit1/config_cb_reg_10_/Q cb_bit1/config_cb_reg_9_/Q cb_bit1/config_cb_reg_8_/Q cb_bit1/config_cb_reg_7_/Q cb_bit1/config_cb_reg_6_/Q cb_bit1/config_cb_reg_5_/Q cb_bit1/config_cb_reg_4_/Q cb_bit1/config_cb_reg_3_/Q cb_bit1/config_cb_reg_2_/Q cb_bit1/config_cb_reg_1_/Q cb_bit1/config_cb_reg_0_/Q cb_bit2/config_cb_reg_31_/Q cb_bit2/config_cb_reg_30_/Q cb_bit2/config_cb_reg_29_/Q cb_bit2/config_cb_reg_28_/Q cb_bit2/config_cb_reg_27_/Q cb_bit2/config_cb_reg_26_/Q cb_bit2/config_cb_reg_25_/Q cb_bit2/config_cb_reg_24_/Q cb_bit2/config_cb_reg_23_/Q cb_bit2/config_cb_reg_22_/Q cb_bit2/config_cb_reg_21_/Q cb_bit2/config_cb_reg_20_/Q cb_bit2/config_cb_reg_19_/Q cb_bit2/config_cb_reg_18_/Q cb_bit2/config_cb_reg_17_/Q cb_bit2/config_cb_reg_16_/Q cb_bit2/config_cb_reg_15_/Q cb_bit2/config_cb_reg_14_/Q cb_bit2/config_cb_reg_13_/Q cb_bit2/config_cb_reg_12_/Q cb_bit2/config_cb_reg_11_/Q cb_bit2/config_cb_reg_10_/Q cb_bit2/config_cb_reg_9_/Q cb_bit2/config_cb_reg_8_/Q cb_bit2/config_cb_reg_7_/Q cb_bit2/config_cb_reg_6_/Q cb_bit2/config_cb_reg_5_/Q cb_bit2/config_cb_reg_4_/Q cb_bit2/config_cb_reg_3_/Q cb_bit2/config_cb_reg_2_/Q cb_bit2/config_cb_reg_1_/Q cb_bit2/config_cb_reg_0_/Q cb_cg_en/config_cb_reg_31_/Q cb_cg_en/config_cb_reg_30_/Q cb_cg_en/config_cb_reg_29_/Q cb_cg_en/config_cb_reg_28_/Q cb_cg_en/config_cb_reg_27_/Q cb_cg_en/config_cb_reg_26_/Q cb_cg_en/config_cb_reg_25_/Q cb_cg_en/config_cb_reg_24_/Q cb_cg_en/config_cb_reg_23_/Q cb_cg_en/config_cb_reg_22_/Q cb_cg_en/config_cb_reg_21_/Q cb_cg_en/config_cb_reg_20_/Q cb_cg_en/config_cb_reg_19_/Q cb_cg_en/config_cb_reg_18_/Q cb_cg_en/config_cb_reg_17_/Q cb_cg_en/config_cb_reg_16_/Q cb_cg_en/config_cb_reg_15_/Q cb_cg_en/config_cb_reg_14_/Q cb_cg_en/config_cb_reg_13_/Q cb_cg_en/config_cb_reg_12_/Q cb_cg_en/config_cb_reg_11_/Q cb_cg_en/config_cb_reg_10_/Q cb_cg_en/config_cb_reg_9_/Q cb_cg_en/config_cb_reg_8_/Q cb_cg_en/config_cb_reg_7_/Q cb_cg_en/config_cb_reg_6_/Q cb_cg_en/config_cb_reg_5_/Q cb_cg_en/config_cb_reg_4_/Q cb_cg_en/config_cb_reg_3_/Q cb_cg_en/config_cb_reg_2_/Q cb_cg_en/config_cb_reg_1_/Q cb_cg_en/config_cb_reg_0_/Q sb_wide/config_sb_reg_63_/Q sb_wide/config_sb_reg_62_/Q sb_wide/config_sb_reg_61_/Q sb_wide/config_sb_reg_60_/Q sb_wide/config_sb_reg_59_/Q sb_wide/config_sb_reg_58_/Q sb_wide/config_sb_reg_57_/Q sb_wide/config_sb_reg_56_/Q sb_wide/config_sb_reg_55_/Q sb_wide/config_sb_reg_54_/Q sb_wide/config_sb_reg_53_/Q sb_wide/config_sb_reg_52_/Q sb_wide/config_sb_reg_51_/Q sb_wide/config_sb_reg_50_/Q sb_wide/config_sb_reg_49_/Q sb_wide/config_sb_reg_48_/Q sb_wide/config_sb_reg_47_/Q sb_wide/config_sb_reg_46_/Q sb_wide/config_sb_reg_45_/Q sb_wide/config_sb_reg_44_/Q sb_wide/config_sb_reg_43_/Q sb_wide/config_sb_reg_42_/Q sb_wide/config_sb_reg_41_/Q sb_wide/config_sb_reg_40_/Q sb_wide/config_sb_reg_39_/Q sb_wide/config_sb_reg_38_/Q sb_wide/config_sb_reg_37_/Q sb_wide/config_sb_reg_36_/Q sb_wide/config_sb_reg_35_/Q sb_wide/config_sb_reg_34_/Q sb_wide/config_sb_reg_33_/Q sb_wide/config_sb_reg_32_/Q sb_wide/config_sb_reg_31_/Q sb_wide/config_sb_reg_30_/Q sb_wide/config_sb_reg_29_/Q sb_wide/config_sb_reg_28_/Q sb_wide/config_sb_reg_27_/Q sb_wide/config_sb_reg_26_/Q sb_wide/config_sb_reg_25_/Q sb_wide/config_sb_reg_24_/Q sb_wide/config_sb_reg_23_/Q sb_wide/config_sb_reg_22_/Q sb_wide/config_sb_reg_21_/Q sb_wide/config_sb_reg_20_/Q sb_wide/config_sb_reg_19_/Q sb_wide/config_sb_reg_18_/Q sb_wide/config_sb_reg_17_/Q sb_wide/config_sb_reg_16_/Q sb_wide/config_sb_reg_15_/Q sb_wide/config_sb_reg_14_/Q sb_wide/config_sb_reg_13_/Q sb_wide/config_sb_reg_12_/Q sb_wide/config_sb_reg_11_/Q sb_wide/config_sb_reg_10_/Q sb_wide/config_sb_reg_9_/Q sb_wide/config_sb_reg_8_/Q sb_wide/config_sb_reg_7_/Q sb_wide/config_sb_reg_6_/Q sb_wide/config_sb_reg_5_/Q sb_wide/config_sb_reg_4_/Q sb_wide/config_sb_reg_3_/Q sb_wide/config_sb_reg_2_/Q sb_wide/config_sb_reg_1_/Q sb_wide/config_sb_reg_0_/Q sb_wide/config_ungate_reg_31_/Q sb_wide/config_ungate_reg_30_/Q sb_wide/config_ungate_reg_29_/Q sb_wide/config_ungate_reg_28_/Q sb_wide/config_ungate_reg_27_/Q sb_wide/config_ungate_reg_26_/Q sb_wide/config_ungate_reg_25_/Q sb_wide/config_ungate_reg_24_/Q sb_wide/config_ungate_reg_23_/Q sb_wide/config_ungate_reg_22_/Q      sb_wide/config_ungate_reg_21_/Q sb_wide/config_ungate_reg_20_/Q sb_wide/config_ungate_reg_19_/Q sb_wide/config_ungate_reg_18_/Q sb_wide/config_ungate_reg_17_/Q sb_wide/config_ungate_reg_16_/Q sb_wide/config_ungate_reg_15_/Q sb_wide/config_ungate_reg_14_/Q sb_wide/config_ungate_reg_13_/Q sb_wide/config_ungate_reg_12_/Q sb_wide/config_ungate_reg_11_/Q sb_wide/config_ungate_reg_10_/Q sb_wide/config_ungate_reg_9_/Q sb_wide/config_ungate_reg_8_/Q sb_wide/config_ungate_reg_7_/Q sb_wide/config_ungate_reg_6_/Q sb_wide/config_ungate_reg_5_/Q sb_wide/config_ungate_reg_4_/Q sb_wide/config_ungate_reg_3_/Q sb_wide/config_ungate_reg_2_/Q sb_wide/config_ungate_reg_1_/Q sb_wide/config_ungate_reg_0_/Q sb_1b/config_sb_reg_63_/Q sb_1b/config_sb_reg_62_/Q sb_1b/config_sb_reg_61_/Q sb_1b/config_sb_reg_60_/Q sb_1b/config_sb_reg_59_/Q sb_1b/config_sb_reg_58_/Q sb_1b/config_sb_reg_57_/Q sb_1b/config_sb_reg_56_/Q sb_1b/config_sb_reg_55_/Q sb_1b/config_sb_reg_54_/Q sb_1b/config_sb_reg_53_/Q sb_1b/config_sb_reg_52_/Q sb_1b/config_sb_reg_51_/Q sb_1b/config_sb_reg_50_/Q sb_1b/config_sb_reg_49_/Q sb_1b/config_sb_reg_48_/Q sb_1b/config_sb_reg_47_/Q sb_1b/config_sb_reg_46_/Q sb_1b/config_sb_reg_45_/Q sb_1b/config_sb_reg_44_/Q sb_1b/config_sb_reg_43_/Q sb_1b/config_sb_reg_42_/Q sb_1b/config_sb_reg_41_/Q sb_1b/config_sb_reg_40_/Q sb_1b/config_sb_reg_39_/Q sb_1b/config_sb_reg_38_/Q sb_1b/config_sb_reg_37_/Q sb_1b/config_sb_reg_36_/Q sb_1b/config_sb_reg_35_/Q sb_1b/config_sb_reg_34_/Q sb_1b/config_sb_reg_33_/Q sb_1b/config_sb_reg_32_/Q sb_1b/config_sb_reg_31_/Q sb_1b/config_sb_reg_30_/Q sb_1b/config_sb_reg_29_/Q sb_1b/config_sb_reg_28_/Q sb_1b/config_sb_reg_27_/Q sb_1b/config_sb_reg_26_/Q sb_1b/config_sb_reg_25_/Q sb_1b/config_sb_reg_24_/Q sb_1b/config_sb_reg_23_/Q sb_1b/config_sb_reg_22_/Q sb_1b/config_sb_reg_21_/Q sb_1b/config_sb_reg_20_/Q sb_1b/config_sb_reg_19_/Q sb_1b/config_sb_reg_18_/Q sb_1b/config_sb_reg_17_/Q sb_1b/config_sb_reg_16_/Q sb_1b/config_sb_reg_15_/Q sb_1b/config_sb_reg_14_/Q sb_1b/config_sb_reg_13_/Q sb_1b/config_sb_reg_12_/Q sb_1b/config_sb_reg_11_/Q sb_1b/config_sb_reg_10_/Q sb_1b/config_sb_reg_9_/Q sb_1b/config_sb_reg_8_/Q sb_1b/config_sb_reg_7_/Q sb_1b/config_sb_reg_6_/Q sb_1b/config_sb_reg_5_/Q sb_1b/config_sb_reg_4_/Q sb_1b/config_sb_reg_3_/Q sb_1b/config_sb_reg_2_/Q sb_1b/config_sb_reg_1_/Q sb_1b/config_sb_reg_0_/Q sb_1b/config_ungate_reg_31_/Q sb_1b/config_ungate_reg_30_/Q sb_1b/config_ungate_reg_29_/Q sb_1b/config_ungate_reg_28_/Q sb_1b/config_ungate_reg_27_/Q sb_1b/config_ungate_reg_26_/Q sb_1b/config_ungate_reg_25_/Q sb_1b/config_ungate_reg_24_/Q sb_1b/config_ungate_reg_23_/Q sb_1b/config_ungate_reg_22_/Q sb_1b/config_ungate_reg_21_/Q sb_1b/config_ungate_reg_20_/Q sb_1b/config_ungate_reg_19_/Q sb_1b/config_ungate_reg_18_/Q sb_1b/config_ungate_reg_17_/Q sb_1b/config_ungate_reg_16_/Q sb_1b/config_ungate_reg_15_/Q sb_1b/config_ungate_reg_14_/Q sb_1b/config_ungate_reg_13_/Q sb_1b/config_ungate_reg_12_/Q sb_1b/config_ungate_reg_11_/Q sb_1b/config_ungate_reg_10_/Q sb_1b/config_ungate_reg_9_/Q sb_1b/config_ungate_reg_8_/Q sb_1b/config_ungate_reg_7_/Q sb_1b/config_ungate_reg_6_/Q sb_1b/config_ungate_reg_5_/Q sb_1b/config_ungate_reg_4_/Q sb_1b/config_ungate_reg_3_/Q sb_1b/config_ungate_reg_2_/Q sb_1b/config_ungate_reg_1_/Q sb_1b/config_ungate_reg_0_/Q}]
set_false_path  -through $__coll_43  
set __coll_44 [get_pins {sb_wide/out_0_0[15] sb_wide/out_0_0[14] sb_wide/out_0_0[13] sb_wide/out_0_0[12] sb_wide/out_0_0[11] sb_wide/out_0_0[10] sb_wide/out_0_0[9] sb_wide/out_0_0[8] sb_wide/out_0_0[7] sb_wide/out_0_0[6] sb_wide/out_0_0[5] sb_wide/out_0_0[4] sb_wide/out_0_0[3] sb_wide/out_0_0[2] sb_wide/out_0_0[1] sb_wide/out_0_0[0] sb_wide/out_0_1[15] sb_wide/out_0_1[14] sb_wide/out_0_1[13] sb_wide/out_0_1[12] sb_wide/out_0_1[11] sb_wide/out_0_1[10] sb_wide/out_0_1[9] sb_wide/out_0_1[8] sb_wide/out_0_1[7] sb_wide/out_0_1[6] sb_wide/out_0_1[5] sb_wide/out_0_1[4] sb_wide/out_0_1[3] sb_wide/out_0_1[2] sb_wide/out_0_1[1] sb_wide/out_0_1[0] sb_wide/out_0_2[15] sb_wide/out_0_2[14] sb_wide/out_0_2[13] sb_wide/out_0_2[12] sb_wide/out_0_2[11] sb_wide/out_0_2[10] sb_wide/out_0_2[9] sb_wide/out_0_2[8] sb_wide/out_0_2[7] sb_wide/out_0_2[6] sb_wide/out_0_2[5] sb_wide/out_0_2[4] sb_wide/out_0_2[3] sb_wide/out_0_2[2] sb_wide/out_0_2[1] sb_wide/out_0_2[0] sb_wide/out_0_3[15] sb_wide/out_0_3[14] sb_wide/out_0_3[13] sb_wide/out_0_3[12] sb_wide/out_0_3[11] sb_wide/out_0_3[10] sb_wide/out_0_3[9] sb_wide/out_0_3[8] sb_wide/out_0_3[7] sb_wide/out_0_3[6] sb_wide/out_0_3[5] sb_wide/out_0_3[4] sb_wide/out_0_3[3] sb_wide/out_0_3[2] sb_wide/out_0_3[1] sb_wide/out_0_3[0] sb_wide/out_0_4[15] sb_wide/out_0_4[14] sb_wide/out_0_4[13] sb_wide/out_0_4[12] sb_wide/out_0_4[11] sb_wide/out_0_4[10] sb_wide/out_0_4[9] sb_wide/out_0_4[8] sb_wide/out_0_4[7] sb_wide/out_0_4[6] sb_wide/out_0_4[5] sb_wide/out_0_4[4] sb_wide/out_0_4[3] sb_wide/out_0_4[2] sb_wide/out_0_4[1] sb_wide/out_0_4[0] sb_wide/out_1_0[15] sb_wide/out_1_0[14] sb_wide/out_1_0[13] sb_wide/out_1_0[12] sb_wide/out_1_0[11] sb_wide/out_1_0[10] sb_wide/out_1_0[9] sb_wide/out_1_0[8] sb_wide/out_1_0[7] sb_wide/out_1_0[6] sb_wide/out_1_0[5] sb_wide/out_1_0[4] sb_wide/out_1_0[3] sb_wide/out_1_0[2] sb_wide/out_1_0[1] sb_wide/out_1_0[0] sb_wide/out_1_1[15] sb_wide/out_1_1[14] sb_wide/out_1_1[13] sb_wide/out_1_1[12] sb_wide/out_1_1[11] sb_wide/out_1_1[10] sb_wide/out_1_1[9] sb_wide/out_1_1[8] sb_wide/out_1_1[7] sb_wide/out_1_1[6] sb_wide/out_1_1[5] sb_wide/out_1_1[4] sb_wide/out_1_1[3] sb_wide/out_1_1[2] sb_wide/out_1_1[1] sb_wide/out_1_1[0] sb_wide/out_1_2[15] sb_wide/out_1_2[14] sb_wide/out_1_2[13] sb_wide/out_1_2[12] sb_wide/out_1_2[11] sb_wide/out_1_2[10] sb_wide/out_1_2[9] sb_wide/out_1_2[8] sb_wide/out_1_2[7] sb_wide/out_1_2[6] sb_wide/out_1_2[5] sb_wide/out_1_2[4] sb_wide/out_1_2[3] sb_wide/out_1_2[2] sb_wide/out_1_2[1] sb_wide/out_1_2[0] sb_wide/out_1_3[15] sb_wide/out_1_3[14] sb_wide/out_1_3[13] sb_wide/out_1_3[12] sb_wide/out_1_3[11] sb_wide/out_1_3[10] sb_wide/out_1_3[9] sb_wide/out_1_3[8] sb_wide/out_1_3[7] sb_wide/out_1_3[6] sb_wide/out_1_3[5] sb_wide/out_1_3[4] sb_wide/out_1_3[3] sb_wide/out_1_3[2] sb_wide/out_1_3[1] sb_wide/out_1_3[0] sb_wide/out_1_4[15] sb_wide/out_1_4[14] sb_wide/out_1_4[13] sb_wide/out_1_4[12] sb_wide/out_1_4[11] sb_wide/out_1_4[10] sb_wide/out_1_4[9] sb_wide/out_1_4[8] sb_wide/out_1_4[7] sb_wide/out_1_4[6] sb_wide/out_1_4[5] sb_wide/out_1_4[4] sb_wide/out_1_4[3] sb_wide/out_1_4[2] sb_wide/out_1_4[1] sb_wide/out_1_4[0] sb_wide/out_2_0[15] sb_wide/out_2_0[14] sb_wide/out_2_0[13] sb_wide/out_2_0[12] sb_wide/out_2_0[11] sb_wide/out_2_0[10] sb_wide/out_2_0[9] sb_wide/out_2_0[8] sb_wide/out_2_0[7] sb_wide/out_2_0[6] sb_wide/out_2_0[5] sb_wide/out_2_0[4] sb_wide/out_2_0[3] sb_wide/out_2_0[2] sb_wide/out_2_0[1] sb_wide/out_2_0[0] sb_wide/out_2_1[15] sb_wide/out_2_1[14] sb_wide/out_2_1[13] sb_wide/out_2_1[12] sb_wide/out_2_1[11] sb_wide/out_2_1[10] sb_wide/out_2_1[9] sb_wide/out_2_1[8] sb_wide/out_2_1[7] sb_wide/out_2_1[6] sb_wide/out_2_1[5] sb_wide/out_2_1[4] sb_wide/out_2_1[3] sb_wide/out_2_1[2] sb_wide/out_2_1[1] sb_wide/out_2_1[0] sb_wide/out_2_2[15] sb_wide/out_2_2[14] sb_wide/out_2_2[13] sb_wide/out_2_2[12] sb_wide/out_2_2[11] sb_wide/out_2_2[10] sb_wide/out_2_2[9] sb_wide/out_2_2[8] sb_wide/out_2_2[7] sb_wide/out_2_2[6] sb_wide/out_2_2[5] sb_wide/out_2_2[4] sb_wide/out_2_2[3] sb_wide/out_2_2[2] sb_wide/out_2_2[1] sb_wide/out_2_2[0] sb_wide/out_2_3[15] sb_wide/out_2_3[14] sb_wide/out_2_3[13] sb_wide/out_2_3[12] sb_wide/out_2_3[11] sb_wide/out_2_3[10] sb_wide/out_2_3[9] sb_wide/out_2_3[8] sb_wide/out_2_3[7] sb_wide/out_2_3[6] sb_wide/out_2_3[5] sb_wide/out_2_3[4] sb_wide/out_2_3[3] sb_wide/out_2_3[2] sb_wide/out_2_3[1] sb_wide/out_2_3[0] sb_wide/out_2_4[15] sb_wide/out_2_4[14] sb_wide/out_2_4[13] sb_wide/out_2_4[12] sb_wide/out_2_4[11] sb_wide/out_2_4[10] sb_wide/out_2_4[9] sb_wide/out_2_4[8] sb_wide/out_2_4[7] sb_wide/out_2_4[6] sb_wide/out_2_4[5] sb_wide/out_2_4[4] sb_wide/out_2_4[3] sb_wide/out_2_4[2] sb_wide/out_2_4[1] sb_wide/out_2_4[0] sb_wide/out_3_0[15] sb_wide/out_3_0[14] sb_wide/out_3_0[13] sb_wide/out_3_0[12] sb_wide/out_3_0[11] sb_wide/out_3_0[10] sb_wide/out_3_0[9] sb_wide/out_3_0[8] sb_wide/out_3_0[7] sb_wide/out_3_0[6] sb_wide/out_3_0[5] sb_wide/out_3_0[4] sb_wide/out_3_0[3] sb_wide/out_3_0[2] sb_wide/out_3_0[1] sb_wide/out_3_0[0] sb_wide/out_3_1[15] sb_wide/out_3_1[14] sb_wide/out_3_1[13] sb_wide/out_3_1[12] sb_wide/out_3_1[11] sb_wide/out_3_1[10] sb_wide/out_3_1[9] sb_wide/out_3_1[8] sb_wide/out_3_1[7] sb_wide/out_3_1[6] sb_wide/out_3_1[5] sb_wide/out_3_1[4] sb_wide/out_3_1[3] sb_wide/out_3_1[2] sb_wide/out_3_1[1] sb_wide/out_3_1[0] sb_wide/out_3_2[15] sb_wide/out_3_2[14] sb_wide/out_3_2[13] sb_wide/out_3_2[12] sb_wide/out_3_2[11] sb_wide/out_3_2[10] sb_wide/out_3_2[9] sb_wide/out_3_2[8] sb_wide/out_3_2[7] sb_wide/out_3_2[6] sb_wide/out_3_2[5] sb_wide/out_3_2[4] sb_wide/out_3_2[3] sb_wide/out_3_2[2] sb_wide/out_3_2[1] sb_wide/out_3_2[0] sb_wide/out_3_3[15] sb_wide/out_3_3[14] sb_wide/out_3_3[13] sb_wide/out_3_3[12] sb_wide/out_3_3[11] sb_wide/out_3_3[10] sb_wide/out_3_3[9] sb_wide/out_3_3[8] sb_wide/out_3_3[7] sb_wide/out_3_3[6] sb_wide/out_3_3[5] sb_wide/out_3_3[4] sb_wide/out_3_3[3] sb_wide/out_3_3[2] sb_wide/out_3_3[1] sb_wide/out_3_3[0] sb_wide/out_3_4[15] sb_wide/out_3_4[14] sb_wide/out_3_4[13] sb_wide/out_3_4[12] sb_wide/out_3_4[11] sb_wide/out_3_4[10] sb_wide/out_3_4[9] sb_wide/out_3_4[8] sb_wide/out_3_4[7] sb_wide/out_3_4[6] sb_wide/out_3_4[5] sb_wide/out_3_4[4] sb_wide/out_3_4[3] sb_wide/out_3_4[2] sb_wide/out_3_4[1] sb_wide/out_3_4[0] sb_wide/read_data[31] sb_wide/read_data[30] sb_wide/read_data[29] sb_wide/read_data[28] sb_wide/read_data[27] sb_wide/read_data[26] sb_wide/read_data[25] sb_wide/read_data[24] sb_wide/read_data[23] sb_wide/read_data[22] sb_wide/read_data[21] sb_wide/read_data[20] sb_wide/read_data[19] sb_wide/read_data[18] sb_wide/read_data[17] sb_wide/read_data[16] sb_wide/read_data[15] sb_wide/read_data[14] sb_wide/read_data[13] sb_wide/read_data[12] sb_wide/read_data[11] sb_wide/read_data[10] sb_wide/read_data[9] sb_wide/read_data[8] sb_wide/read_data[7] sb_wide/read_data[6] sb_wide/read_data[5] sb_wide/read_data[4] sb_wide/read_data[3] sb_wide/read_data[2] sb_wide/read_data[1] sb_wide/read_data[0] sb_1b/out_0_0[0] sb_1b/out_0_1[0] sb_1b/out_0_2[0] sb_1b/out_0_3[0] sb_1b/out_0_4[0] sb_1b/out_1_0[0] sb_1b/out_1_1[0] sb_1b/out_1_2[0] sb_1b/out_1_3[0] sb_1b/out_1_4[0] sb_1b/out_2_0[0] sb_1b/out_2_1[0] sb_1b/out_2_2[0] sb_1b/out_2_3[0] sb_1b/out_2_4[0] sb_1b/out_3_0[0] sb_1b/out_3_1[0] sb_1b/out_3_2[0] sb_1b/out_3_3[0] sb_1b/out_3_4[0] sb_1b/read_data[31] sb_1b/read_data[30] sb_1b/read_data[29] sb_1b/read_data[28] sb_1b/read_data[27] sb_1b/read_data[26] sb_1b/read_data[25] sb_1b/read_data[24] sb_1b/read_data[23] sb_1b/read_data[22] sb_1b/read_data[21] sb_1b/read_data[20] sb_1b/read_data[19]      sb_1b/read_data[18] sb_1b/read_data[17] sb_1b/read_data[16] sb_1b/read_data[15] sb_1b/read_data[14] sb_1b/read_data[13] sb_1b/read_data[12] sb_1b/read_data[11] sb_1b/read_data[10] sb_1b/read_data[9] sb_1b/read_data[8] sb_1b/read_data[7] sb_1b/read_data[6] sb_1b/read_data[5] sb_1b/read_data[4] sb_1b/read_data[3] sb_1b/read_data[2] sb_1b/read_data[1] sb_1b/read_data[0]}]
set __coll_45 [get_pins {cb_data0/clk cb_data0/reset cb_data0/in_0[15] cb_data0/in_0[14] cb_data0/in_0[13] cb_data0/in_0[12] cb_data0/in_0[11] cb_data0/in_0[10] cb_data0/in_0[9] cb_data0/in_0[8] cb_data0/in_0[7] cb_data0/in_0[6] cb_data0/in_0[5] cb_data0/in_0[4] cb_data0/in_0[3] cb_data0/in_0[2] cb_data0/in_0[1] cb_data0/in_0[0] cb_data0/in_1[15] cb_data0/in_1[14] cb_data0/in_1[13] cb_data0/in_1[12] cb_data0/in_1[11] cb_data0/in_1[10] cb_data0/in_1[9] cb_data0/in_1[8] cb_data0/in_1[7] cb_data0/in_1[6] cb_data0/in_1[5] cb_data0/in_1[4] cb_data0/in_1[3] cb_data0/in_1[2] cb_data0/in_1[1] cb_data0/in_1[0] cb_data0/in_2[15] cb_data0/in_2[14] cb_data0/in_2[13] cb_data0/in_2[12] cb_data0/in_2[11] cb_data0/in_2[10] cb_data0/in_2[9] cb_data0/in_2[8] cb_data0/in_2[7] cb_data0/in_2[6] cb_data0/in_2[5] cb_data0/in_2[4] cb_data0/in_2[3] cb_data0/in_2[2] cb_data0/in_2[1] cb_data0/in_2[0] cb_data0/in_3[15] cb_data0/in_3[14] cb_data0/in_3[13] cb_data0/in_3[12] cb_data0/in_3[11] cb_data0/in_3[10] cb_data0/in_3[9] cb_data0/in_3[8] cb_data0/in_3[7] cb_data0/in_3[6] cb_data0/in_3[5] cb_data0/in_3[4] cb_data0/in_3[3] cb_data0/in_3[2] cb_data0/in_3[1] cb_data0/in_3[0] cb_data0/in_4[15] cb_data0/in_4[14] cb_data0/in_4[13] cb_data0/in_4[12] cb_data0/in_4[11] cb_data0/in_4[10] cb_data0/in_4[9] cb_data0/in_4[8] cb_data0/in_4[7] cb_data0/in_4[6] cb_data0/in_4[5] cb_data0/in_4[4] cb_data0/in_4[3] cb_data0/in_4[2] cb_data0/in_4[1] cb_data0/in_4[0] cb_data0/in_5[15] cb_data0/in_5[14] cb_data0/in_5[13] cb_data0/in_5[12] cb_data0/in_5[11] cb_data0/in_5[10] cb_data0/in_5[9] cb_data0/in_5[8] cb_data0/in_5[7] cb_data0/in_5[6] cb_data0/in_5[5] cb_data0/in_5[4] cb_data0/in_5[3] cb_data0/in_5[2] cb_data0/in_5[1] cb_data0/in_5[0] cb_data0/in_6[15] cb_data0/in_6[14] cb_data0/in_6[13] cb_data0/in_6[12] cb_data0/in_6[11] cb_data0/in_6[10] cb_data0/in_6[9] cb_data0/in_6[8] cb_data0/in_6[7] cb_data0/in_6[6] cb_data0/in_6[5] cb_data0/in_6[4] cb_data0/in_6[3] cb_data0/in_6[2] cb_data0/in_6[1] cb_data0/in_6[0] cb_data0/in_7[15] cb_data0/in_7[14] cb_data0/in_7[13] cb_data0/in_7[12] cb_data0/in_7[11] cb_data0/in_7[10] cb_data0/in_7[9] cb_data0/in_7[8] cb_data0/in_7[7] cb_data0/in_7[6] cb_data0/in_7[5] cb_data0/in_7[4] cb_data0/in_7[3] cb_data0/in_7[2] cb_data0/in_7[1] cb_data0/in_7[0] cb_data0/in_8[15] cb_data0/in_8[14] cb_data0/in_8[13] cb_data0/in_8[12] cb_data0/in_8[11] cb_data0/in_8[10] cb_data0/in_8[9] cb_data0/in_8[8] cb_data0/in_8[7] cb_data0/in_8[6] cb_data0/in_8[5] cb_data0/in_8[4] cb_data0/in_8[3] cb_data0/in_8[2] cb_data0/in_8[1] cb_data0/in_8[0] cb_data0/in_9[15] cb_data0/in_9[14] cb_data0/in_9[13] cb_data0/in_9[12] cb_data0/in_9[11] cb_data0/in_9[10] cb_data0/in_9[9] cb_data0/in_9[8] cb_data0/in_9[7] cb_data0/in_9[6] cb_data0/in_9[5] cb_data0/in_9[4] cb_data0/in_9[3] cb_data0/in_9[2] cb_data0/in_9[1] cb_data0/in_9[0] cb_data0/config_addr[31] cb_data0/config_addr[30] cb_data0/config_addr[29] cb_data0/config_addr[28] cb_data0/config_addr[27] cb_data0/config_addr[26] cb_data0/config_addr[25] cb_data0/config_addr[24] cb_data0/config_addr[23] cb_data0/config_addr[22] cb_data0/config_addr[21] cb_data0/config_addr[20] cb_data0/config_addr[19] cb_data0/config_addr[18] cb_data0/config_addr[17] cb_data0/config_addr[16] cb_data0/config_addr[15] cb_data0/config_addr[14] cb_data0/config_addr[13] cb_data0/config_addr[12] cb_data0/config_addr[11] cb_data0/config_addr[10] cb_data0/config_addr[9] cb_data0/config_addr[8] cb_data0/config_addr[7] cb_data0/config_addr[6] cb_data0/config_addr[5] cb_data0/config_addr[4] cb_data0/config_addr[3] cb_data0/config_addr[2] cb_data0/config_addr[1] cb_data0/config_addr[0] cb_data0/config_data[31] cb_data0/config_data[30] cb_data0/config_data[29] cb_data0/config_data[28] cb_data0/config_data[27] cb_data0/config_data[26] cb_data0/config_data[25] cb_data0/config_data[24] cb_data0/config_data[23] cb_data0/config_data[22] cb_data0/config_data[21] cb_data0/config_data[20] cb_data0/config_data[19] cb_data0/config_data[18] cb_data0/config_data[17] cb_data0/config_data[16] cb_data0/config_data[15] cb_data0/config_data[14] cb_data0/config_data[13] cb_data0/config_data[12] cb_data0/config_data[11] cb_data0/config_data[10] cb_data0/config_data[9] cb_data0/config_data[8] cb_data0/config_data[7] cb_data0/config_data[6] cb_data0/config_data[5] cb_data0/config_data[4] cb_data0/config_data[3] cb_data0/config_data[2] cb_data0/config_data[1] cb_data0/config_data[0] cb_data0/config_en cb_data1/clk cb_data1/reset cb_data1/in_0[15] cb_data1/in_0[14] cb_data1/in_0[13] cb_data1/in_0[12] cb_data1/in_0[11] cb_data1/in_0[10] cb_data1/in_0[9] cb_data1/in_0[8] cb_data1/in_0[7] cb_data1/in_0[6] cb_data1/in_0[5] cb_data1/in_0[4] cb_data1/in_0[3] cb_data1/in_0[2] cb_data1/in_0[1] cb_data1/in_0[0] cb_data1/in_1[15] cb_data1/in_1[14] cb_data1/in_1[13] cb_data1/in_1[12] cb_data1/in_1[11] cb_data1/in_1[10] cb_data1/in_1[9] cb_data1/in_1[8] cb_data1/in_1[7] cb_data1/in_1[6] cb_data1/in_1[5] cb_data1/in_1[4] cb_data1/in_1[3] cb_data1/in_1[2] cb_data1/in_1[1] cb_data1/in_1[0] cb_data1/in_2[15] cb_data1/in_2[14] cb_data1/in_2[13] cb_data1/in_2[12] cb_data1/in_2[11] cb_data1/in_2[10] cb_data1/in_2[9] cb_data1/in_2[8] cb_data1/in_2[7] cb_data1/in_2[6] cb_data1/in_2[5] cb_data1/in_2[4] cb_data1/in_2[3] cb_data1/in_2[2] cb_data1/in_2[1] cb_data1/in_2[0] cb_data1/in_3[15] cb_data1/in_3[14] cb_data1/in_3[13] cb_data1/in_3[12] cb_data1/in_3[11] cb_data1/in_3[10] cb_data1/in_3[9] cb_data1/in_3[8] cb_data1/in_3[7] cb_data1/in_3[6] cb_data1/in_3[5] cb_data1/in_3[4] cb_data1/in_3[3] cb_data1/in_3[2] cb_data1/in_3[1] cb_data1/in_3[0] cb_data1/in_4[15] cb_data1/in_4[14] cb_data1/in_4[13] cb_data1/in_4[12] cb_data1/in_4[11] cb_data1/in_4[10] cb_data1/in_4[9] cb_data1/in_4[8] cb_data1/in_4[7] cb_data1/in_4[6] cb_data1/in_4[5] cb_data1/in_4[4] cb_data1/in_4[3] cb_data1/in_4[2] cb_data1/in_4[1] cb_data1/in_4[0] cb_data1/in_5[15] cb_data1/in_5[14] cb_data1/in_5[13] cb_data1/in_5[12] cb_data1/in_5[11] cb_data1/in_5[10] cb_data1/in_5[9] cb_data1/in_5[8] cb_data1/in_5[7] cb_data1/in_5[6] cb_data1/in_5[5] cb_data1/in_5[4] cb_data1/in_5[3] cb_data1/in_5[2] cb_data1/in_5[1] cb_data1/in_5[0] cb_data1/in_6[15] cb_data1/in_6[14] cb_data1/in_6[13] cb_data1/in_6[12] cb_data1/in_6[11] cb_data1/in_6[10] cb_data1/in_6[9] cb_data1/in_6[8] cb_data1/in_6[7] cb_data1/in_6[6] cb_data1/in_6[5] cb_data1/in_6[4] cb_data1/in_6[3] cb_data1/in_6[2] cb_data1/in_6[1] cb_data1/in_6[0] cb_data1/in_7[15] cb_data1/in_7[14] cb_data1/in_7[13] cb_data1/in_7[12] cb_data1/in_7[11] cb_data1/in_7[10] cb_data1/in_7[9] cb_data1/in_7[8] cb_data1/in_7[7] cb_data1/in_7[6] cb_data1/in_7[5] cb_data1/in_7[4] cb_data1/in_7[3] cb_data1/in_7[2] cb_data1/in_7[1] cb_data1/in_7[0] cb_data1/in_8[15] cb_data1/in_8[14] cb_data1/in_8[13] cb_data1/in_8[12] cb_data1/in_8[11] cb_data1/in_8[10] cb_data1/in_8[9] cb_data1/in_8[8] cb_data1/in_8[7] cb_data1/in_8[6] cb_data1/in_8[5] cb_data1/in_8[4] cb_data1/in_8[3] cb_data1/in_8[2] cb_data1/in_8[1] cb_data1/in_8[0] cb_data1/in_9[15] cb_data1/in_9[14] cb_data1/in_9[13] cb_data1/in_9[12] cb_data1/in_9[11] cb_data1/in_9[10] cb_data1/in_9[9] cb_data1/in_9[8] cb_data1/in_9[7] cb_data1/in_9[6] cb_data1/in_9[5] cb_data1/in_9[4] cb_data1/in_9[3] cb_data1/in_9[2] cb_data1/in_9[1] cb_data1/in_9[0] cb_data1/config_addr[31] cb_data1/config_addr[30] cb_data1/config_addr[29] cb_data1/config_addr[28] cb_data1/config_addr[27] cb_data1/config_addr[26] cb_data1/config_addr[25] cb_data1/config_addr[24] cb_data1/config_addr[23] cb_data1/config_addr[22] cb_data1/config_addr[21] cb_data1/config_addr[20]      cb_data1/config_addr[19] cb_data1/config_addr[18] cb_data1/config_addr[17] cb_data1/config_addr[16] cb_data1/config_addr[15] cb_data1/config_addr[14] cb_data1/config_addr[13] cb_data1/config_addr[12] cb_data1/config_addr[11] cb_data1/config_addr[10] cb_data1/config_addr[9] cb_data1/config_addr[8] cb_data1/config_addr[7] cb_data1/config_addr[6] cb_data1/config_addr[5] cb_data1/config_addr[4] cb_data1/config_addr[3] cb_data1/config_addr[2] cb_data1/config_addr[1] cb_data1/config_addr[0] cb_data1/config_data[31] cb_data1/config_data[30] cb_data1/config_data[29] cb_data1/config_data[28] cb_data1/config_data[27] cb_data1/config_data[26] cb_data1/config_data[25] cb_data1/config_data[24] cb_data1/config_data[23] cb_data1/config_data[22] cb_data1/config_data[21] cb_data1/config_data[20] cb_data1/config_data[19] cb_data1/config_data[18] cb_data1/config_data[17] cb_data1/config_data[16] cb_data1/config_data[15] cb_data1/config_data[14] cb_data1/config_data[13] cb_data1/config_data[12] cb_data1/config_data[11] cb_data1/config_data[10] cb_data1/config_data[9] cb_data1/config_data[8] cb_data1/config_data[7] cb_data1/config_data[6] cb_data1/config_data[5] cb_data1/config_data[4] cb_data1/config_data[3] cb_data1/config_data[2] cb_data1/config_data[1] cb_data1/config_data[0] cb_data1/config_en cb_bit0/clk cb_bit0/reset cb_bit0/in_0[0] cb_bit0/in_1[0] cb_bit0/in_2[0] cb_bit0/in_3[0] cb_bit0/in_4[0] cb_bit0/in_5[0] cb_bit0/in_6[0] cb_bit0/in_7[0] cb_bit0/in_8[0] cb_bit0/in_9[0] cb_bit0/in_10[0] cb_bit0/in_11[0] cb_bit0/in_12[0] cb_bit0/in_13[0] cb_bit0/config_addr[31] cb_bit0/config_addr[30] cb_bit0/config_addr[29] cb_bit0/config_addr[28] cb_bit0/config_addr[27] cb_bit0/config_addr[26] cb_bit0/config_addr[25] cb_bit0/config_addr[24] cb_bit0/config_addr[23] cb_bit0/config_addr[22] cb_bit0/config_addr[21] cb_bit0/config_addr[20] cb_bit0/config_addr[19] cb_bit0/config_addr[18] cb_bit0/config_addr[17] cb_bit0/config_addr[16] cb_bit0/config_addr[15] cb_bit0/config_addr[14] cb_bit0/config_addr[13] cb_bit0/config_addr[12] cb_bit0/config_addr[11] cb_bit0/config_addr[10] cb_bit0/config_addr[9] cb_bit0/config_addr[8] cb_bit0/config_addr[7] cb_bit0/config_addr[6] cb_bit0/config_addr[5] cb_bit0/config_addr[4] cb_bit0/config_addr[3] cb_bit0/config_addr[2] cb_bit0/config_addr[1] cb_bit0/config_addr[0] cb_bit0/config_data[31] cb_bit0/config_data[30] cb_bit0/config_data[29] cb_bit0/config_data[28] cb_bit0/config_data[27] cb_bit0/config_data[26] cb_bit0/config_data[25] cb_bit0/config_data[24] cb_bit0/config_data[23] cb_bit0/config_data[22] cb_bit0/config_data[21] cb_bit0/config_data[20] cb_bit0/config_data[19] cb_bit0/config_data[18] cb_bit0/config_data[17] cb_bit0/config_data[16] cb_bit0/config_data[15] cb_bit0/config_data[14] cb_bit0/config_data[13] cb_bit0/config_data[12] cb_bit0/config_data[11] cb_bit0/config_data[10] cb_bit0/config_data[9] cb_bit0/config_data[8] cb_bit0/config_data[7] cb_bit0/config_data[6] cb_bit0/config_data[5] cb_bit0/config_data[4] cb_bit0/config_data[3] cb_bit0/config_data[2] cb_bit0/config_data[1] cb_bit0/config_data[0] cb_bit0/config_en cb_bit1/clk cb_bit1/reset cb_bit1/in_0[0] cb_bit1/in_1[0] cb_bit1/in_2[0] cb_bit1/in_3[0] cb_bit1/in_4[0] cb_bit1/in_5[0] cb_bit1/in_6[0] cb_bit1/in_7[0] cb_bit1/in_8[0] cb_bit1/in_9[0] cb_bit1/in_10[0] cb_bit1/in_11[0] cb_bit1/in_12[0] cb_bit1/in_13[0] cb_bit1/config_addr[31] cb_bit1/config_addr[30] cb_bit1/config_addr[29] cb_bit1/config_addr[28] cb_bit1/config_addr[27] cb_bit1/config_addr[26] cb_bit1/config_addr[25] cb_bit1/config_addr[24] cb_bit1/config_addr[23] cb_bit1/config_addr[22] cb_bit1/config_addr[21] cb_bit1/config_addr[20] cb_bit1/config_addr[19] cb_bit1/config_addr[18] cb_bit1/config_addr[17] cb_bit1/config_addr[16] cb_bit1/config_addr[15] cb_bit1/config_addr[14] cb_bit1/config_addr[13] cb_bit1/config_addr[12] cb_bit1/config_addr[11] cb_bit1/config_addr[10] cb_bit1/config_addr[9] cb_bit1/config_addr[8] cb_bit1/config_addr[7] cb_bit1/config_addr[6] cb_bit1/config_addr[5] cb_bit1/config_addr[4] cb_bit1/config_addr[3] cb_bit1/config_addr[2] cb_bit1/config_addr[1] cb_bit1/config_addr[0] cb_bit1/config_data[31] cb_bit1/config_data[30] cb_bit1/config_data[29] cb_bit1/config_data[28] cb_bit1/config_data[27] cb_bit1/config_data[26] cb_bit1/config_data[25] cb_bit1/config_data[24] cb_bit1/config_data[23] cb_bit1/config_data[22] cb_bit1/config_data[21] cb_bit1/config_data[20] cb_bit1/config_data[19] cb_bit1/config_data[18] cb_bit1/config_data[17] cb_bit1/config_data[16] cb_bit1/config_data[15] cb_bit1/config_data[14] cb_bit1/config_data[13] cb_bit1/config_data[12] cb_bit1/config_data[11] cb_bit1/config_data[10] cb_bit1/config_data[9] cb_bit1/config_data[8] cb_bit1/config_data[7] cb_bit1/config_data[6] cb_bit1/config_data[5] cb_bit1/config_data[4] cb_bit1/config_data[3] cb_bit1/config_data[2] cb_bit1/config_data[1] cb_bit1/config_data[0] cb_bit1/config_en cb_bit2/clk cb_bit2/reset cb_bit2/in_0[0] cb_bit2/in_1[0] cb_bit2/in_2[0] cb_bit2/in_3[0] cb_bit2/in_4[0] cb_bit2/in_5[0] cb_bit2/in_6[0] cb_bit2/in_7[0] cb_bit2/in_8[0] cb_bit2/in_9[0] cb_bit2/in_10[0] cb_bit2/in_11[0] cb_bit2/in_12[0] cb_bit2/in_13[0] cb_bit2/config_addr[31] cb_bit2/config_addr[30] cb_bit2/config_addr[29] cb_bit2/config_addr[28] cb_bit2/config_addr[27] cb_bit2/config_addr[26] cb_bit2/config_addr[25] cb_bit2/config_addr[24] cb_bit2/config_addr[23] cb_bit2/config_addr[22] cb_bit2/config_addr[21] cb_bit2/config_addr[20] cb_bit2/config_addr[19] cb_bit2/config_addr[18] cb_bit2/config_addr[17] cb_bit2/config_addr[16] cb_bit2/config_addr[15] cb_bit2/config_addr[14] cb_bit2/config_addr[13] cb_bit2/config_addr[12] cb_bit2/config_addr[11] cb_bit2/config_addr[10] cb_bit2/config_addr[9] cb_bit2/config_addr[8] cb_bit2/config_addr[7] cb_bit2/config_addr[6] cb_bit2/config_addr[5] cb_bit2/config_addr[4] cb_bit2/config_addr[3] cb_bit2/config_addr[2] cb_bit2/config_addr[1] cb_bit2/config_addr[0] cb_bit2/config_data[31] cb_bit2/config_data[30] cb_bit2/config_data[29] cb_bit2/config_data[28] cb_bit2/config_data[27] cb_bit2/config_data[26] cb_bit2/config_data[25] cb_bit2/config_data[24] cb_bit2/config_data[23] cb_bit2/config_data[22] cb_bit2/config_data[21] cb_bit2/config_data[20] cb_bit2/config_data[19] cb_bit2/config_data[18] cb_bit2/config_data[17] cb_bit2/config_data[16] cb_bit2/config_data[15] cb_bit2/config_data[14] cb_bit2/config_data[13] cb_bit2/config_data[12] cb_bit2/config_data[11] cb_bit2/config_data[10] cb_bit2/config_data[9] cb_bit2/config_data[8] cb_bit2/config_data[7] cb_bit2/config_data[6] cb_bit2/config_data[5] cb_bit2/config_data[4] cb_bit2/config_data[3] cb_bit2/config_data[2] cb_bit2/config_data[1] cb_bit2/config_data[0] cb_bit2/config_en cb_cg_en/clk cb_cg_en/reset cb_cg_en/in_0[0] cb_cg_en/in_1[0] cb_cg_en/in_2[0] cb_cg_en/in_3[0] cb_cg_en/in_4[0] cb_cg_en/in_5[0] cb_cg_en/in_6[0] cb_cg_en/in_7[0] cb_cg_en/in_8[0] cb_cg_en/in_9[0] cb_cg_en/in_10[0] cb_cg_en/in_11[0] cb_cg_en/in_12[0] cb_cg_en/in_13[0] cb_cg_en/config_addr[31] cb_cg_en/config_addr[30] cb_cg_en/config_addr[29] cb_cg_en/config_addr[28] cb_cg_en/config_addr[27] cb_cg_en/config_addr[26] cb_cg_en/config_addr[25] cb_cg_en/config_addr[24] cb_cg_en/config_addr[23] cb_cg_en/config_addr[22] cb_cg_en/config_addr[21] cb_cg_en/config_addr[20] cb_cg_en/config_addr[19] cb_cg_en/config_addr[18] cb_cg_en/config_addr[17] cb_cg_en/config_addr[16] cb_cg_en/config_addr[15] cb_cg_en/config_addr[14] cb_cg_en/config_addr[13] cb_cg_en/config_addr[12] cb_cg_en/config_addr[11] cb_cg_en/config_addr[10] cb_cg_en/config_addr[9]      cb_cg_en/config_addr[8] cb_cg_en/config_addr[7] cb_cg_en/config_addr[6] cb_cg_en/config_addr[5] cb_cg_en/config_addr[4] cb_cg_en/config_addr[3] cb_cg_en/config_addr[2] cb_cg_en/config_addr[1] cb_cg_en/config_addr[0] cb_cg_en/config_data[31] cb_cg_en/config_data[30] cb_cg_en/config_data[29] cb_cg_en/config_data[28] cb_cg_en/config_data[27] cb_cg_en/config_data[26] cb_cg_en/config_data[25] cb_cg_en/config_data[24] cb_cg_en/config_data[23] cb_cg_en/config_data[22] cb_cg_en/config_data[21] cb_cg_en/config_data[20] cb_cg_en/config_data[19] cb_cg_en/config_data[18] cb_cg_en/config_data[17] cb_cg_en/config_data[16] cb_cg_en/config_data[15] cb_cg_en/config_data[14] cb_cg_en/config_data[13] cb_cg_en/config_data[12] cb_cg_en/config_data[11] cb_cg_en/config_data[10] cb_cg_en/config_data[9] cb_cg_en/config_data[8] cb_cg_en/config_data[7] cb_cg_en/config_data[6] cb_cg_en/config_data[5] cb_cg_en/config_data[4] cb_cg_en/config_data[3] cb_cg_en/config_data[2] cb_cg_en/config_data[1] cb_cg_en/config_data[0] cb_cg_en/config_en}]
set_false_path  -through $__coll_44   -through $__coll_45  
set_max_delay 3  -to [get_ports {read_data[31] read_data[30] read_data[29] read_data[28] read_data[27] read_data[26] read_data[25] read_data[24] read_data[23] read_data[22] read_data[21] read_data[20] read_data[19] read_data[18] read_data[17] read_data[16] read_data[15] read_data[14] read_data[13] read_data[12] read_data[11] read_data[10] read_data[9] read_data[8] read_data[7] read_data[6] read_data[5] read_data[4] read_data[3] read_data[2] read_data[1] read_data[0]}] 
group_path -name REGIN -from [get_ports {config_addr[31] config_addr[30] config_addr[29] config_addr[28] config_addr[27] config_addr[26] config_addr[25] config_addr[24] config_addr[23] config_addr[22] config_addr[21] config_addr[20] config_addr[19] config_addr[18] config_addr[17] config_addr[16] config_addr[15] config_addr[14] config_addr[13] config_addr[12] config_addr[11] config_addr[10] config_addr[9] config_addr[8] config_addr[7] config_addr[6] config_addr[5] config_addr[4] config_addr[3] config_addr[2] config_addr[1] config_addr[0] config_data[31] config_data[30] config_data[29] config_data[28] config_data[27] config_data[26] config_data[25] config_data[24] config_data[23] config_data[22] config_data[21] config_data[20] config_data[19] config_data[18] config_data[17] config_data[16] config_data[15] config_data[14] config_data[13] config_data[12] config_data[11] config_data[10] config_data[9] config_data[8] config_data[7] config_data[6] config_data[5] config_data[4] config_data[3] config_data[2] config_data[1] config_data[0] config_read config_write in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0] in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] gin_0 gin_1 gin_2 gin_3 reset tile_id[15] tile_id[14] tile_id[13] tile_id[12] tile_id[11] tile_id[10] tile_id[9] tile_id[8] tile_id[7] tile_id[6] tile_id[5] tile_id[4] tile_id[3] tile_id[2] tile_id[1] tile_id[0]}] 
group_path -name REGOUT -to [get_ports {out_BUS1_S0_T0[0] out_BUS1_S0_T1[0] out_BUS1_S0_T2[0] out_BUS1_S0_T3[0] out_BUS1_S0_T4[0] out_BUS1_S1_T0[0] out_BUS1_S1_T1[0] out_BUS1_S1_T2[0] out_BUS1_S1_T3[0] out_BUS1_S1_T4[0] out_BUS1_S2_T0[0] out_BUS1_S2_T1[0] out_BUS1_S2_T2[0] out_BUS1_S2_T3[0] out_BUS1_S2_T4[0] out_BUS1_S3_T0[0] out_BUS1_S3_T1[0] out_BUS1_S3_T2[0] out_BUS1_S3_T3[0] out_BUS1_S3_T4[0] out_BUS16_S0_T0[15] out_BUS16_S0_T0[14] out_BUS16_S0_T0[13] out_BUS16_S0_T0[12] out_BUS16_S0_T0[11] out_BUS16_S0_T0[10] out_BUS16_S0_T0[9] out_BUS16_S0_T0[8] out_BUS16_S0_T0[7] out_BUS16_S0_T0[6] out_BUS16_S0_T0[5] out_BUS16_S0_T0[4] out_BUS16_S0_T0[3] out_BUS16_S0_T0[2] out_BUS16_S0_T0[1] out_BUS16_S0_T0[0] out_BUS16_S0_T1[15] out_BUS16_S0_T1[14] out_BUS16_S0_T1[13] out_BUS16_S0_T1[12] out_BUS16_S0_T1[11] out_BUS16_S0_T1[10] out_BUS16_S0_T1[9] out_BUS16_S0_T1[8] out_BUS16_S0_T1[7] out_BUS16_S0_T1[6] out_BUS16_S0_T1[5] out_BUS16_S0_T1[4] out_BUS16_S0_T1[3] out_BUS16_S0_T1[2] out_BUS16_S0_T1[1] out_BUS16_S0_T1[0] out_BUS16_S0_T2[15] out_BUS16_S0_T2[14] out_BUS16_S0_T2[13] out_BUS16_S0_T2[12] out_BUS16_S0_T2[11] out_BUS16_S0_T2[10] out_BUS16_S0_T2[9] out_BUS16_S0_T2[8] out_BUS16_S0_T2[7] out_BUS16_S0_T2[6] out_BUS16_S0_T2[5] out_BUS16_S0_T2[4] out_BUS16_S0_T2[3] out_BUS16_S0_T2[2] out_BUS16_S0_T2[1] out_BUS16_S0_T2[0] out_BUS16_S0_T3[15] out_BUS16_S0_T3[14] out_BUS16_S0_T3[13] out_BUS16_S0_T3[12] out_BUS16_S0_T3[11] out_BUS16_S0_T3[10] out_BUS16_S0_T3[9] out_BUS16_S0_T3[8] out_BUS16_S0_T3[7] out_BUS16_S0_T3[6] out_BUS16_S0_T3[5] out_BUS16_S0_T3[4] out_BUS16_S0_T3[3] out_BUS16_S0_T3[2] out_BUS16_S0_T3[1] out_BUS16_S0_T3[0] out_BUS16_S0_T4[15] out_BUS16_S0_T4[14] out_BUS16_S0_T4[13] out_BUS16_S0_T4[12] out_BUS16_S0_T4[11] out_BUS16_S0_T4[10] out_BUS16_S0_T4[9] out_BUS16_S0_T4[8] out_BUS16_S0_T4[7] out_BUS16_S0_T4[6] out_BUS16_S0_T4[5] out_BUS16_S0_T4[4] out_BUS16_S0_T4[3] out_BUS16_S0_T4[2] out_BUS16_S0_T4[1] out_BUS16_S0_T4[0] out_BUS16_S1_T0[15] out_BUS16_S1_T0[14] out_BUS16_S1_T0[13] out_BUS16_S1_T0[12] out_BUS16_S1_T0[11] out_BUS16_S1_T0[10] out_BUS16_S1_T0[9] out_BUS16_S1_T0[8] out_BUS16_S1_T0[7] out_BUS16_S1_T0[6] out_BUS16_S1_T0[5] out_BUS16_S1_T0[4] out_BUS16_S1_T0[3] out_BUS16_S1_T0[2] out_BUS16_S1_T0[1] out_BUS16_S1_T0[0] out_BUS16_S1_T1[15] out_BUS16_S1_T1[14] out_BUS16_S1_T1[13] out_BUS16_S1_T1[12] out_BUS16_S1_T1[11] out_BUS16_S1_T1[10] out_BUS16_S1_T1[9] out_BUS16_S1_T1[8] out_BUS16_S1_T1[7] out_BUS16_S1_T1[6] out_BUS16_S1_T1[5] out_BUS16_S1_T1[4] out_BUS16_S1_T1[3] out_BUS16_S1_T1[2] out_BUS16_S1_T1[1] out_BUS16_S1_T1[0] out_BUS16_S1_T2[15] out_BUS16_S1_T2[14] out_BUS16_S1_T2[13] out_BUS16_S1_T2[12] out_BUS16_S1_T2[11] out_BUS16_S1_T2[10] out_BUS16_S1_T2[9] out_BUS16_S1_T2[8] out_BUS16_S1_T2[7] out_BUS16_S1_T2[6] out_BUS16_S1_T2[5] out_BUS16_S1_T2[4] out_BUS16_S1_T2[3] out_BUS16_S1_T2[2] out_BUS16_S1_T2[1] out_BUS16_S1_T2[0] out_BUS16_S1_T3[15] out_BUS16_S1_T3[14] out_BUS16_S1_T3[13] out_BUS16_S1_T3[12] out_BUS16_S1_T3[11] out_BUS16_S1_T3[10] out_BUS16_S1_T3[9] out_BUS16_S1_T3[8] out_BUS16_S1_T3[7] out_BUS16_S1_T3[6] out_BUS16_S1_T3[5] out_BUS16_S1_T3[4] out_BUS16_S1_T3[3] out_BUS16_S1_T3[2] out_BUS16_S1_T3[1] out_BUS16_S1_T3[0] out_BUS16_S1_T4[15] out_BUS16_S1_T4[14] out_BUS16_S1_T4[13] out_BUS16_S1_T4[12] out_BUS16_S1_T4[11] out_BUS16_S1_T4[10] out_BUS16_S1_T4[9] out_BUS16_S1_T4[8] out_BUS16_S1_T4[7] out_BUS16_S1_T4[6] out_BUS16_S1_T4[5] out_BUS16_S1_T4[4] out_BUS16_S1_T4[3] out_BUS16_S1_T4[2] out_BUS16_S1_T4[1] out_BUS16_S1_T4[0] out_BUS16_S2_T0[15] out_BUS16_S2_T0[14] out_BUS16_S2_T0[13] out_BUS16_S2_T0[12] out_BUS16_S2_T0[11] out_BUS16_S2_T0[10] out_BUS16_S2_T0[9] out_BUS16_S2_T0[8] out_BUS16_S2_T0[7] out_BUS16_S2_T0[6] out_BUS16_S2_T0[5] out_BUS16_S2_T0[4] out_BUS16_S2_T0[3] out_BUS16_S2_T0[2] out_BUS16_S2_T0[1] out_BUS16_S2_T0[0] out_BUS16_S2_T1[15] out_BUS16_S2_T1[14] out_BUS16_S2_T1[13] out_BUS16_S2_T1[12] out_BUS16_S2_T1[11] out_BUS16_S2_T1[10] out_BUS16_S2_T1[9] out_BUS16_S2_T1[8] out_BUS16_S2_T1[7] out_BUS16_S2_T1[6] out_BUS16_S2_T1[5] out_BUS16_S2_T1[4] out_BUS16_S2_T1[3] out_BUS16_S2_T1[2] out_BUS16_S2_T1[1] out_BUS16_S2_T1[0] out_BUS16_S2_T2[15] out_BUS16_S2_T2[14] out_BUS16_S2_T2[13] out_BUS16_S2_T2[12] out_BUS16_S2_T2[11] out_BUS16_S2_T2[10] out_BUS16_S2_T2[9] out_BUS16_S2_T2[8] out_BUS16_S2_T2[7] out_BUS16_S2_T2[6] out_BUS16_S2_T2[5] out_BUS16_S2_T2[4] out_BUS16_S2_T2[3] out_BUS16_S2_T2[2] out_BUS16_S2_T2[1] out_BUS16_S2_T2[0] out_BUS16_S2_T3[15] out_BUS16_S2_T3[14] out_BUS16_S2_T3[13] out_BUS16_S2_T3[12] out_BUS16_S2_T3[11] out_BUS16_S2_T3[10] out_BUS16_S2_T3[9] out_BUS16_S2_T3[8] out_BUS16_S2_T3[7] out_BUS16_S2_T3[6] out_BUS16_S2_T3[5] out_BUS16_S2_T3[4] out_BUS16_S2_T3[3] out_BUS16_S2_T3[2] out_BUS16_S2_T3[1] out_BUS16_S2_T3[0] out_BUS16_S2_T4[15] out_BUS16_S2_T4[14] out_BUS16_S2_T4[13] out_BUS16_S2_T4[12] out_BUS16_S2_T4[11] out_BUS16_S2_T4[10] out_BUS16_S2_T4[9] out_BUS16_S2_T4[8] out_BUS16_S2_T4[7] out_BUS16_S2_T4[6] out_BUS16_S2_T4[5] out_BUS16_S2_T4[4] out_BUS16_S2_T4[3] out_BUS16_S2_T4[2] out_BUS16_S2_T4[1] out_BUS16_S2_T4[0] out_BUS16_S3_T0[15] out_BUS16_S3_T0[14] out_BUS16_S3_T0[13] out_BUS16_S3_T0[12] out_BUS16_S3_T0[11] out_BUS16_S3_T0[10] out_BUS16_S3_T0[9] out_BUS16_S3_T0[8] out_BUS16_S3_T0[7] out_BUS16_S3_T0[6] out_BUS16_S3_T0[5] out_BUS16_S3_T0[4] out_BUS16_S3_T0[3] out_BUS16_S3_T0[2] out_BUS16_S3_T0[1] out_BUS16_S3_T0[0] out_BUS16_S3_T1[15] out_BUS16_S3_T1[14] out_BUS16_S3_T1[13] out_BUS16_S3_T1[12] out_BUS16_S3_T1[11] out_BUS16_S3_T1[10] out_BUS16_S3_T1[9] out_BUS16_S3_T1[8] out_BUS16_S3_T1[7] out_BUS16_S3_T1[6] out_BUS16_S3_T1[5] out_BUS16_S3_T1[4] out_BUS16_S3_T1[3] out_BUS16_S3_T1[2] out_BUS16_S3_T1[1] out_BUS16_S3_T1[0] out_BUS16_S3_T2[15] out_BUS16_S3_T2[14] out_BUS16_S3_T2[13] out_BUS16_S3_T2[12] out_BUS16_S3_T2[11] out_BUS16_S3_T2[10] out_BUS16_S3_T2[9] out_BUS16_S3_T2[8] out_BUS16_S3_T2[7] out_BUS16_S3_T2[6] out_BUS16_S3_T2[5] out_BUS16_S3_T2[4] out_BUS16_S3_T2[3] out_BUS16_S3_T2[2] out_BUS16_S3_T2[1] out_BUS16_S3_T2[0] out_BUS16_S3_T3[15] out_BUS16_S3_T3[14] out_BUS16_S3_T3[13] out_BUS16_S3_T3[12] out_BUS16_S3_T3[11] out_BUS16_S3_T3[10] out_BUS16_S3_T3[9] out_BUS16_S3_T3[8] out_BUS16_S3_T3[7] out_BUS16_S3_T3[6] out_BUS16_S3_T3[5] out_BUS16_S3_T3[4] out_BUS16_S3_T3[3] out_BUS16_S3_T3[2] out_BUS16_S3_T3[1] out_BUS16_S3_T3[0] out_BUS16_S3_T4[15] out_BUS16_S3_T4[14] out_BUS16_S3_T4[13] out_BUS16_S3_T4[12] out_BUS16_S3_T4[11] out_BUS16_S3_T4[10] out_BUS16_S3_T4[9] out_BUS16_S3_T4[8] out_BUS16_S3_T4[7] out_BUS16_S3_T4[6] out_BUS16_S3_T4[5] out_BUS16_S3_T4[4] out_BUS16_S3_T4[3] out_BUS16_S3_T4[2] out_BUS16_S3_T4[1] out_BUS16_S3_T4[0] gout read_data[31] read_data[30] read_data[29] read_data[28] read_data[27] read_data[26] read_data[25] read_data[24] read_data[23] read_data[22] read_data[21] read_data[20] read_data[19] read_data[18] read_data[17] read_data[16] read_data[15] read_data[14] read_data[13] read_data[12] read_data[11] read_data[10] read_data[9] read_data[8] read_data[7] read_data[6] read_data[5] read_data[4] read_data[3] read_data[2] read_data[1] read_data[0]}] 
set __coll_50 [get_ports {out_BUS1_S0_T0[0] out_BUS1_S0_T1[0] out_BUS1_S0_T2[0] out_BUS1_S0_T3[0] out_BUS1_S0_T4[0] out_BUS1_S1_T0[0] out_BUS1_S1_T1[0] out_BUS1_S1_T2[0] out_BUS1_S1_T3[0] out_BUS1_S1_T4[0] out_BUS1_S2_T0[0] out_BUS1_S2_T1[0] out_BUS1_S2_T2[0] out_BUS1_S2_T3[0] out_BUS1_S2_T4[0] out_BUS1_S3_T0[0] out_BUS1_S3_T1[0] out_BUS1_S3_T2[0] out_BUS1_S3_T3[0] out_BUS1_S3_T4[0] out_BUS16_S0_T0[15] out_BUS16_S0_T0[14] out_BUS16_S0_T0[13] out_BUS16_S0_T0[12] out_BUS16_S0_T0[11] out_BUS16_S0_T0[10] out_BUS16_S0_T0[9] out_BUS16_S0_T0[8] out_BUS16_S0_T0[7] out_BUS16_S0_T0[6] out_BUS16_S0_T0[5] out_BUS16_S0_T0[4] out_BUS16_S0_T0[3] out_BUS16_S0_T0[2] out_BUS16_S0_T0[1] out_BUS16_S0_T0[0] out_BUS16_S0_T1[15] out_BUS16_S0_T1[14] out_BUS16_S0_T1[13] out_BUS16_S0_T1[12] out_BUS16_S0_T1[11] out_BUS16_S0_T1[10] out_BUS16_S0_T1[9] out_BUS16_S0_T1[8] out_BUS16_S0_T1[7] out_BUS16_S0_T1[6] out_BUS16_S0_T1[5] out_BUS16_S0_T1[4] out_BUS16_S0_T1[3] out_BUS16_S0_T1[2] out_BUS16_S0_T1[1] out_BUS16_S0_T1[0] out_BUS16_S0_T2[15] out_BUS16_S0_T2[14] out_BUS16_S0_T2[13] out_BUS16_S0_T2[12] out_BUS16_S0_T2[11] out_BUS16_S0_T2[10] out_BUS16_S0_T2[9] out_BUS16_S0_T2[8] out_BUS16_S0_T2[7] out_BUS16_S0_T2[6] out_BUS16_S0_T2[5] out_BUS16_S0_T2[4] out_BUS16_S0_T2[3] out_BUS16_S0_T2[2] out_BUS16_S0_T2[1] out_BUS16_S0_T2[0] out_BUS16_S0_T3[15] out_BUS16_S0_T3[14] out_BUS16_S0_T3[13] out_BUS16_S0_T3[12] out_BUS16_S0_T3[11] out_BUS16_S0_T3[10] out_BUS16_S0_T3[9] out_BUS16_S0_T3[8] out_BUS16_S0_T3[7] out_BUS16_S0_T3[6] out_BUS16_S0_T3[5] out_BUS16_S0_T3[4] out_BUS16_S0_T3[3] out_BUS16_S0_T3[2] out_BUS16_S0_T3[1] out_BUS16_S0_T3[0] out_BUS16_S0_T4[15] out_BUS16_S0_T4[14] out_BUS16_S0_T4[13] out_BUS16_S0_T4[12] out_BUS16_S0_T4[11] out_BUS16_S0_T4[10] out_BUS16_S0_T4[9] out_BUS16_S0_T4[8] out_BUS16_S0_T4[7] out_BUS16_S0_T4[6] out_BUS16_S0_T4[5] out_BUS16_S0_T4[4] out_BUS16_S0_T4[3] out_BUS16_S0_T4[2] out_BUS16_S0_T4[1] out_BUS16_S0_T4[0] out_BUS16_S1_T0[15] out_BUS16_S1_T0[14] out_BUS16_S1_T0[13] out_BUS16_S1_T0[12] out_BUS16_S1_T0[11] out_BUS16_S1_T0[10] out_BUS16_S1_T0[9] out_BUS16_S1_T0[8] out_BUS16_S1_T0[7] out_BUS16_S1_T0[6] out_BUS16_S1_T0[5] out_BUS16_S1_T0[4] out_BUS16_S1_T0[3] out_BUS16_S1_T0[2] out_BUS16_S1_T0[1] out_BUS16_S1_T0[0] out_BUS16_S1_T1[15] out_BUS16_S1_T1[14] out_BUS16_S1_T1[13] out_BUS16_S1_T1[12] out_BUS16_S1_T1[11] out_BUS16_S1_T1[10] out_BUS16_S1_T1[9] out_BUS16_S1_T1[8] out_BUS16_S1_T1[7] out_BUS16_S1_T1[6] out_BUS16_S1_T1[5] out_BUS16_S1_T1[4] out_BUS16_S1_T1[3] out_BUS16_S1_T1[2] out_BUS16_S1_T1[1] out_BUS16_S1_T1[0] out_BUS16_S1_T2[15] out_BUS16_S1_T2[14] out_BUS16_S1_T2[13] out_BUS16_S1_T2[12] out_BUS16_S1_T2[11] out_BUS16_S1_T2[10] out_BUS16_S1_T2[9] out_BUS16_S1_T2[8] out_BUS16_S1_T2[7] out_BUS16_S1_T2[6] out_BUS16_S1_T2[5] out_BUS16_S1_T2[4] out_BUS16_S1_T2[3] out_BUS16_S1_T2[2] out_BUS16_S1_T2[1] out_BUS16_S1_T2[0] out_BUS16_S1_T3[15] out_BUS16_S1_T3[14] out_BUS16_S1_T3[13] out_BUS16_S1_T3[12] out_BUS16_S1_T3[11] out_BUS16_S1_T3[10] out_BUS16_S1_T3[9] out_BUS16_S1_T3[8] out_BUS16_S1_T3[7] out_BUS16_S1_T3[6] out_BUS16_S1_T3[5] out_BUS16_S1_T3[4] out_BUS16_S1_T3[3] out_BUS16_S1_T3[2] out_BUS16_S1_T3[1] out_BUS16_S1_T3[0] out_BUS16_S1_T4[15] out_BUS16_S1_T4[14] out_BUS16_S1_T4[13] out_BUS16_S1_T4[12] out_BUS16_S1_T4[11] out_BUS16_S1_T4[10] out_BUS16_S1_T4[9] out_BUS16_S1_T4[8] out_BUS16_S1_T4[7] out_BUS16_S1_T4[6] out_BUS16_S1_T4[5] out_BUS16_S1_T4[4] out_BUS16_S1_T4[3] out_BUS16_S1_T4[2] out_BUS16_S1_T4[1] out_BUS16_S1_T4[0] out_BUS16_S2_T0[15] out_BUS16_S2_T0[14] out_BUS16_S2_T0[13] out_BUS16_S2_T0[12] out_BUS16_S2_T0[11] out_BUS16_S2_T0[10] out_BUS16_S2_T0[9] out_BUS16_S2_T0[8] out_BUS16_S2_T0[7] out_BUS16_S2_T0[6] out_BUS16_S2_T0[5] out_BUS16_S2_T0[4] out_BUS16_S2_T0[3] out_BUS16_S2_T0[2] out_BUS16_S2_T0[1] out_BUS16_S2_T0[0] out_BUS16_S2_T1[15] out_BUS16_S2_T1[14] out_BUS16_S2_T1[13] out_BUS16_S2_T1[12] out_BUS16_S2_T1[11] out_BUS16_S2_T1[10] out_BUS16_S2_T1[9] out_BUS16_S2_T1[8] out_BUS16_S2_T1[7] out_BUS16_S2_T1[6] out_BUS16_S2_T1[5] out_BUS16_S2_T1[4] out_BUS16_S2_T1[3] out_BUS16_S2_T1[2] out_BUS16_S2_T1[1] out_BUS16_S2_T1[0] out_BUS16_S2_T2[15] out_BUS16_S2_T2[14] out_BUS16_S2_T2[13] out_BUS16_S2_T2[12] out_BUS16_S2_T2[11] out_BUS16_S2_T2[10] out_BUS16_S2_T2[9] out_BUS16_S2_T2[8] out_BUS16_S2_T2[7] out_BUS16_S2_T2[6] out_BUS16_S2_T2[5] out_BUS16_S2_T2[4] out_BUS16_S2_T2[3] out_BUS16_S2_T2[2] out_BUS16_S2_T2[1] out_BUS16_S2_T2[0] out_BUS16_S2_T3[15] out_BUS16_S2_T3[14] out_BUS16_S2_T3[13] out_BUS16_S2_T3[12] out_BUS16_S2_T3[11] out_BUS16_S2_T3[10] out_BUS16_S2_T3[9] out_BUS16_S2_T3[8] out_BUS16_S2_T3[7] out_BUS16_S2_T3[6] out_BUS16_S2_T3[5] out_BUS16_S2_T3[4] out_BUS16_S2_T3[3] out_BUS16_S2_T3[2] out_BUS16_S2_T3[1] out_BUS16_S2_T3[0] out_BUS16_S2_T4[15] out_BUS16_S2_T4[14] out_BUS16_S2_T4[13] out_BUS16_S2_T4[12] out_BUS16_S2_T4[11] out_BUS16_S2_T4[10] out_BUS16_S2_T4[9] out_BUS16_S2_T4[8] out_BUS16_S2_T4[7] out_BUS16_S2_T4[6] out_BUS16_S2_T4[5] out_BUS16_S2_T4[4] out_BUS16_S2_T4[3] out_BUS16_S2_T4[2] out_BUS16_S2_T4[1] out_BUS16_S2_T4[0] out_BUS16_S3_T0[15] out_BUS16_S3_T0[14] out_BUS16_S3_T0[13] out_BUS16_S3_T0[12] out_BUS16_S3_T0[11] out_BUS16_S3_T0[10] out_BUS16_S3_T0[9] out_BUS16_S3_T0[8] out_BUS16_S3_T0[7] out_BUS16_S3_T0[6] out_BUS16_S3_T0[5] out_BUS16_S3_T0[4] out_BUS16_S3_T0[3] out_BUS16_S3_T0[2] out_BUS16_S3_T0[1] out_BUS16_S3_T0[0] out_BUS16_S3_T1[15] out_BUS16_S3_T1[14] out_BUS16_S3_T1[13] out_BUS16_S3_T1[12] out_BUS16_S3_T1[11] out_BUS16_S3_T1[10] out_BUS16_S3_T1[9] out_BUS16_S3_T1[8] out_BUS16_S3_T1[7] out_BUS16_S3_T1[6] out_BUS16_S3_T1[5] out_BUS16_S3_T1[4] out_BUS16_S3_T1[3] out_BUS16_S3_T1[2] out_BUS16_S3_T1[1] out_BUS16_S3_T1[0] out_BUS16_S3_T2[15] out_BUS16_S3_T2[14] out_BUS16_S3_T2[13] out_BUS16_S3_T2[12] out_BUS16_S3_T2[11] out_BUS16_S3_T2[10] out_BUS16_S3_T2[9] out_BUS16_S3_T2[8] out_BUS16_S3_T2[7] out_BUS16_S3_T2[6] out_BUS16_S3_T2[5] out_BUS16_S3_T2[4] out_BUS16_S3_T2[3] out_BUS16_S3_T2[2] out_BUS16_S3_T2[1] out_BUS16_S3_T2[0] out_BUS16_S3_T3[15] out_BUS16_S3_T3[14] out_BUS16_S3_T3[13] out_BUS16_S3_T3[12] out_BUS16_S3_T3[11] out_BUS16_S3_T3[10] out_BUS16_S3_T3[9] out_BUS16_S3_T3[8] out_BUS16_S3_T3[7] out_BUS16_S3_T3[6] out_BUS16_S3_T3[5] out_BUS16_S3_T3[4] out_BUS16_S3_T3[3] out_BUS16_S3_T3[2] out_BUS16_S3_T3[1] out_BUS16_S3_T3[0] out_BUS16_S3_T4[15] out_BUS16_S3_T4[14] out_BUS16_S3_T4[13] out_BUS16_S3_T4[12] out_BUS16_S3_T4[11] out_BUS16_S3_T4[10] out_BUS16_S3_T4[9] out_BUS16_S3_T4[8] out_BUS16_S3_T4[7] out_BUS16_S3_T4[6] out_BUS16_S3_T4[5] out_BUS16_S3_T4[4] out_BUS16_S3_T4[3] out_BUS16_S3_T4[2] out_BUS16_S3_T4[1] out_BUS16_S3_T4[0] gout read_data[31] read_data[30] read_data[29] read_data[28] read_data[27] read_data[26] read_data[25] read_data[24] read_data[23] read_data[22] read_data[21] read_data[20] read_data[19] read_data[18] read_data[17] read_data[16] read_data[15] read_data[14] read_data[13] read_data[12] read_data[11] read_data[10] read_data[9] read_data[8] read_data[7] read_data[6] read_data[5] read_data[4] read_data[3] read_data[2] read_data[1] read_data[0]}]
group_path -name FEEDTHROUGH -from [get_ports {config_addr[31] config_addr[30] config_addr[29] config_addr[28] config_addr[27] config_addr[26] config_addr[25] config_addr[24] config_addr[23] config_addr[22] config_addr[21] config_addr[20] config_addr[19] config_addr[18] config_addr[17] config_addr[16] config_addr[15] config_addr[14] config_addr[13] config_addr[12] config_addr[11] config_addr[10] config_addr[9] config_addr[8] config_addr[7] config_addr[6] config_addr[5] config_addr[4] config_addr[3] config_addr[2] config_addr[1] config_addr[0] config_data[31] config_data[30] config_data[29] config_data[28] config_data[27] config_data[26] config_data[25] config_data[24] config_data[23] config_data[22] config_data[21] config_data[20] config_data[19] config_data[18] config_data[17] config_data[16] config_data[15] config_data[14] config_data[13] config_data[12] config_data[11] config_data[10] config_data[9] config_data[8] config_data[7] config_data[6] config_data[5] config_data[4] config_data[3] config_data[2] config_data[1] config_data[0] config_read config_write in_BUS1_S0_T0[0] in_BUS1_S0_T1[0] in_BUS1_S0_T2[0] in_BUS1_S0_T3[0] in_BUS1_S0_T4[0] in_BUS1_S1_T0[0] in_BUS1_S1_T1[0] in_BUS1_S1_T2[0] in_BUS1_S1_T3[0] in_BUS1_S1_T4[0] in_BUS1_S2_T0[0] in_BUS1_S2_T1[0] in_BUS1_S2_T2[0] in_BUS1_S2_T3[0] in_BUS1_S2_T4[0] in_BUS1_S3_T0[0] in_BUS1_S3_T1[0] in_BUS1_S3_T2[0] in_BUS1_S3_T3[0] in_BUS1_S3_T4[0] in_BUS16_S0_T0[15] in_BUS16_S0_T0[14] in_BUS16_S0_T0[13] in_BUS16_S0_T0[12] in_BUS16_S0_T0[11] in_BUS16_S0_T0[10] in_BUS16_S0_T0[9] in_BUS16_S0_T0[8] in_BUS16_S0_T0[7] in_BUS16_S0_T0[6] in_BUS16_S0_T0[5] in_BUS16_S0_T0[4] in_BUS16_S0_T0[3] in_BUS16_S0_T0[2] in_BUS16_S0_T0[1] in_BUS16_S0_T0[0] in_BUS16_S0_T1[15] in_BUS16_S0_T1[14] in_BUS16_S0_T1[13] in_BUS16_S0_T1[12] in_BUS16_S0_T1[11] in_BUS16_S0_T1[10] in_BUS16_S0_T1[9] in_BUS16_S0_T1[8] in_BUS16_S0_T1[7] in_BUS16_S0_T1[6] in_BUS16_S0_T1[5] in_BUS16_S0_T1[4] in_BUS16_S0_T1[3] in_BUS16_S0_T1[2] in_BUS16_S0_T1[1] in_BUS16_S0_T1[0] in_BUS16_S0_T2[15] in_BUS16_S0_T2[14] in_BUS16_S0_T2[13] in_BUS16_S0_T2[12] in_BUS16_S0_T2[11] in_BUS16_S0_T2[10] in_BUS16_S0_T2[9] in_BUS16_S0_T2[8] in_BUS16_S0_T2[7] in_BUS16_S0_T2[6] in_BUS16_S0_T2[5] in_BUS16_S0_T2[4] in_BUS16_S0_T2[3] in_BUS16_S0_T2[2] in_BUS16_S0_T2[1] in_BUS16_S0_T2[0] in_BUS16_S0_T3[15] in_BUS16_S0_T3[14] in_BUS16_S0_T3[13] in_BUS16_S0_T3[12] in_BUS16_S0_T3[11] in_BUS16_S0_T3[10] in_BUS16_S0_T3[9] in_BUS16_S0_T3[8] in_BUS16_S0_T3[7] in_BUS16_S0_T3[6] in_BUS16_S0_T3[5] in_BUS16_S0_T3[4] in_BUS16_S0_T3[3] in_BUS16_S0_T3[2] in_BUS16_S0_T3[1] in_BUS16_S0_T3[0] in_BUS16_S0_T4[15] in_BUS16_S0_T4[14] in_BUS16_S0_T4[13] in_BUS16_S0_T4[12] in_BUS16_S0_T4[11] in_BUS16_S0_T4[10] in_BUS16_S0_T4[9] in_BUS16_S0_T4[8] in_BUS16_S0_T4[7] in_BUS16_S0_T4[6] in_BUS16_S0_T4[5] in_BUS16_S0_T4[4] in_BUS16_S0_T4[3] in_BUS16_S0_T4[2] in_BUS16_S0_T4[1] in_BUS16_S0_T4[0] in_BUS16_S1_T0[15] in_BUS16_S1_T0[14] in_BUS16_S1_T0[13] in_BUS16_S1_T0[12] in_BUS16_S1_T0[11] in_BUS16_S1_T0[10] in_BUS16_S1_T0[9] in_BUS16_S1_T0[8] in_BUS16_S1_T0[7] in_BUS16_S1_T0[6] in_BUS16_S1_T0[5] in_BUS16_S1_T0[4] in_BUS16_S1_T0[3] in_BUS16_S1_T0[2] in_BUS16_S1_T0[1] in_BUS16_S1_T0[0] in_BUS16_S1_T1[15] in_BUS16_S1_T1[14] in_BUS16_S1_T1[13] in_BUS16_S1_T1[12] in_BUS16_S1_T1[11] in_BUS16_S1_T1[10] in_BUS16_S1_T1[9] in_BUS16_S1_T1[8] in_BUS16_S1_T1[7] in_BUS16_S1_T1[6] in_BUS16_S1_T1[5] in_BUS16_S1_T1[4] in_BUS16_S1_T1[3] in_BUS16_S1_T1[2] in_BUS16_S1_T1[1] in_BUS16_S1_T1[0] in_BUS16_S1_T2[15] in_BUS16_S1_T2[14] in_BUS16_S1_T2[13] in_BUS16_S1_T2[12] in_BUS16_S1_T2[11] in_BUS16_S1_T2[10] in_BUS16_S1_T2[9] in_BUS16_S1_T2[8] in_BUS16_S1_T2[7] in_BUS16_S1_T2[6] in_BUS16_S1_T2[5] in_BUS16_S1_T2[4] in_BUS16_S1_T2[3] in_BUS16_S1_T2[2] in_BUS16_S1_T2[1] in_BUS16_S1_T2[0] in_BUS16_S1_T3[15] in_BUS16_S1_T3[14] in_BUS16_S1_T3[13] in_BUS16_S1_T3[12] in_BUS16_S1_T3[11] in_BUS16_S1_T3[10] in_BUS16_S1_T3[9] in_BUS16_S1_T3[8] in_BUS16_S1_T3[7] in_BUS16_S1_T3[6] in_BUS16_S1_T3[5] in_BUS16_S1_T3[4] in_BUS16_S1_T3[3] in_BUS16_S1_T3[2] in_BUS16_S1_T3[1] in_BUS16_S1_T3[0] in_BUS16_S1_T4[15] in_BUS16_S1_T4[14] in_BUS16_S1_T4[13] in_BUS16_S1_T4[12] in_BUS16_S1_T4[11] in_BUS16_S1_T4[10] in_BUS16_S1_T4[9] in_BUS16_S1_T4[8] in_BUS16_S1_T4[7] in_BUS16_S1_T4[6] in_BUS16_S1_T4[5] in_BUS16_S1_T4[4] in_BUS16_S1_T4[3] in_BUS16_S1_T4[2] in_BUS16_S1_T4[1] in_BUS16_S1_T4[0] in_BUS16_S2_T0[15] in_BUS16_S2_T0[14] in_BUS16_S2_T0[13] in_BUS16_S2_T0[12] in_BUS16_S2_T0[11] in_BUS16_S2_T0[10] in_BUS16_S2_T0[9] in_BUS16_S2_T0[8] in_BUS16_S2_T0[7] in_BUS16_S2_T0[6] in_BUS16_S2_T0[5] in_BUS16_S2_T0[4] in_BUS16_S2_T0[3] in_BUS16_S2_T0[2] in_BUS16_S2_T0[1] in_BUS16_S2_T0[0] in_BUS16_S2_T1[15] in_BUS16_S2_T1[14] in_BUS16_S2_T1[13] in_BUS16_S2_T1[12] in_BUS16_S2_T1[11] in_BUS16_S2_T1[10] in_BUS16_S2_T1[9] in_BUS16_S2_T1[8] in_BUS16_S2_T1[7] in_BUS16_S2_T1[6] in_BUS16_S2_T1[5] in_BUS16_S2_T1[4] in_BUS16_S2_T1[3] in_BUS16_S2_T1[2] in_BUS16_S2_T1[1] in_BUS16_S2_T1[0] in_BUS16_S2_T2[15] in_BUS16_S2_T2[14] in_BUS16_S2_T2[13] in_BUS16_S2_T2[12] in_BUS16_S2_T2[11] in_BUS16_S2_T2[10] in_BUS16_S2_T2[9] in_BUS16_S2_T2[8] in_BUS16_S2_T2[7] in_BUS16_S2_T2[6] in_BUS16_S2_T2[5] in_BUS16_S2_T2[4] in_BUS16_S2_T2[3] in_BUS16_S2_T2[2] in_BUS16_S2_T2[1] in_BUS16_S2_T2[0] in_BUS16_S2_T3[15] in_BUS16_S2_T3[14] in_BUS16_S2_T3[13] in_BUS16_S2_T3[12] in_BUS16_S2_T3[11] in_BUS16_S2_T3[10] in_BUS16_S2_T3[9] in_BUS16_S2_T3[8] in_BUS16_S2_T3[7] in_BUS16_S2_T3[6] in_BUS16_S2_T3[5] in_BUS16_S2_T3[4] in_BUS16_S2_T3[3] in_BUS16_S2_T3[2] in_BUS16_S2_T3[1] in_BUS16_S2_T3[0] in_BUS16_S2_T4[15] in_BUS16_S2_T4[14] in_BUS16_S2_T4[13] in_BUS16_S2_T4[12] in_BUS16_S2_T4[11] in_BUS16_S2_T4[10] in_BUS16_S2_T4[9] in_BUS16_S2_T4[8] in_BUS16_S2_T4[7] in_BUS16_S2_T4[6] in_BUS16_S2_T4[5] in_BUS16_S2_T4[4] in_BUS16_S2_T4[3] in_BUS16_S2_T4[2] in_BUS16_S2_T4[1] in_BUS16_S2_T4[0] in_BUS16_S3_T0[15] in_BUS16_S3_T0[14] in_BUS16_S3_T0[13] in_BUS16_S3_T0[12] in_BUS16_S3_T0[11] in_BUS16_S3_T0[10] in_BUS16_S3_T0[9] in_BUS16_S3_T0[8] in_BUS16_S3_T0[7] in_BUS16_S3_T0[6] in_BUS16_S3_T0[5] in_BUS16_S3_T0[4] in_BUS16_S3_T0[3] in_BUS16_S3_T0[2] in_BUS16_S3_T0[1] in_BUS16_S3_T0[0] in_BUS16_S3_T1[15] in_BUS16_S3_T1[14] in_BUS16_S3_T1[13] in_BUS16_S3_T1[12] in_BUS16_S3_T1[11] in_BUS16_S3_T1[10] in_BUS16_S3_T1[9] in_BUS16_S3_T1[8] in_BUS16_S3_T1[7] in_BUS16_S3_T1[6] in_BUS16_S3_T1[5] in_BUS16_S3_T1[4] in_BUS16_S3_T1[3] in_BUS16_S3_T1[2] in_BUS16_S3_T1[1] in_BUS16_S3_T1[0] in_BUS16_S3_T2[15] in_BUS16_S3_T2[14] in_BUS16_S3_T2[13] in_BUS16_S3_T2[12] in_BUS16_S3_T2[11] in_BUS16_S3_T2[10] in_BUS16_S3_T2[9] in_BUS16_S3_T2[8] in_BUS16_S3_T2[7] in_BUS16_S3_T2[6] in_BUS16_S3_T2[5] in_BUS16_S3_T2[4] in_BUS16_S3_T2[3] in_BUS16_S3_T2[2] in_BUS16_S3_T2[1] in_BUS16_S3_T2[0] in_BUS16_S3_T3[15] in_BUS16_S3_T3[14] in_BUS16_S3_T3[13] in_BUS16_S3_T3[12] in_BUS16_S3_T3[11] in_BUS16_S3_T3[10] in_BUS16_S3_T3[9] in_BUS16_S3_T3[8] in_BUS16_S3_T3[7] in_BUS16_S3_T3[6] in_BUS16_S3_T3[5] in_BUS16_S3_T3[4] in_BUS16_S3_T3[3] in_BUS16_S3_T3[2] in_BUS16_S3_T3[1] in_BUS16_S3_T3[0] in_BUS16_S3_T4[15] in_BUS16_S3_T4[14] in_BUS16_S3_T4[13] in_BUS16_S3_T4[12] in_BUS16_S3_T4[11] in_BUS16_S3_T4[10] in_BUS16_S3_T4[9] in_BUS16_S3_T4[8] in_BUS16_S3_T4[7] in_BUS16_S3_T4[6] in_BUS16_S3_T4[5] in_BUS16_S3_T4[4] in_BUS16_S3_T4[3] in_BUS16_S3_T4[2] in_BUS16_S3_T4[1] in_BUS16_S3_T4[0] gin_0 gin_1 gin_2 gin_3 reset tile_id[15] tile_id[14] tile_id[13] tile_id[12] tile_id[11] tile_id[10] tile_id[9] tile_id[8] tile_id[7] tile_id[6] tile_id[5] tile_id[4] tile_id[3] tile_id[2] tile_id[1] tile_id[0]}]  -to $__coll_50  
set __coll_51 [get_pins {cb_data0/config_cb_reg_31_/CP cb_data0/config_cb_reg_30_/CP cb_data0/config_cb_reg_29_/CP cb_data0/config_cb_reg_28_/CP cb_data0/config_cb_reg_27_/CP cb_data0/config_cb_reg_26_/CP cb_data0/config_cb_reg_25_/CP cb_data0/config_cb_reg_24_/CP cb_data0/config_cb_reg_23_/CP cb_data0/config_cb_reg_22_/CP cb_data0/config_cb_reg_21_/CP cb_data0/config_cb_reg_20_/CP cb_data0/config_cb_reg_19_/CP cb_data0/config_cb_reg_18_/CP cb_data0/config_cb_reg_17_/CP cb_data0/config_cb_reg_16_/CP cb_data0/config_cb_reg_15_/CP cb_data0/config_cb_reg_14_/CP cb_data0/config_cb_reg_13_/CP cb_data0/config_cb_reg_12_/CP cb_data0/config_cb_reg_11_/CP cb_data0/config_cb_reg_10_/CP cb_data0/config_cb_reg_9_/CP cb_data0/config_cb_reg_8_/CP cb_data0/config_cb_reg_7_/CP cb_data0/config_cb_reg_6_/CP cb_data0/config_cb_reg_5_/CP cb_data0/config_cb_reg_4_/CP cb_data0/config_cb_reg_2_/CP cb_data0/config_cb_reg_1_/CP cb_data0/config_cb_reg_0_/CP cb_data0/config_cb_reg_3_/CP cb_data1/config_cb_reg_31_/CP cb_data1/config_cb_reg_30_/CP cb_data1/config_cb_reg_29_/CP cb_data1/config_cb_reg_28_/CP cb_data1/config_cb_reg_27_/CP cb_data1/config_cb_reg_26_/CP cb_data1/config_cb_reg_25_/CP cb_data1/config_cb_reg_24_/CP cb_data1/config_cb_reg_23_/CP cb_data1/config_cb_reg_22_/CP cb_data1/config_cb_reg_21_/CP cb_data1/config_cb_reg_20_/CP cb_data1/config_cb_reg_19_/CP cb_data1/config_cb_reg_18_/CP cb_data1/config_cb_reg_17_/CP cb_data1/config_cb_reg_16_/CP cb_data1/config_cb_reg_15_/CP cb_data1/config_cb_reg_14_/CP cb_data1/config_cb_reg_13_/CP cb_data1/config_cb_reg_12_/CP cb_data1/config_cb_reg_11_/CP cb_data1/config_cb_reg_10_/CP cb_data1/config_cb_reg_9_/CP cb_data1/config_cb_reg_8_/CP cb_data1/config_cb_reg_7_/CP cb_data1/config_cb_reg_6_/CP cb_data1/config_cb_reg_5_/CP cb_data1/config_cb_reg_4_/CP cb_data1/config_cb_reg_3_/CP cb_data1/config_cb_reg_2_/CP cb_data1/config_cb_reg_1_/CP cb_data1/config_cb_reg_0_/CP cb_bit0/config_cb_reg_31_/CP cb_bit0/config_cb_reg_30_/CP cb_bit0/config_cb_reg_29_/CP cb_bit0/config_cb_reg_28_/CP cb_bit0/config_cb_reg_27_/CP cb_bit0/config_cb_reg_26_/CP cb_bit0/config_cb_reg_25_/CP cb_bit0/config_cb_reg_24_/CP cb_bit0/config_cb_reg_23_/CP cb_bit0/config_cb_reg_22_/CP cb_bit0/config_cb_reg_21_/CP cb_bit0/config_cb_reg_20_/CP cb_bit0/config_cb_reg_19_/CP cb_bit0/config_cb_reg_18_/CP cb_bit0/config_cb_reg_17_/CP cb_bit0/config_cb_reg_16_/CP cb_bit0/config_cb_reg_15_/CP cb_bit0/config_cb_reg_14_/CP cb_bit0/config_cb_reg_13_/CP cb_bit0/config_cb_reg_12_/CP cb_bit0/config_cb_reg_11_/CP cb_bit0/config_cb_reg_10_/CP cb_bit0/config_cb_reg_9_/CP cb_bit0/config_cb_reg_8_/CP cb_bit0/config_cb_reg_7_/CP cb_bit0/config_cb_reg_6_/CP cb_bit0/config_cb_reg_5_/CP cb_bit0/config_cb_reg_4_/CP cb_bit0/config_cb_reg_1_/CP cb_bit0/config_cb_reg_2_/CP cb_bit0/config_cb_reg_0_/CP cb_bit0/config_cb_reg_3_/CP cb_bit1/config_cb_reg_31_/CP cb_bit1/config_cb_reg_30_/CP cb_bit1/config_cb_reg_29_/CP cb_bit1/config_cb_reg_28_/CP cb_bit1/config_cb_reg_27_/CP cb_bit1/config_cb_reg_26_/CP cb_bit1/config_cb_reg_25_/CP cb_bit1/config_cb_reg_24_/CP cb_bit1/config_cb_reg_23_/CP cb_bit1/config_cb_reg_22_/CP cb_bit1/config_cb_reg_21_/CP cb_bit1/config_cb_reg_20_/CP cb_bit1/config_cb_reg_19_/CP cb_bit1/config_cb_reg_18_/CP cb_bit1/config_cb_reg_17_/CP cb_bit1/config_cb_reg_16_/CP cb_bit1/config_cb_reg_15_/CP cb_bit1/config_cb_reg_14_/CP cb_bit1/config_cb_reg_13_/CP cb_bit1/config_cb_reg_12_/CP cb_bit1/config_cb_reg_11_/CP cb_bit1/config_cb_reg_10_/CP cb_bit1/config_cb_reg_9_/CP cb_bit1/config_cb_reg_8_/CP cb_bit1/config_cb_reg_7_/CP cb_bit1/config_cb_reg_6_/CP cb_bit1/config_cb_reg_5_/CP cb_bit1/config_cb_reg_4_/CP cb_bit1/config_cb_reg_1_/CP cb_bit1/config_cb_reg_2_/CP cb_bit1/config_cb_reg_0_/CP cb_bit1/config_cb_reg_3_/CP cb_bit2/config_cb_reg_31_/CP cb_bit2/config_cb_reg_30_/CP cb_bit2/config_cb_reg_29_/CP cb_bit2/config_cb_reg_28_/CP cb_bit2/config_cb_reg_27_/CP cb_bit2/config_cb_reg_26_/CP cb_bit2/config_cb_reg_25_/CP cb_bit2/config_cb_reg_24_/CP cb_bit2/config_cb_reg_23_/CP cb_bit2/config_cb_reg_22_/CP cb_bit2/config_cb_reg_21_/CP cb_bit2/config_cb_reg_20_/CP cb_bit2/config_cb_reg_19_/CP cb_bit2/config_cb_reg_18_/CP cb_bit2/config_cb_reg_17_/CP cb_bit2/config_cb_reg_16_/CP cb_bit2/config_cb_reg_15_/CP cb_bit2/config_cb_reg_14_/CP cb_bit2/config_cb_reg_13_/CP cb_bit2/config_cb_reg_12_/CP cb_bit2/config_cb_reg_11_/CP cb_bit2/config_cb_reg_10_/CP cb_bit2/config_cb_reg_9_/CP cb_bit2/config_cb_reg_8_/CP cb_bit2/config_cb_reg_7_/CP cb_bit2/config_cb_reg_6_/CP cb_bit2/config_cb_reg_5_/CP cb_bit2/config_cb_reg_4_/CP cb_bit2/config_cb_reg_1_/CP cb_bit2/config_cb_reg_2_/CP cb_bit2/config_cb_reg_0_/CP cb_bit2/config_cb_reg_3_/CP cb_cg_en/config_cb_reg_31_/CP cb_cg_en/config_cb_reg_30_/CP cb_cg_en/config_cb_reg_29_/CP cb_cg_en/config_cb_reg_28_/CP cb_cg_en/config_cb_reg_27_/CP cb_cg_en/config_cb_reg_26_/CP cb_cg_en/config_cb_reg_25_/CP cb_cg_en/config_cb_reg_24_/CP cb_cg_en/config_cb_reg_23_/CP cb_cg_en/config_cb_reg_22_/CP cb_cg_en/config_cb_reg_21_/CP cb_cg_en/config_cb_reg_20_/CP cb_cg_en/config_cb_reg_19_/CP cb_cg_en/config_cb_reg_18_/CP cb_cg_en/config_cb_reg_17_/CP cb_cg_en/config_cb_reg_16_/CP cb_cg_en/config_cb_reg_15_/CP cb_cg_en/config_cb_reg_14_/CP cb_cg_en/config_cb_reg_13_/CP cb_cg_en/config_cb_reg_12_/CP cb_cg_en/config_cb_reg_11_/CP cb_cg_en/config_cb_reg_10_/CP cb_cg_en/config_cb_reg_9_/CP cb_cg_en/config_cb_reg_8_/CP cb_cg_en/config_cb_reg_7_/CP cb_cg_en/config_cb_reg_6_/CP cb_cg_en/config_cb_reg_5_/CP cb_cg_en/config_cb_reg_4_/CP cb_cg_en/config_cb_reg_1_/CP cb_cg_en/config_cb_reg_0_/CP cb_cg_en/config_cb_reg_2_/CP cb_cg_en/config_cb_reg_3_/CP sb_wide/config_sb_reg_63_/CP sb_wide/config_sb_reg_62_/CP sb_wide/config_sb_reg_61_/CP sb_wide/config_sb_reg_60_/CP sb_wide/config_sb_reg_59_/CP sb_wide/config_sb_reg_58_/CP sb_wide/config_sb_reg_57_/CP sb_wide/config_sb_reg_56_/CP sb_wide/config_sb_reg_54_/CP sb_wide/config_sb_reg_53_/CP sb_wide/config_sb_reg_52_/CP sb_wide/config_sb_reg_51_/CP sb_wide/config_sb_reg_50_/CP sb_wide/config_sb_reg_49_/CP sb_wide/config_sb_reg_48_/CP sb_wide/config_sb_reg_47_/CP sb_wide/config_sb_reg_46_/CP sb_wide/config_sb_reg_45_/CP sb_wide/config_sb_reg_44_/CP sb_wide/config_sb_reg_43_/CP sb_wide/config_sb_reg_42_/CP sb_wide/config_sb_reg_41_/CP sb_wide/config_sb_reg_40_/CP sb_wide/config_sb_reg_39_/CP sb_wide/config_sb_reg_38_/CP sb_wide/config_sb_reg_32_/CP sb_wide/config_sb_reg_31_/CP sb_wide/config_sb_reg_30_/CP sb_wide/config_sb_reg_29_/CP sb_wide/config_sb_reg_28_/CP sb_wide/config_sb_reg_23_/CP sb_wide/config_sb_reg_22_/CP sb_wide/config_sb_reg_21_/CP sb_wide/config_sb_reg_20_/CP sb_wide/config_sb_reg_11_/CP sb_wide/config_sb_reg_10_/CP sb_wide/config_sb_reg_5_/CP sb_wide/config_sb_reg_4_/CP sb_wide/config_ungate_reg_31_/CP sb_wide/config_ungate_reg_30_/CP sb_wide/config_ungate_reg_29_/CP sb_wide/config_ungate_reg_28_/CP sb_wide/config_ungate_reg_27_/CP sb_wide/config_ungate_reg_26_/CP sb_wide/config_ungate_reg_25_/CP sb_wide/config_ungate_reg_24_/CP sb_wide/config_ungate_reg_23_/CP sb_wide/config_ungate_reg_22_/CP sb_wide/config_ungate_reg_21_/CP sb_wide/config_ungate_reg_20_/CP sb_wide/config_ungate_reg_19_/CP sb_wide/config_ungate_reg_18_/CP sb_wide/config_ungate_reg_17_/CP sb_wide/config_ungate_reg_16_/CP sb_wide/config_ungate_reg_15_/CP sb_wide/config_ungate_reg_14_/CP sb_wide/config_ungate_reg_13_/CP sb_wide/config_ungate_reg_12_/CP sb_wide/config_ungate_reg_11_/CP sb_wide/config_ungate_reg_10_/CP sb_wide/config_ungate_reg_9_/CP sb_wide/config_ungate_reg_8_/CP      sb_wide/config_ungate_reg_7_/CP sb_wide/config_ungate_reg_6_/CP sb_wide/config_ungate_reg_5_/CP sb_wide/config_ungate_reg_4_/CP sb_wide/config_ungate_reg_3_/CP sb_wide/config_ungate_reg_2_/CP sb_wide/config_ungate_reg_1_/CP sb_wide/config_ungate_reg_0_/CP sb_wide/out_0_0_id1_bar_reg_7_/CP sb_wide/out_0_0_id1_bar_reg_6_/CP sb_wide/out_0_0_id1_bar_reg_4_/CP sb_wide/out_0_0_id1_bar_reg_3_/CP sb_wide/out_0_0_id1_bar_reg_2_/CP sb_wide/out_0_0_id1_bar_reg_1_/CP sb_wide/out_0_2_id1_bar_reg_15_/CP sb_wide/out_0_2_id1_bar_reg_14_/CP sb_wide/out_0_2_id1_bar_reg_13_/CP sb_wide/out_0_2_id1_bar_reg_12_/CP sb_wide/out_0_2_id1_bar_reg_11_/CP sb_wide/out_0_2_id1_bar_reg_10_/CP sb_wide/out_0_2_id1_bar_reg_9_/CP sb_wide/out_0_2_id1_bar_reg_8_/CP sb_wide/out_0_2_id1_bar_reg_7_/CP sb_wide/out_0_2_id1_bar_reg_6_/CP sb_wide/out_0_2_id1_bar_reg_5_/CP sb_wide/out_0_2_id1_bar_reg_4_/CP sb_wide/out_0_2_id1_bar_reg_3_/CP sb_wide/out_0_2_id1_bar_reg_2_/CP sb_wide/out_0_2_id1_bar_reg_1_/CP sb_wide/out_0_2_id1_bar_reg_0_/CP sb_wide/out_0_4_id1_bar_reg_15_/CP sb_wide/out_0_4_id1_bar_reg_14_/CP sb_wide/out_0_4_id1_bar_reg_13_/CP sb_wide/out_0_4_id1_bar_reg_12_/CP sb_wide/out_0_4_id1_bar_reg_11_/CP sb_wide/out_0_4_id1_bar_reg_10_/CP sb_wide/out_0_4_id1_bar_reg_9_/CP sb_wide/out_0_4_id1_bar_reg_8_/CP sb_wide/out_0_4_id1_bar_reg_7_/CP sb_wide/out_0_4_id1_bar_reg_6_/CP sb_wide/out_0_4_id1_bar_reg_5_/CP sb_wide/out_0_4_id1_bar_reg_4_/CP sb_wide/out_0_4_id1_bar_reg_3_/CP sb_wide/out_0_4_id1_bar_reg_2_/CP sb_wide/out_0_4_id1_bar_reg_1_/CP sb_wide/out_0_4_id1_bar_reg_0_/CP sb_wide/out_1_0_id1_bar_reg_15_/CP sb_wide/out_1_0_id1_bar_reg_14_/CP sb_wide/out_1_0_id1_bar_reg_13_/CP sb_wide/out_1_0_id1_bar_reg_12_/CP sb_wide/out_1_0_id1_bar_reg_11_/CP sb_wide/out_1_0_id1_bar_reg_10_/CP sb_wide/out_1_0_id1_bar_reg_9_/CP sb_wide/out_1_0_id1_bar_reg_8_/CP sb_wide/out_1_0_id1_bar_reg_7_/CP sb_wide/out_1_0_id1_bar_reg_6_/CP sb_wide/out_1_0_id1_bar_reg_5_/CP sb_wide/out_1_0_id1_bar_reg_4_/CP sb_wide/out_1_0_id1_bar_reg_3_/CP sb_wide/out_1_0_id1_bar_reg_2_/CP sb_wide/out_1_0_id1_bar_reg_1_/CP sb_wide/out_1_0_id1_bar_reg_0_/CP sb_wide/out_1_1_id1_bar_reg_15_/CP sb_wide/out_1_1_id1_bar_reg_14_/CP sb_wide/out_1_1_id1_bar_reg_13_/CP sb_wide/out_1_1_id1_bar_reg_12_/CP sb_wide/out_1_1_id1_bar_reg_11_/CP sb_wide/out_1_1_id1_bar_reg_10_/CP sb_wide/out_1_1_id1_bar_reg_9_/CP sb_wide/out_1_1_id1_bar_reg_8_/CP sb_wide/out_1_1_id1_bar_reg_7_/CP sb_wide/out_1_1_id1_bar_reg_6_/CP sb_wide/out_1_1_id1_bar_reg_5_/CP sb_wide/out_1_1_id1_bar_reg_4_/CP sb_wide/out_1_1_id1_bar_reg_3_/CP sb_wide/out_1_1_id1_bar_reg_2_/CP sb_wide/out_1_1_id1_bar_reg_1_/CP sb_wide/out_1_1_id1_bar_reg_0_/CP sb_wide/out_2_0_id1_bar_reg_15_/CP sb_wide/out_2_0_id1_bar_reg_14_/CP sb_wide/out_2_0_id1_bar_reg_13_/CP sb_wide/out_2_0_id1_bar_reg_12_/CP sb_wide/out_2_0_id1_bar_reg_11_/CP sb_wide/out_2_0_id1_bar_reg_9_/CP sb_wide/out_2_0_id1_bar_reg_8_/CP sb_wide/out_2_0_id1_bar_reg_7_/CP sb_wide/out_2_0_id1_bar_reg_6_/CP sb_wide/out_2_0_id1_bar_reg_5_/CP sb_wide/out_2_0_id1_bar_reg_4_/CP sb_wide/out_2_0_id1_bar_reg_3_/CP sb_wide/out_2_0_id1_bar_reg_2_/CP sb_wide/out_2_0_id1_bar_reg_1_/CP sb_wide/out_2_1_id1_bar_reg_15_/CP sb_wide/out_2_1_id1_bar_reg_14_/CP sb_wide/out_2_1_id1_bar_reg_13_/CP sb_wide/out_2_1_id1_bar_reg_12_/CP sb_wide/out_2_1_id1_bar_reg_11_/CP sb_wide/out_2_1_id1_bar_reg_10_/CP sb_wide/out_2_1_id1_bar_reg_9_/CP sb_wide/out_2_1_id1_bar_reg_8_/CP sb_wide/out_2_1_id1_bar_reg_7_/CP sb_wide/out_2_1_id1_bar_reg_6_/CP sb_wide/out_2_1_id1_bar_reg_5_/CP sb_wide/out_2_1_id1_bar_reg_4_/CP sb_wide/out_2_1_id1_bar_reg_3_/CP sb_wide/out_2_1_id1_bar_reg_2_/CP sb_wide/out_2_1_id1_bar_reg_1_/CP sb_wide/out_2_1_id1_bar_reg_0_/CP sb_wide/out_2_2_id1_bar_reg_15_/CP sb_wide/out_2_2_id1_bar_reg_14_/CP sb_wide/out_2_2_id1_bar_reg_13_/CP sb_wide/out_2_2_id1_bar_reg_12_/CP sb_wide/out_2_2_id1_bar_reg_11_/CP sb_wide/out_2_2_id1_bar_reg_10_/CP sb_wide/out_2_2_id1_bar_reg_9_/CP sb_wide/out_2_2_id1_bar_reg_8_/CP sb_wide/out_2_2_id1_bar_reg_7_/CP sb_wide/out_2_2_id1_bar_reg_6_/CP sb_wide/out_2_2_id1_bar_reg_5_/CP sb_wide/out_2_2_id1_bar_reg_4_/CP sb_wide/out_2_2_id1_bar_reg_3_/CP sb_wide/out_2_2_id1_bar_reg_2_/CP sb_wide/out_2_2_id1_bar_reg_1_/CP sb_wide/out_2_2_id1_bar_reg_0_/CP sb_wide/out_3_0_id1_bar_reg_15_/CP sb_wide/out_3_0_id1_bar_reg_14_/CP sb_wide/out_3_0_id1_bar_reg_13_/CP sb_wide/out_3_0_id1_bar_reg_12_/CP sb_wide/out_3_0_id1_bar_reg_11_/CP sb_wide/out_3_0_id1_bar_reg_10_/CP sb_wide/out_3_0_id1_bar_reg_9_/CP sb_wide/out_3_0_id1_bar_reg_8_/CP sb_wide/out_3_0_id1_bar_reg_7_/CP sb_wide/out_3_0_id1_bar_reg_6_/CP sb_wide/out_3_0_id1_bar_reg_5_/CP sb_wide/out_3_0_id1_bar_reg_4_/CP sb_wide/out_3_0_id1_bar_reg_3_/CP sb_wide/out_3_0_id1_bar_reg_2_/CP sb_wide/out_3_0_id1_bar_reg_1_/CP sb_wide/out_3_0_id1_bar_reg_0_/CP sb_wide/out_3_3_id1_bar_reg_15_/CP sb_wide/out_3_3_id1_bar_reg_14_/CP sb_wide/out_3_3_id1_bar_reg_13_/CP sb_wide/out_3_3_id1_bar_reg_12_/CP sb_wide/out_3_3_id1_bar_reg_11_/CP sb_wide/out_3_3_id1_bar_reg_10_/CP sb_wide/out_3_3_id1_bar_reg_9_/CP sb_wide/out_3_3_id1_bar_reg_8_/CP sb_wide/out_3_3_id1_bar_reg_7_/CP sb_wide/out_3_3_id1_bar_reg_6_/CP sb_wide/out_3_3_id1_bar_reg_5_/CP sb_wide/out_3_3_id1_bar_reg_4_/CP sb_wide/out_3_3_id1_bar_reg_3_/CP sb_wide/out_3_3_id1_bar_reg_2_/CP sb_wide/out_3_3_id1_bar_reg_1_/CP sb_wide/out_3_3_id1_bar_reg_0_/CP sb_wide/out_0_1_id1_bar_reg_15_/CP sb_wide/out_0_1_id1_bar_reg_14_/CP sb_wide/out_0_1_id1_bar_reg_13_/CP sb_wide/out_0_1_id1_bar_reg_12_/CP sb_wide/out_0_1_id1_bar_reg_11_/CP sb_wide/out_0_1_id1_bar_reg_10_/CP sb_wide/out_0_1_id1_bar_reg_9_/CP sb_wide/out_0_1_id1_bar_reg_8_/CP sb_wide/out_0_1_id1_bar_reg_7_/CP sb_wide/out_0_1_id1_bar_reg_6_/CP sb_wide/out_0_1_id1_bar_reg_5_/CP sb_wide/out_0_1_id1_bar_reg_4_/CP sb_wide/out_0_1_id1_bar_reg_3_/CP sb_wide/out_0_1_id1_bar_reg_2_/CP sb_wide/out_0_1_id1_bar_reg_1_/CP sb_wide/out_0_1_id1_bar_reg_0_/CP sb_wide/out_0_3_id1_bar_reg_15_/CP sb_wide/out_0_3_id1_bar_reg_14_/CP sb_wide/out_0_3_id1_bar_reg_13_/CP sb_wide/out_0_3_id1_bar_reg_12_/CP sb_wide/out_0_3_id1_bar_reg_11_/CP sb_wide/out_0_3_id1_bar_reg_10_/CP sb_wide/out_0_3_id1_bar_reg_9_/CP sb_wide/out_0_3_id1_bar_reg_8_/CP sb_wide/out_0_3_id1_bar_reg_7_/CP sb_wide/out_0_3_id1_bar_reg_6_/CP sb_wide/out_0_3_id1_bar_reg_5_/CP sb_wide/out_0_3_id1_bar_reg_4_/CP sb_wide/out_0_3_id1_bar_reg_3_/CP sb_wide/out_0_3_id1_bar_reg_2_/CP sb_wide/out_0_3_id1_bar_reg_1_/CP sb_wide/out_0_3_id1_bar_reg_0_/CP sb_wide/out_1_2_id1_bar_reg_15_/CP sb_wide/out_1_2_id1_bar_reg_14_/CP sb_wide/out_1_2_id1_bar_reg_13_/CP sb_wide/out_1_2_id1_bar_reg_12_/CP sb_wide/out_1_2_id1_bar_reg_11_/CP sb_wide/out_1_2_id1_bar_reg_10_/CP sb_wide/out_1_2_id1_bar_reg_9_/CP sb_wide/out_1_2_id1_bar_reg_8_/CP sb_wide/out_1_2_id1_bar_reg_7_/CP sb_wide/out_1_2_id1_bar_reg_6_/CP sb_wide/out_1_2_id1_bar_reg_5_/CP sb_wide/out_1_2_id1_bar_reg_4_/CP sb_wide/out_1_2_id1_bar_reg_3_/CP sb_wide/out_1_2_id1_bar_reg_2_/CP sb_wide/out_1_2_id1_bar_reg_1_/CP sb_wide/out_1_2_id1_bar_reg_0_/CP sb_wide/out_1_3_id1_bar_reg_15_/CP sb_wide/out_1_3_id1_bar_reg_14_/CP sb_wide/out_1_3_id1_bar_reg_13_/CP sb_wide/out_1_3_id1_bar_reg_12_/CP sb_wide/out_1_3_id1_bar_reg_11_/CP sb_wide/out_1_3_id1_bar_reg_10_/CP sb_wide/out_1_3_id1_bar_reg_9_/CP sb_wide/out_1_3_id1_bar_reg_8_/CP sb_wide/out_1_3_id1_bar_reg_7_/CP sb_wide/out_1_3_id1_bar_reg_6_/CP sb_wide/out_1_3_id1_bar_reg_5_/CP sb_wide/out_1_3_id1_bar_reg_4_/CP sb_wide/out_1_3_id1_bar_reg_3_/CP sb_wide/out_1_3_id1_bar_reg_2_/CP sb_wide/out_1_3_id1_bar_reg_1_/CP      sb_wide/out_1_3_id1_bar_reg_0_/CP sb_wide/out_1_4_id1_bar_reg_15_/CP sb_wide/out_1_4_id1_bar_reg_14_/CP sb_wide/out_1_4_id1_bar_reg_13_/CP sb_wide/out_1_4_id1_bar_reg_12_/CP sb_wide/out_1_4_id1_bar_reg_11_/CP sb_wide/out_1_4_id1_bar_reg_10_/CP sb_wide/out_1_4_id1_bar_reg_9_/CP sb_wide/out_1_4_id1_bar_reg_8_/CP sb_wide/out_1_4_id1_bar_reg_7_/CP sb_wide/out_1_4_id1_bar_reg_6_/CP sb_wide/out_1_4_id1_bar_reg_5_/CP sb_wide/out_1_4_id1_bar_reg_4_/CP sb_wide/out_1_4_id1_bar_reg_3_/CP sb_wide/out_1_4_id1_bar_reg_2_/CP sb_wide/out_1_4_id1_bar_reg_1_/CP sb_wide/out_1_4_id1_bar_reg_0_/CP sb_wide/out_2_3_id1_bar_reg_15_/CP sb_wide/out_2_3_id1_bar_reg_14_/CP sb_wide/out_2_3_id1_bar_reg_13_/CP sb_wide/out_2_3_id1_bar_reg_12_/CP sb_wide/out_2_3_id1_bar_reg_11_/CP sb_wide/out_2_3_id1_bar_reg_10_/CP sb_wide/out_2_3_id1_bar_reg_9_/CP sb_wide/out_2_3_id1_bar_reg_8_/CP sb_wide/out_2_3_id1_bar_reg_7_/CP sb_wide/out_2_3_id1_bar_reg_6_/CP sb_wide/out_2_3_id1_bar_reg_5_/CP sb_wide/out_2_3_id1_bar_reg_4_/CP sb_wide/out_2_3_id1_bar_reg_3_/CP sb_wide/out_2_3_id1_bar_reg_2_/CP sb_wide/out_2_3_id1_bar_reg_1_/CP sb_wide/out_2_3_id1_bar_reg_0_/CP sb_wide/out_2_4_id1_bar_reg_15_/CP sb_wide/out_2_4_id1_bar_reg_14_/CP sb_wide/out_2_4_id1_bar_reg_13_/CP sb_wide/out_2_4_id1_bar_reg_12_/CP sb_wide/out_2_4_id1_bar_reg_11_/CP sb_wide/out_2_4_id1_bar_reg_10_/CP sb_wide/out_2_4_id1_bar_reg_9_/CP sb_wide/out_2_4_id1_bar_reg_8_/CP sb_wide/out_2_4_id1_bar_reg_7_/CP sb_wide/out_2_4_id1_bar_reg_6_/CP sb_wide/out_2_4_id1_bar_reg_5_/CP sb_wide/out_2_4_id1_bar_reg_4_/CP sb_wide/out_2_4_id1_bar_reg_3_/CP sb_wide/out_2_4_id1_bar_reg_2_/CP sb_wide/out_2_4_id1_bar_reg_1_/CP sb_wide/out_2_4_id1_bar_reg_0_/CP sb_wide/out_3_1_id1_bar_reg_15_/CP sb_wide/out_3_1_id1_bar_reg_14_/CP sb_wide/out_3_1_id1_bar_reg_13_/CP sb_wide/out_3_1_id1_bar_reg_12_/CP sb_wide/out_3_1_id1_bar_reg_11_/CP sb_wide/out_3_1_id1_bar_reg_10_/CP sb_wide/out_3_1_id1_bar_reg_9_/CP sb_wide/out_3_1_id1_bar_reg_8_/CP sb_wide/out_3_1_id1_bar_reg_7_/CP sb_wide/out_3_1_id1_bar_reg_6_/CP sb_wide/out_3_1_id1_bar_reg_5_/CP sb_wide/out_3_1_id1_bar_reg_4_/CP sb_wide/out_3_1_id1_bar_reg_3_/CP sb_wide/out_3_1_id1_bar_reg_2_/CP sb_wide/out_3_1_id1_bar_reg_1_/CP sb_wide/out_3_1_id1_bar_reg_0_/CP sb_wide/out_3_2_id1_bar_reg_15_/CP sb_wide/out_3_2_id1_bar_reg_14_/CP sb_wide/out_3_2_id1_bar_reg_13_/CP sb_wide/out_3_2_id1_bar_reg_12_/CP sb_wide/out_3_2_id1_bar_reg_11_/CP sb_wide/out_3_2_id1_bar_reg_10_/CP sb_wide/out_3_2_id1_bar_reg_9_/CP sb_wide/out_3_2_id1_bar_reg_8_/CP sb_wide/out_3_2_id1_bar_reg_7_/CP sb_wide/out_3_2_id1_bar_reg_6_/CP sb_wide/out_3_2_id1_bar_reg_5_/CP sb_wide/out_3_2_id1_bar_reg_4_/CP sb_wide/out_3_2_id1_bar_reg_3_/CP sb_wide/out_3_2_id1_bar_reg_2_/CP sb_wide/out_3_2_id1_bar_reg_1_/CP sb_wide/out_3_2_id1_bar_reg_0_/CP sb_wide/out_3_4_id1_bar_reg_15_/CP sb_wide/out_3_4_id1_bar_reg_14_/CP sb_wide/out_3_4_id1_bar_reg_13_/CP sb_wide/out_3_4_id1_bar_reg_12_/CP sb_wide/out_3_4_id1_bar_reg_11_/CP sb_wide/out_3_4_id1_bar_reg_10_/CP sb_wide/out_3_4_id1_bar_reg_9_/CP sb_wide/out_3_4_id1_bar_reg_8_/CP sb_wide/out_3_4_id1_bar_reg_7_/CP sb_wide/out_3_4_id1_bar_reg_6_/CP sb_wide/out_3_4_id1_bar_reg_5_/CP sb_wide/out_3_4_id1_bar_reg_4_/CP sb_wide/out_3_4_id1_bar_reg_3_/CP sb_wide/out_3_4_id1_bar_reg_2_/CP sb_wide/out_3_4_id1_bar_reg_1_/CP sb_wide/out_3_4_id1_bar_reg_0_/CP sb_wide/config_sb_reg_6_/CP sb_wide/config_sb_reg_15_/CP sb_wide/config_sb_reg_7_/CP sb_wide/config_sb_reg_17_/CP sb_wide/config_sb_reg_35_/CP sb_wide/config_sb_reg_14_/CP sb_wide/config_sb_reg_24_/CP sb_wide/config_sb_reg_27_/CP sb_wide/config_sb_reg_16_/CP sb_wide/config_sb_reg_34_/CP sb_wide/config_sb_reg_9_/CP sb_wide/config_sb_reg_26_/CP sb_wide/config_sb_reg_25_/CP sb_wide/config_sb_reg_8_/CP sb_wide/config_sb_reg_33_/CP sb_wide/config_sb_reg_37_/CP sb_wide/config_sb_reg_13_/CP sb_wide/config_sb_reg_36_/CP sb_wide/config_sb_reg_12_/CP sb_wide/config_sb_reg_19_/CP sb_wide/config_sb_reg_2_/CP sb_wide/config_sb_reg_18_/CP sb_wide/config_sb_reg_3_/CP sb_wide/config_sb_reg_0_/CP sb_wide/config_sb_reg_1_/CP sb_wide/config_sb_reg_55_/CP sb_wide/out_0_0_id1_bar_reg_14_/CP sb_wide/out_0_0_id1_bar_reg_11_/CP sb_wide/out_0_0_id1_bar_reg_13_/CP sb_wide/out_0_0_id1_bar_reg_15_/CP sb_wide/out_0_0_id1_bar_reg_9_/CP sb_wide/out_0_0_id1_bar_reg_8_/CP sb_wide/out_0_0_id1_bar_reg_12_/CP sb_wide/out_0_0_id1_bar_reg_10_/CP sb_wide/out_0_0_id1_bar_reg_0_/CP sb_wide/out_0_0_id1_bar_reg_5_/CP sb_wide/out_2_0_id1_bar_reg_10_/CP sb_wide/out_2_0_id1_bar_reg_0_/CP sb_1b/config_sb_reg_63_/CP sb_1b/config_sb_reg_62_/CP sb_1b/config_sb_reg_61_/CP sb_1b/config_sb_reg_60_/CP sb_1b/config_sb_reg_59_/CP sb_1b/config_sb_reg_58_/CP sb_1b/config_sb_reg_57_/CP sb_1b/config_sb_reg_56_/CP sb_1b/config_sb_reg_55_/CP sb_1b/config_sb_reg_54_/CP sb_1b/config_sb_reg_53_/CP sb_1b/config_sb_reg_52_/CP sb_1b/config_sb_reg_51_/CP sb_1b/config_sb_reg_50_/CP sb_1b/config_sb_reg_49_/CP sb_1b/config_sb_reg_48_/CP sb_1b/config_sb_reg_47_/CP sb_1b/config_sb_reg_46_/CP sb_1b/config_sb_reg_45_/CP sb_1b/config_sb_reg_44_/CP sb_1b/config_sb_reg_43_/CP sb_1b/config_sb_reg_42_/CP sb_1b/config_sb_reg_41_/CP sb_1b/config_sb_reg_40_/CP sb_1b/config_ungate_reg_31_/CP sb_1b/config_ungate_reg_30_/CP sb_1b/config_ungate_reg_29_/CP sb_1b/config_ungate_reg_28_/CP sb_1b/config_ungate_reg_27_/CP sb_1b/config_ungate_reg_26_/CP sb_1b/config_ungate_reg_25_/CP sb_1b/config_ungate_reg_24_/CP sb_1b/config_ungate_reg_23_/CP sb_1b/config_ungate_reg_22_/CP sb_1b/config_ungate_reg_21_/CP sb_1b/config_ungate_reg_20_/CP sb_1b/config_ungate_reg_19_/CP sb_1b/config_ungate_reg_18_/CP sb_1b/config_ungate_reg_17_/CP sb_1b/config_ungate_reg_16_/CP sb_1b/config_ungate_reg_15_/CP sb_1b/config_ungate_reg_14_/CP sb_1b/config_ungate_reg_13_/CP sb_1b/config_ungate_reg_12_/CP sb_1b/config_ungate_reg_11_/CP sb_1b/config_ungate_reg_10_/CP sb_1b/config_ungate_reg_9_/CP sb_1b/config_ungate_reg_8_/CP sb_1b/config_ungate_reg_7_/CP sb_1b/config_ungate_reg_6_/CP sb_1b/config_ungate_reg_5_/CP sb_1b/config_ungate_reg_4_/CP sb_1b/config_ungate_reg_3_/CP sb_1b/config_ungate_reg_2_/CP sb_1b/config_ungate_reg_1_/CP sb_1b/config_ungate_reg_0_/CP sb_1b/out_0_0_id1_reg_0_/CP sb_1b/out_0_2_id1_reg_0_/CP sb_1b/out_0_3_id1_reg_0_/CP sb_1b/out_0_4_id1_reg_0_/CP sb_1b/out_2_0_id1_reg_0_/CP sb_1b/out_2_3_id1_reg_0_/CP sb_1b/out_2_4_id1_reg_0_/CP sb_1b/out_3_1_id1_reg_0_/CP sb_1b/out_3_2_id1_reg_0_/CP sb_1b/out_3_3_id1_reg_0_/CP sb_1b/out_3_4_id1_reg_0_/CP sb_1b/config_sb_reg_27_/CP sb_1b/config_sb_reg_12_/CP sb_1b/config_sb_reg_16_/CP sb_1b/config_sb_reg_24_/CP sb_1b/config_sb_reg_26_/CP sb_1b/config_sb_reg_33_/CP sb_1b/config_sb_reg_23_/CP sb_1b/config_sb_reg_32_/CP sb_1b/config_sb_reg_39_/CP sb_1b/config_sb_reg_10_/CP sb_1b/config_sb_reg_14_/CP sb_1b/config_sb_reg_38_/CP sb_1b/config_sb_reg_0_/CP sb_1b/config_sb_reg_25_/CP sb_1b/config_sb_reg_35_/CP sb_1b/config_sb_reg_9_/CP sb_1b/config_sb_reg_30_/CP sb_1b/config_sb_reg_11_/CP sb_1b/config_sb_reg_18_/CP sb_1b/config_sb_reg_15_/CP sb_1b/config_sb_reg_5_/CP sb_1b/config_sb_reg_22_/CP sb_1b/config_sb_reg_7_/CP sb_1b/config_sb_reg_21_/CP sb_1b/config_sb_reg_17_/CP sb_1b/config_sb_reg_8_/CP sb_1b/config_sb_reg_13_/CP sb_1b/config_sb_reg_36_/CP sb_1b/config_sb_reg_20_/CP sb_1b/config_sb_reg_4_/CP sb_1b/config_sb_reg_6_/CP sb_1b/config_sb_reg_29_/CP sb_1b/config_sb_reg_3_/CP sb_1b/config_sb_reg_31_/CP sb_1b/config_sb_reg_1_/CP sb_1b/config_sb_reg_37_/CP sb_1b/config_sb_reg_28_/CP sb_1b/config_sb_reg_2_/CP sb_1b/config_sb_reg_34_/CP sb_1b/config_sb_reg_19_/CP      sb_1b/out_1_0_id1_reg_0_/CP sb_1b/out_1_4_id1_reg_0_/CP sb_1b/out_1_2_id1_reg_0_/CP sb_1b/out_1_3_id1_reg_0_/CP sb_1b/out_1_1_id1_reg_0_/CP sb_1b/out_2_1_id1_reg_0_/CP sb_1b/out_2_2_id1_reg_0_/CP sb_1b/out_3_0_id1_reg_0_/CP sb_1b/out_0_1_id1_reg_0_/CP test_pe/test_opt_reg_a/data_in_reg_reg_15_/CP test_pe/test_opt_reg_a/data_in_reg_reg_14_/CP test_pe/test_opt_reg_a/data_in_reg_reg_13_/CP test_pe/test_opt_reg_a/data_in_reg_reg_12_/CP test_pe/test_opt_reg_a/data_in_reg_reg_11_/CP test_pe/test_opt_reg_a/data_in_reg_reg_10_/CP test_pe/test_opt_reg_a/data_in_reg_reg_9_/CP test_pe/test_opt_reg_a/data_in_reg_reg_8_/CP test_pe/test_opt_reg_a/data_in_reg_reg_7_/CP test_pe/test_opt_reg_a/data_in_reg_reg_6_/CP test_pe/test_opt_reg_a/data_in_reg_reg_5_/CP test_pe/test_opt_reg_a/data_in_reg_reg_4_/CP test_pe/test_opt_reg_a/data_in_reg_reg_3_/CP test_pe/test_opt_reg_a/data_in_reg_reg_2_/CP test_pe/test_opt_reg_a/data_in_reg_reg_1_/CP test_pe/test_opt_reg_a/data_in_reg_reg_0_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/CP test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_7_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_6_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_5_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_4_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_3_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_2_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_1_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_0_/CP test_pe/test_debug_data/debug_val_reg_15_/CP test_pe/test_debug_data/debug_val_reg_14_/CP test_pe/test_debug_data/debug_val_reg_13_/CP test_pe/test_debug_data/debug_val_reg_12_/CP test_pe/test_debug_data/debug_val_reg_11_/CP test_pe/test_debug_data/debug_val_reg_10_/CP test_pe/test_debug_data/debug_val_reg_9_/CP test_pe/test_debug_data/debug_val_reg_8_/CP test_pe/test_debug_data/debug_val_reg_7_/CP test_pe/test_debug_data/debug_val_reg_6_/CP test_pe/test_debug_data/debug_val_reg_5_/CP test_pe/test_debug_data/debug_val_reg_4_/CP test_pe/test_debug_data/debug_val_reg_3_/CP test_pe/test_debug_data/debug_val_reg_2_/CP test_pe/test_debug_data/debug_val_reg_1_/CP test_pe/test_debug_data/debug_val_reg_0_/CP test_pe/test_debug_bit/debug_val_reg_0_/CP test_pe/op_code_reg_15_/CP test_pe/op_code_reg_14_/CP test_pe/op_code_reg_13_/CP test_pe/op_code_reg_12_/CP test_pe/op_code_reg_11_/CP test_pe/op_code_reg_10_/CP test_pe/op_code_reg_9_/CP test_pe/op_code_reg_8_/CP test_pe/op_code_reg_7_/CP test_pe/op_code_reg_6_/CP test_pe/inp_code_reg_15_/CP test_pe/inp_code_reg_14_/CP test_pe/inp_code_reg_13_/CP test_pe/inp_code_reg_12_/CP test_pe/inp_code_reg_11_/CP test_pe/inp_code_reg_10_/CP test_pe/inp_code_reg_9_/CP test_pe/inp_code_reg_8_/CP test_pe/inp_code_reg_7_/CP test_pe/inp_code_reg_6_/CP test_pe/inp_code_reg_5_/CP test_pe/inp_code_reg_2_/CP test_pe/inp_code_reg_1_/CP test_pe/inp_code_reg_0_/CP test_pe/op_code_reg_0_/CP test_pe/inp_code_reg_3_/CP test_pe/op_code_reg_1_/CP test_pe/op_code_reg_4_/CP test_pe/op_code_reg_3_/CP test_pe/op_code_reg_2_/CP test_pe/inp_code_reg_4_/CP test_pe/op_code_reg_5_/CP gout_sel_reg_0_/CP}]
set __coll_52 [get_pins {cb_data0/config_cb_reg_31_/CDN cb_data0/config_cb_reg_31_/D cb_data0/config_cb_reg_30_/CDN cb_data0/config_cb_reg_30_/D cb_data0/config_cb_reg_29_/CDN cb_data0/config_cb_reg_29_/D cb_data0/config_cb_reg_28_/CDN cb_data0/config_cb_reg_28_/D cb_data0/config_cb_reg_27_/CDN cb_data0/config_cb_reg_27_/D cb_data0/config_cb_reg_26_/CDN cb_data0/config_cb_reg_26_/D cb_data0/config_cb_reg_25_/CDN cb_data0/config_cb_reg_25_/D cb_data0/config_cb_reg_24_/CDN cb_data0/config_cb_reg_24_/D cb_data0/config_cb_reg_23_/CDN cb_data0/config_cb_reg_23_/D cb_data0/config_cb_reg_22_/CDN cb_data0/config_cb_reg_22_/D cb_data0/config_cb_reg_21_/CDN cb_data0/config_cb_reg_21_/D cb_data0/config_cb_reg_20_/CDN cb_data0/config_cb_reg_20_/D cb_data0/config_cb_reg_19_/CDN cb_data0/config_cb_reg_19_/D cb_data0/config_cb_reg_18_/CDN cb_data0/config_cb_reg_18_/D cb_data0/config_cb_reg_17_/CDN cb_data0/config_cb_reg_17_/D cb_data0/config_cb_reg_16_/CDN cb_data0/config_cb_reg_16_/D cb_data0/config_cb_reg_15_/CDN cb_data0/config_cb_reg_15_/D cb_data0/config_cb_reg_14_/CDN cb_data0/config_cb_reg_14_/D cb_data0/config_cb_reg_13_/CDN cb_data0/config_cb_reg_13_/D cb_data0/config_cb_reg_12_/CDN cb_data0/config_cb_reg_12_/D cb_data0/config_cb_reg_11_/CDN cb_data0/config_cb_reg_11_/D cb_data0/config_cb_reg_10_/CDN cb_data0/config_cb_reg_10_/D cb_data0/config_cb_reg_9_/CDN cb_data0/config_cb_reg_9_/D cb_data0/config_cb_reg_8_/CDN cb_data0/config_cb_reg_8_/D cb_data0/config_cb_reg_7_/CDN cb_data0/config_cb_reg_7_/D cb_data0/config_cb_reg_6_/CDN cb_data0/config_cb_reg_6_/D cb_data0/config_cb_reg_5_/CDN cb_data0/config_cb_reg_5_/D cb_data0/config_cb_reg_4_/CDN cb_data0/config_cb_reg_4_/D cb_data0/config_cb_reg_2_/CDN cb_data0/config_cb_reg_2_/D cb_data0/config_cb_reg_1_/CDN cb_data0/config_cb_reg_1_/D cb_data0/config_cb_reg_0_/D cb_data0/config_cb_reg_0_/SDN cb_data0/config_cb_reg_3_/D cb_data0/config_cb_reg_3_/SDN cb_data1/config_cb_reg_31_/CDN cb_data1/config_cb_reg_31_/D cb_data1/config_cb_reg_30_/CDN cb_data1/config_cb_reg_30_/D cb_data1/config_cb_reg_29_/CDN cb_data1/config_cb_reg_29_/D cb_data1/config_cb_reg_28_/CDN cb_data1/config_cb_reg_28_/D cb_data1/config_cb_reg_27_/CDN cb_data1/config_cb_reg_27_/D cb_data1/config_cb_reg_26_/CDN cb_data1/config_cb_reg_26_/D cb_data1/config_cb_reg_25_/CDN cb_data1/config_cb_reg_25_/D cb_data1/config_cb_reg_24_/CDN cb_data1/config_cb_reg_24_/D cb_data1/config_cb_reg_23_/CDN cb_data1/config_cb_reg_23_/D cb_data1/config_cb_reg_22_/CDN cb_data1/config_cb_reg_22_/D cb_data1/config_cb_reg_21_/CDN cb_data1/config_cb_reg_21_/D cb_data1/config_cb_reg_20_/CDN cb_data1/config_cb_reg_20_/D cb_data1/config_cb_reg_19_/CDN cb_data1/config_cb_reg_19_/D cb_data1/config_cb_reg_18_/CDN cb_data1/config_cb_reg_18_/D cb_data1/config_cb_reg_17_/CDN cb_data1/config_cb_reg_17_/D cb_data1/config_cb_reg_16_/CDN cb_data1/config_cb_reg_16_/D cb_data1/config_cb_reg_15_/CDN cb_data1/config_cb_reg_15_/D cb_data1/config_cb_reg_14_/CDN cb_data1/config_cb_reg_14_/D cb_data1/config_cb_reg_13_/CDN cb_data1/config_cb_reg_13_/D cb_data1/config_cb_reg_12_/CDN cb_data1/config_cb_reg_12_/D cb_data1/config_cb_reg_11_/CDN cb_data1/config_cb_reg_11_/D cb_data1/config_cb_reg_10_/CDN cb_data1/config_cb_reg_10_/D cb_data1/config_cb_reg_9_/CDN cb_data1/config_cb_reg_9_/D cb_data1/config_cb_reg_8_/CDN cb_data1/config_cb_reg_8_/D cb_data1/config_cb_reg_7_/CDN cb_data1/config_cb_reg_7_/D cb_data1/config_cb_reg_6_/CDN cb_data1/config_cb_reg_6_/D cb_data1/config_cb_reg_5_/CDN cb_data1/config_cb_reg_5_/D cb_data1/config_cb_reg_4_/CDN cb_data1/config_cb_reg_4_/D cb_data1/config_cb_reg_3_/D cb_data1/config_cb_reg_3_/SDN cb_data1/config_cb_reg_2_/CDN cb_data1/config_cb_reg_2_/D cb_data1/config_cb_reg_1_/CDN cb_data1/config_cb_reg_1_/D cb_data1/config_cb_reg_0_/D cb_data1/config_cb_reg_0_/SDN cb_bit0/config_cb_reg_31_/CDN cb_bit0/config_cb_reg_31_/D cb_bit0/config_cb_reg_30_/CDN cb_bit0/config_cb_reg_30_/D cb_bit0/config_cb_reg_29_/CDN cb_bit0/config_cb_reg_29_/D cb_bit0/config_cb_reg_28_/CDN cb_bit0/config_cb_reg_28_/D cb_bit0/config_cb_reg_27_/CDN cb_bit0/config_cb_reg_27_/D cb_bit0/config_cb_reg_26_/CDN cb_bit0/config_cb_reg_26_/D cb_bit0/config_cb_reg_25_/CDN cb_bit0/config_cb_reg_25_/D cb_bit0/config_cb_reg_24_/CDN cb_bit0/config_cb_reg_24_/D cb_bit0/config_cb_reg_23_/CDN cb_bit0/config_cb_reg_23_/D cb_bit0/config_cb_reg_22_/CDN cb_bit0/config_cb_reg_22_/D cb_bit0/config_cb_reg_21_/CDN cb_bit0/config_cb_reg_21_/D cb_bit0/config_cb_reg_20_/CDN cb_bit0/config_cb_reg_20_/D cb_bit0/config_cb_reg_19_/CDN cb_bit0/config_cb_reg_19_/D cb_bit0/config_cb_reg_18_/CDN cb_bit0/config_cb_reg_18_/D cb_bit0/config_cb_reg_17_/CDN cb_bit0/config_cb_reg_17_/D cb_bit0/config_cb_reg_16_/CDN cb_bit0/config_cb_reg_16_/D cb_bit0/config_cb_reg_15_/CDN cb_bit0/config_cb_reg_15_/D cb_bit0/config_cb_reg_14_/CDN cb_bit0/config_cb_reg_14_/D cb_bit0/config_cb_reg_13_/CDN cb_bit0/config_cb_reg_13_/D cb_bit0/config_cb_reg_12_/CDN cb_bit0/config_cb_reg_12_/D cb_bit0/config_cb_reg_11_/CDN cb_bit0/config_cb_reg_11_/D cb_bit0/config_cb_reg_10_/CDN cb_bit0/config_cb_reg_10_/D cb_bit0/config_cb_reg_9_/CDN cb_bit0/config_cb_reg_9_/D cb_bit0/config_cb_reg_8_/CDN cb_bit0/config_cb_reg_8_/D cb_bit0/config_cb_reg_7_/CDN cb_bit0/config_cb_reg_7_/D cb_bit0/config_cb_reg_6_/CDN cb_bit0/config_cb_reg_6_/D cb_bit0/config_cb_reg_5_/CDN cb_bit0/config_cb_reg_5_/D cb_bit0/config_cb_reg_4_/CDN cb_bit0/config_cb_reg_4_/D cb_bit0/config_cb_reg_1_/CDN cb_bit0/config_cb_reg_1_/D cb_bit0/config_cb_reg_2_/D cb_bit0/config_cb_reg_2_/SDN cb_bit0/config_cb_reg_0_/D cb_bit0/config_cb_reg_0_/SDN cb_bit0/config_cb_reg_3_/D cb_bit0/config_cb_reg_3_/SDN cb_bit1/config_cb_reg_31_/CDN cb_bit1/config_cb_reg_31_/D cb_bit1/config_cb_reg_30_/CDN cb_bit1/config_cb_reg_30_/D cb_bit1/config_cb_reg_29_/CDN cb_bit1/config_cb_reg_29_/D cb_bit1/config_cb_reg_28_/CDN cb_bit1/config_cb_reg_28_/D cb_bit1/config_cb_reg_27_/CDN cb_bit1/config_cb_reg_27_/D cb_bit1/config_cb_reg_26_/CDN cb_bit1/config_cb_reg_26_/D cb_bit1/config_cb_reg_25_/CDN cb_bit1/config_cb_reg_25_/D cb_bit1/config_cb_reg_24_/CDN cb_bit1/config_cb_reg_24_/D cb_bit1/config_cb_reg_23_/CDN cb_bit1/config_cb_reg_23_/D cb_bit1/config_cb_reg_22_/CDN cb_bit1/config_cb_reg_22_/D cb_bit1/config_cb_reg_21_/CDN cb_bit1/config_cb_reg_21_/D cb_bit1/config_cb_reg_20_/CDN cb_bit1/config_cb_reg_20_/D cb_bit1/config_cb_reg_19_/CDN cb_bit1/config_cb_reg_19_/D cb_bit1/config_cb_reg_18_/CDN cb_bit1/config_cb_reg_18_/D cb_bit1/config_cb_reg_17_/CDN cb_bit1/config_cb_reg_17_/D cb_bit1/config_cb_reg_16_/CDN cb_bit1/config_cb_reg_16_/D cb_bit1/config_cb_reg_15_/CDN cb_bit1/config_cb_reg_15_/D cb_bit1/config_cb_reg_14_/CDN cb_bit1/config_cb_reg_14_/D cb_bit1/config_cb_reg_13_/CDN cb_bit1/config_cb_reg_13_/D cb_bit1/config_cb_reg_12_/CDN cb_bit1/config_cb_reg_12_/D cb_bit1/config_cb_reg_11_/CDN cb_bit1/config_cb_reg_11_/D cb_bit1/config_cb_reg_10_/CDN cb_bit1/config_cb_reg_10_/D cb_bit1/config_cb_reg_9_/CDN cb_bit1/config_cb_reg_9_/D cb_bit1/config_cb_reg_8_/CDN cb_bit1/config_cb_reg_8_/D cb_bit1/config_cb_reg_7_/CDN cb_bit1/config_cb_reg_7_/D cb_bit1/config_cb_reg_6_/CDN cb_bit1/config_cb_reg_6_/D cb_bit1/config_cb_reg_5_/CDN cb_bit1/config_cb_reg_5_/D cb_bit1/config_cb_reg_4_/CDN cb_bit1/config_cb_reg_4_/D cb_bit1/config_cb_reg_1_/CDN cb_bit1/config_cb_reg_1_/D cb_bit1/config_cb_reg_2_/D cb_bit1/config_cb_reg_2_/SDN cb_bit1/config_cb_reg_0_/D cb_bit1/config_cb_reg_0_/SDN cb_bit1/config_cb_reg_3_/D cb_bit1/config_cb_reg_3_/SDN cb_bit2/config_cb_reg_31_/CDN      cb_bit2/config_cb_reg_31_/D cb_bit2/config_cb_reg_30_/CDN cb_bit2/config_cb_reg_30_/D cb_bit2/config_cb_reg_29_/CDN cb_bit2/config_cb_reg_29_/D cb_bit2/config_cb_reg_28_/CDN cb_bit2/config_cb_reg_28_/D cb_bit2/config_cb_reg_27_/CDN cb_bit2/config_cb_reg_27_/D cb_bit2/config_cb_reg_26_/CDN cb_bit2/config_cb_reg_26_/D cb_bit2/config_cb_reg_25_/CDN cb_bit2/config_cb_reg_25_/D cb_bit2/config_cb_reg_24_/CDN cb_bit2/config_cb_reg_24_/D cb_bit2/config_cb_reg_23_/CDN cb_bit2/config_cb_reg_23_/D cb_bit2/config_cb_reg_22_/CDN cb_bit2/config_cb_reg_22_/D cb_bit2/config_cb_reg_21_/CDN cb_bit2/config_cb_reg_21_/D cb_bit2/config_cb_reg_20_/CDN cb_bit2/config_cb_reg_20_/D cb_bit2/config_cb_reg_19_/CDN cb_bit2/config_cb_reg_19_/D cb_bit2/config_cb_reg_18_/CDN cb_bit2/config_cb_reg_18_/D cb_bit2/config_cb_reg_17_/CDN cb_bit2/config_cb_reg_17_/D cb_bit2/config_cb_reg_16_/CDN cb_bit2/config_cb_reg_16_/D cb_bit2/config_cb_reg_15_/CDN cb_bit2/config_cb_reg_15_/D cb_bit2/config_cb_reg_14_/CDN cb_bit2/config_cb_reg_14_/D cb_bit2/config_cb_reg_13_/CDN cb_bit2/config_cb_reg_13_/D cb_bit2/config_cb_reg_12_/CDN cb_bit2/config_cb_reg_12_/D cb_bit2/config_cb_reg_11_/CDN cb_bit2/config_cb_reg_11_/D cb_bit2/config_cb_reg_10_/CDN cb_bit2/config_cb_reg_10_/D cb_bit2/config_cb_reg_9_/CDN cb_bit2/config_cb_reg_9_/D cb_bit2/config_cb_reg_8_/CDN cb_bit2/config_cb_reg_8_/D cb_bit2/config_cb_reg_7_/CDN cb_bit2/config_cb_reg_7_/D cb_bit2/config_cb_reg_6_/CDN cb_bit2/config_cb_reg_6_/D cb_bit2/config_cb_reg_5_/CDN cb_bit2/config_cb_reg_5_/D cb_bit2/config_cb_reg_4_/CDN cb_bit2/config_cb_reg_4_/D cb_bit2/config_cb_reg_1_/CDN cb_bit2/config_cb_reg_1_/D cb_bit2/config_cb_reg_2_/D cb_bit2/config_cb_reg_2_/SDN cb_bit2/config_cb_reg_0_/D cb_bit2/config_cb_reg_0_/SDN cb_bit2/config_cb_reg_3_/D cb_bit2/config_cb_reg_3_/SDN cb_cg_en/config_cb_reg_31_/CDN cb_cg_en/config_cb_reg_31_/D cb_cg_en/config_cb_reg_30_/CDN cb_cg_en/config_cb_reg_30_/D cb_cg_en/config_cb_reg_29_/CDN cb_cg_en/config_cb_reg_29_/D cb_cg_en/config_cb_reg_28_/CDN cb_cg_en/config_cb_reg_28_/D cb_cg_en/config_cb_reg_27_/CDN cb_cg_en/config_cb_reg_27_/D cb_cg_en/config_cb_reg_26_/CDN cb_cg_en/config_cb_reg_26_/D cb_cg_en/config_cb_reg_25_/CDN cb_cg_en/config_cb_reg_25_/D cb_cg_en/config_cb_reg_24_/CDN cb_cg_en/config_cb_reg_24_/D cb_cg_en/config_cb_reg_23_/CDN cb_cg_en/config_cb_reg_23_/D cb_cg_en/config_cb_reg_22_/CDN cb_cg_en/config_cb_reg_22_/D cb_cg_en/config_cb_reg_21_/CDN cb_cg_en/config_cb_reg_21_/D cb_cg_en/config_cb_reg_20_/CDN cb_cg_en/config_cb_reg_20_/D cb_cg_en/config_cb_reg_19_/CDN cb_cg_en/config_cb_reg_19_/D cb_cg_en/config_cb_reg_18_/CDN cb_cg_en/config_cb_reg_18_/D cb_cg_en/config_cb_reg_17_/CDN cb_cg_en/config_cb_reg_17_/D cb_cg_en/config_cb_reg_16_/CDN cb_cg_en/config_cb_reg_16_/D cb_cg_en/config_cb_reg_15_/CDN cb_cg_en/config_cb_reg_15_/D cb_cg_en/config_cb_reg_14_/CDN cb_cg_en/config_cb_reg_14_/D cb_cg_en/config_cb_reg_13_/CDN cb_cg_en/config_cb_reg_13_/D cb_cg_en/config_cb_reg_12_/CDN cb_cg_en/config_cb_reg_12_/D cb_cg_en/config_cb_reg_11_/CDN cb_cg_en/config_cb_reg_11_/D cb_cg_en/config_cb_reg_10_/CDN cb_cg_en/config_cb_reg_10_/D cb_cg_en/config_cb_reg_9_/CDN cb_cg_en/config_cb_reg_9_/D cb_cg_en/config_cb_reg_8_/CDN cb_cg_en/config_cb_reg_8_/D cb_cg_en/config_cb_reg_7_/CDN cb_cg_en/config_cb_reg_7_/D cb_cg_en/config_cb_reg_6_/CDN cb_cg_en/config_cb_reg_6_/D cb_cg_en/config_cb_reg_5_/CDN cb_cg_en/config_cb_reg_5_/D cb_cg_en/config_cb_reg_4_/CDN cb_cg_en/config_cb_reg_4_/D cb_cg_en/config_cb_reg_1_/CDN cb_cg_en/config_cb_reg_1_/D cb_cg_en/config_cb_reg_0_/D cb_cg_en/config_cb_reg_0_/SDN cb_cg_en/config_cb_reg_2_/D cb_cg_en/config_cb_reg_2_/SDN cb_cg_en/config_cb_reg_3_/D cb_cg_en/config_cb_reg_3_/SDN sb_wide/config_sb_reg_63_/CDN sb_wide/config_sb_reg_63_/D sb_wide/config_sb_reg_62_/CDN sb_wide/config_sb_reg_62_/D sb_wide/config_sb_reg_61_/CDN sb_wide/config_sb_reg_61_/D sb_wide/config_sb_reg_60_/CDN sb_wide/config_sb_reg_60_/D sb_wide/config_sb_reg_59_/CDN sb_wide/config_sb_reg_59_/D sb_wide/config_sb_reg_58_/CDN sb_wide/config_sb_reg_58_/D sb_wide/config_sb_reg_57_/CDN sb_wide/config_sb_reg_57_/D sb_wide/config_sb_reg_56_/CDN sb_wide/config_sb_reg_56_/D sb_wide/config_sb_reg_54_/CDN sb_wide/config_sb_reg_54_/D sb_wide/config_sb_reg_53_/CDN sb_wide/config_sb_reg_53_/D sb_wide/config_sb_reg_52_/CDN sb_wide/config_sb_reg_52_/D sb_wide/config_sb_reg_51_/CDN sb_wide/config_sb_reg_51_/D sb_wide/config_sb_reg_50_/CDN sb_wide/config_sb_reg_50_/D sb_wide/config_sb_reg_49_/CDN sb_wide/config_sb_reg_49_/D sb_wide/config_sb_reg_48_/CDN sb_wide/config_sb_reg_48_/D sb_wide/config_sb_reg_47_/CDN sb_wide/config_sb_reg_47_/D sb_wide/config_sb_reg_46_/CDN sb_wide/config_sb_reg_46_/D sb_wide/config_sb_reg_45_/CDN sb_wide/config_sb_reg_45_/D sb_wide/config_sb_reg_44_/CDN sb_wide/config_sb_reg_44_/D sb_wide/config_sb_reg_43_/CDN sb_wide/config_sb_reg_43_/D sb_wide/config_sb_reg_42_/CDN sb_wide/config_sb_reg_42_/D sb_wide/config_sb_reg_41_/CDN sb_wide/config_sb_reg_41_/D sb_wide/config_sb_reg_40_/CDN sb_wide/config_sb_reg_40_/D sb_wide/config_sb_reg_39_/D sb_wide/config_sb_reg_39_/SDN sb_wide/config_sb_reg_38_/D sb_wide/config_sb_reg_38_/SDN sb_wide/config_sb_reg_32_/D sb_wide/config_sb_reg_32_/SDN sb_wide/config_sb_reg_31_/D sb_wide/config_sb_reg_31_/SDN sb_wide/config_sb_reg_30_/D sb_wide/config_sb_reg_30_/SDN sb_wide/config_sb_reg_29_/D sb_wide/config_sb_reg_29_/SDN sb_wide/config_sb_reg_28_/D sb_wide/config_sb_reg_28_/SDN sb_wide/config_sb_reg_23_/D sb_wide/config_sb_reg_23_/SDN sb_wide/config_sb_reg_22_/D sb_wide/config_sb_reg_22_/SDN sb_wide/config_sb_reg_21_/D sb_wide/config_sb_reg_21_/SDN sb_wide/config_sb_reg_20_/D sb_wide/config_sb_reg_20_/SDN sb_wide/config_sb_reg_11_/D sb_wide/config_sb_reg_11_/SDN sb_wide/config_sb_reg_10_/D sb_wide/config_sb_reg_10_/SDN sb_wide/config_sb_reg_5_/D sb_wide/config_sb_reg_5_/SDN sb_wide/config_sb_reg_4_/D sb_wide/config_sb_reg_4_/SDN sb_wide/config_ungate_reg_31_/CDN sb_wide/config_ungate_reg_31_/D sb_wide/config_ungate_reg_30_/CDN sb_wide/config_ungate_reg_30_/D sb_wide/config_ungate_reg_29_/CDN sb_wide/config_ungate_reg_29_/D sb_wide/config_ungate_reg_28_/CDN sb_wide/config_ungate_reg_28_/D sb_wide/config_ungate_reg_27_/CDN sb_wide/config_ungate_reg_27_/D sb_wide/config_ungate_reg_26_/CDN sb_wide/config_ungate_reg_26_/D sb_wide/config_ungate_reg_25_/CDN sb_wide/config_ungate_reg_25_/D sb_wide/config_ungate_reg_24_/CDN sb_wide/config_ungate_reg_24_/D sb_wide/config_ungate_reg_23_/CDN sb_wide/config_ungate_reg_23_/D sb_wide/config_ungate_reg_22_/CDN sb_wide/config_ungate_reg_22_/D sb_wide/config_ungate_reg_21_/CDN sb_wide/config_ungate_reg_21_/D sb_wide/config_ungate_reg_20_/CDN sb_wide/config_ungate_reg_20_/D sb_wide/config_ungate_reg_19_/CDN sb_wide/config_ungate_reg_19_/D sb_wide/config_ungate_reg_18_/CDN sb_wide/config_ungate_reg_18_/D sb_wide/config_ungate_reg_17_/CDN sb_wide/config_ungate_reg_17_/D sb_wide/config_ungate_reg_16_/CDN sb_wide/config_ungate_reg_16_/D sb_wide/config_ungate_reg_15_/CDN sb_wide/config_ungate_reg_15_/D sb_wide/config_ungate_reg_14_/CDN sb_wide/config_ungate_reg_14_/D sb_wide/config_ungate_reg_13_/CDN sb_wide/config_ungate_reg_13_/D sb_wide/config_ungate_reg_12_/CDN sb_wide/config_ungate_reg_12_/D sb_wide/config_ungate_reg_11_/CDN sb_wide/config_ungate_reg_11_/D sb_wide/config_ungate_reg_10_/CDN sb_wide/config_ungate_reg_10_/D sb_wide/config_ungate_reg_9_/CDN sb_wide/config_ungate_reg_9_/D sb_wide/config_ungate_reg_8_/CDN sb_wide/config_ungate_reg_8_/D sb_wide/config_ungate_reg_7_/CDN      sb_wide/config_ungate_reg_7_/D sb_wide/config_ungate_reg_6_/CDN sb_wide/config_ungate_reg_6_/D sb_wide/config_ungate_reg_5_/CDN sb_wide/config_ungate_reg_5_/D sb_wide/config_ungate_reg_4_/CDN sb_wide/config_ungate_reg_4_/D sb_wide/config_ungate_reg_3_/CDN sb_wide/config_ungate_reg_3_/D sb_wide/config_ungate_reg_2_/CDN sb_wide/config_ungate_reg_2_/D sb_wide/config_ungate_reg_1_/CDN sb_wide/config_ungate_reg_1_/D sb_wide/config_ungate_reg_0_/CDN sb_wide/config_ungate_reg_0_/D sb_wide/out_0_0_id1_bar_reg_7_/D sb_wide/out_0_0_id1_bar_reg_6_/D sb_wide/out_0_0_id1_bar_reg_4_/D sb_wide/out_0_0_id1_bar_reg_3_/D sb_wide/out_0_0_id1_bar_reg_2_/D sb_wide/out_0_0_id1_bar_reg_1_/D sb_wide/out_0_2_id1_bar_reg_15_/D sb_wide/out_0_2_id1_bar_reg_14_/D sb_wide/out_0_2_id1_bar_reg_13_/D sb_wide/out_0_2_id1_bar_reg_12_/D sb_wide/out_0_2_id1_bar_reg_11_/D sb_wide/out_0_2_id1_bar_reg_10_/D sb_wide/out_0_2_id1_bar_reg_9_/D sb_wide/out_0_2_id1_bar_reg_8_/D sb_wide/out_0_2_id1_bar_reg_7_/D sb_wide/out_0_2_id1_bar_reg_6_/D sb_wide/out_0_2_id1_bar_reg_5_/D sb_wide/out_0_2_id1_bar_reg_4_/D sb_wide/out_0_2_id1_bar_reg_3_/D sb_wide/out_0_2_id1_bar_reg_2_/D sb_wide/out_0_2_id1_bar_reg_1_/D sb_wide/out_0_2_id1_bar_reg_0_/D sb_wide/out_0_4_id1_bar_reg_15_/D sb_wide/out_0_4_id1_bar_reg_14_/D sb_wide/out_0_4_id1_bar_reg_13_/D sb_wide/out_0_4_id1_bar_reg_12_/D sb_wide/out_0_4_id1_bar_reg_11_/D sb_wide/out_0_4_id1_bar_reg_10_/D sb_wide/out_0_4_id1_bar_reg_9_/D sb_wide/out_0_4_id1_bar_reg_8_/D sb_wide/out_0_4_id1_bar_reg_7_/D sb_wide/out_0_4_id1_bar_reg_6_/D sb_wide/out_0_4_id1_bar_reg_5_/D sb_wide/out_0_4_id1_bar_reg_4_/D sb_wide/out_0_4_id1_bar_reg_3_/D sb_wide/out_0_4_id1_bar_reg_2_/D sb_wide/out_0_4_id1_bar_reg_1_/D sb_wide/out_0_4_id1_bar_reg_0_/D sb_wide/out_1_0_id1_bar_reg_15_/D sb_wide/out_1_0_id1_bar_reg_14_/D sb_wide/out_1_0_id1_bar_reg_13_/D sb_wide/out_1_0_id1_bar_reg_12_/D sb_wide/out_1_0_id1_bar_reg_11_/D sb_wide/out_1_0_id1_bar_reg_10_/D sb_wide/out_1_0_id1_bar_reg_9_/D sb_wide/out_1_0_id1_bar_reg_8_/D sb_wide/out_1_0_id1_bar_reg_7_/D sb_wide/out_1_0_id1_bar_reg_6_/D sb_wide/out_1_0_id1_bar_reg_5_/D sb_wide/out_1_0_id1_bar_reg_4_/D sb_wide/out_1_0_id1_bar_reg_3_/D sb_wide/out_1_0_id1_bar_reg_2_/D sb_wide/out_1_0_id1_bar_reg_1_/D sb_wide/out_1_0_id1_bar_reg_0_/D sb_wide/out_1_1_id1_bar_reg_15_/D sb_wide/out_1_1_id1_bar_reg_14_/D sb_wide/out_1_1_id1_bar_reg_13_/D sb_wide/out_1_1_id1_bar_reg_12_/D sb_wide/out_1_1_id1_bar_reg_11_/D sb_wide/out_1_1_id1_bar_reg_10_/D sb_wide/out_1_1_id1_bar_reg_9_/D sb_wide/out_1_1_id1_bar_reg_8_/D sb_wide/out_1_1_id1_bar_reg_7_/D sb_wide/out_1_1_id1_bar_reg_6_/D sb_wide/out_1_1_id1_bar_reg_5_/D sb_wide/out_1_1_id1_bar_reg_4_/D sb_wide/out_1_1_id1_bar_reg_3_/D sb_wide/out_1_1_id1_bar_reg_2_/D sb_wide/out_1_1_id1_bar_reg_1_/D sb_wide/out_1_1_id1_bar_reg_0_/D sb_wide/out_2_0_id1_bar_reg_15_/D sb_wide/out_2_0_id1_bar_reg_14_/D sb_wide/out_2_0_id1_bar_reg_13_/D sb_wide/out_2_0_id1_bar_reg_12_/D sb_wide/out_2_0_id1_bar_reg_11_/D sb_wide/out_2_0_id1_bar_reg_9_/D sb_wide/out_2_0_id1_bar_reg_8_/D sb_wide/out_2_0_id1_bar_reg_7_/D sb_wide/out_2_0_id1_bar_reg_6_/D sb_wide/out_2_0_id1_bar_reg_5_/D sb_wide/out_2_0_id1_bar_reg_4_/D sb_wide/out_2_0_id1_bar_reg_3_/D sb_wide/out_2_0_id1_bar_reg_2_/D sb_wide/out_2_0_id1_bar_reg_1_/D sb_wide/out_2_1_id1_bar_reg_15_/D sb_wide/out_2_1_id1_bar_reg_14_/D sb_wide/out_2_1_id1_bar_reg_13_/D sb_wide/out_2_1_id1_bar_reg_12_/D sb_wide/out_2_1_id1_bar_reg_11_/D sb_wide/out_2_1_id1_bar_reg_10_/D sb_wide/out_2_1_id1_bar_reg_9_/D sb_wide/out_2_1_id1_bar_reg_8_/D sb_wide/out_2_1_id1_bar_reg_7_/D sb_wide/out_2_1_id1_bar_reg_6_/D sb_wide/out_2_1_id1_bar_reg_5_/D sb_wide/out_2_1_id1_bar_reg_4_/D sb_wide/out_2_1_id1_bar_reg_3_/D sb_wide/out_2_1_id1_bar_reg_2_/D sb_wide/out_2_1_id1_bar_reg_1_/D sb_wide/out_2_1_id1_bar_reg_0_/D sb_wide/out_2_2_id1_bar_reg_15_/D sb_wide/out_2_2_id1_bar_reg_14_/D sb_wide/out_2_2_id1_bar_reg_13_/D sb_wide/out_2_2_id1_bar_reg_12_/D sb_wide/out_2_2_id1_bar_reg_11_/D sb_wide/out_2_2_id1_bar_reg_10_/D sb_wide/out_2_2_id1_bar_reg_9_/D sb_wide/out_2_2_id1_bar_reg_8_/D sb_wide/out_2_2_id1_bar_reg_7_/D sb_wide/out_2_2_id1_bar_reg_6_/D sb_wide/out_2_2_id1_bar_reg_5_/D sb_wide/out_2_2_id1_bar_reg_4_/D sb_wide/out_2_2_id1_bar_reg_3_/D sb_wide/out_2_2_id1_bar_reg_2_/D sb_wide/out_2_2_id1_bar_reg_1_/D sb_wide/out_2_2_id1_bar_reg_0_/D sb_wide/out_3_0_id1_bar_reg_15_/D sb_wide/out_3_0_id1_bar_reg_14_/D sb_wide/out_3_0_id1_bar_reg_13_/D sb_wide/out_3_0_id1_bar_reg_12_/D sb_wide/out_3_0_id1_bar_reg_11_/D sb_wide/out_3_0_id1_bar_reg_10_/D sb_wide/out_3_0_id1_bar_reg_9_/D sb_wide/out_3_0_id1_bar_reg_8_/D sb_wide/out_3_0_id1_bar_reg_7_/D sb_wide/out_3_0_id1_bar_reg_6_/D sb_wide/out_3_0_id1_bar_reg_5_/D sb_wide/out_3_0_id1_bar_reg_4_/D sb_wide/out_3_0_id1_bar_reg_3_/D sb_wide/out_3_0_id1_bar_reg_2_/D sb_wide/out_3_0_id1_bar_reg_1_/D sb_wide/out_3_0_id1_bar_reg_0_/D sb_wide/out_3_3_id1_bar_reg_15_/D sb_wide/out_3_3_id1_bar_reg_14_/D sb_wide/out_3_3_id1_bar_reg_13_/D sb_wide/out_3_3_id1_bar_reg_12_/D sb_wide/out_3_3_id1_bar_reg_11_/D sb_wide/out_3_3_id1_bar_reg_10_/D sb_wide/out_3_3_id1_bar_reg_9_/D sb_wide/out_3_3_id1_bar_reg_8_/D sb_wide/out_3_3_id1_bar_reg_7_/D sb_wide/out_3_3_id1_bar_reg_6_/D sb_wide/out_3_3_id1_bar_reg_5_/D sb_wide/out_3_3_id1_bar_reg_4_/D sb_wide/out_3_3_id1_bar_reg_3_/D sb_wide/out_3_3_id1_bar_reg_2_/D sb_wide/out_3_3_id1_bar_reg_1_/D sb_wide/out_3_3_id1_bar_reg_0_/D sb_wide/out_0_1_id1_bar_reg_15_/D sb_wide/out_0_1_id1_bar_reg_14_/D sb_wide/out_0_1_id1_bar_reg_13_/D sb_wide/out_0_1_id1_bar_reg_12_/D sb_wide/out_0_1_id1_bar_reg_11_/D sb_wide/out_0_1_id1_bar_reg_10_/D sb_wide/out_0_1_id1_bar_reg_9_/D sb_wide/out_0_1_id1_bar_reg_8_/D sb_wide/out_0_1_id1_bar_reg_7_/D sb_wide/out_0_1_id1_bar_reg_6_/D sb_wide/out_0_1_id1_bar_reg_5_/D sb_wide/out_0_1_id1_bar_reg_4_/D sb_wide/out_0_1_id1_bar_reg_3_/D sb_wide/out_0_1_id1_bar_reg_2_/D sb_wide/out_0_1_id1_bar_reg_1_/D sb_wide/out_0_1_id1_bar_reg_0_/D sb_wide/out_0_3_id1_bar_reg_15_/D sb_wide/out_0_3_id1_bar_reg_14_/D sb_wide/out_0_3_id1_bar_reg_13_/D sb_wide/out_0_3_id1_bar_reg_12_/D sb_wide/out_0_3_id1_bar_reg_11_/D sb_wide/out_0_3_id1_bar_reg_10_/D sb_wide/out_0_3_id1_bar_reg_9_/D sb_wide/out_0_3_id1_bar_reg_8_/D sb_wide/out_0_3_id1_bar_reg_7_/D sb_wide/out_0_3_id1_bar_reg_6_/D sb_wide/out_0_3_id1_bar_reg_5_/D sb_wide/out_0_3_id1_bar_reg_4_/D sb_wide/out_0_3_id1_bar_reg_3_/D sb_wide/out_0_3_id1_bar_reg_2_/D sb_wide/out_0_3_id1_bar_reg_1_/D sb_wide/out_0_3_id1_bar_reg_0_/D sb_wide/out_1_2_id1_bar_reg_15_/D sb_wide/out_1_2_id1_bar_reg_14_/D sb_wide/out_1_2_id1_bar_reg_13_/D sb_wide/out_1_2_id1_bar_reg_12_/D sb_wide/out_1_2_id1_bar_reg_11_/D sb_wide/out_1_2_id1_bar_reg_10_/D sb_wide/out_1_2_id1_bar_reg_9_/D sb_wide/out_1_2_id1_bar_reg_8_/D sb_wide/out_1_2_id1_bar_reg_7_/D sb_wide/out_1_2_id1_bar_reg_6_/D sb_wide/out_1_2_id1_bar_reg_5_/D sb_wide/out_1_2_id1_bar_reg_4_/D sb_wide/out_1_2_id1_bar_reg_3_/D sb_wide/out_1_2_id1_bar_reg_2_/D sb_wide/out_1_2_id1_bar_reg_1_/D sb_wide/out_1_2_id1_bar_reg_0_/D sb_wide/out_1_3_id1_bar_reg_15_/D sb_wide/out_1_3_id1_bar_reg_14_/D sb_wide/out_1_3_id1_bar_reg_13_/D sb_wide/out_1_3_id1_bar_reg_12_/D sb_wide/out_1_3_id1_bar_reg_11_/D sb_wide/out_1_3_id1_bar_reg_10_/D sb_wide/out_1_3_id1_bar_reg_9_/D sb_wide/out_1_3_id1_bar_reg_8_/D sb_wide/out_1_3_id1_bar_reg_7_/D sb_wide/out_1_3_id1_bar_reg_6_/D sb_wide/out_1_3_id1_bar_reg_5_/D sb_wide/out_1_3_id1_bar_reg_4_/D sb_wide/out_1_3_id1_bar_reg_3_/D sb_wide/out_1_3_id1_bar_reg_2_/D sb_wide/out_1_3_id1_bar_reg_1_/D      sb_wide/out_1_3_id1_bar_reg_0_/D sb_wide/out_1_4_id1_bar_reg_15_/D sb_wide/out_1_4_id1_bar_reg_14_/D sb_wide/out_1_4_id1_bar_reg_13_/D sb_wide/out_1_4_id1_bar_reg_12_/D sb_wide/out_1_4_id1_bar_reg_11_/D sb_wide/out_1_4_id1_bar_reg_10_/D sb_wide/out_1_4_id1_bar_reg_9_/D sb_wide/out_1_4_id1_bar_reg_8_/D sb_wide/out_1_4_id1_bar_reg_7_/D sb_wide/out_1_4_id1_bar_reg_6_/D sb_wide/out_1_4_id1_bar_reg_5_/D sb_wide/out_1_4_id1_bar_reg_4_/D sb_wide/out_1_4_id1_bar_reg_3_/D sb_wide/out_1_4_id1_bar_reg_2_/D sb_wide/out_1_4_id1_bar_reg_1_/D sb_wide/out_1_4_id1_bar_reg_0_/D sb_wide/out_2_3_id1_bar_reg_15_/D sb_wide/out_2_3_id1_bar_reg_14_/D sb_wide/out_2_3_id1_bar_reg_13_/D sb_wide/out_2_3_id1_bar_reg_12_/D sb_wide/out_2_3_id1_bar_reg_11_/D sb_wide/out_2_3_id1_bar_reg_10_/D sb_wide/out_2_3_id1_bar_reg_9_/D sb_wide/out_2_3_id1_bar_reg_8_/D sb_wide/out_2_3_id1_bar_reg_7_/D sb_wide/out_2_3_id1_bar_reg_6_/D sb_wide/out_2_3_id1_bar_reg_5_/D sb_wide/out_2_3_id1_bar_reg_4_/D sb_wide/out_2_3_id1_bar_reg_3_/D sb_wide/out_2_3_id1_bar_reg_2_/D sb_wide/out_2_3_id1_bar_reg_1_/D sb_wide/out_2_3_id1_bar_reg_0_/D sb_wide/out_2_4_id1_bar_reg_15_/D sb_wide/out_2_4_id1_bar_reg_14_/D sb_wide/out_2_4_id1_bar_reg_13_/D sb_wide/out_2_4_id1_bar_reg_12_/D sb_wide/out_2_4_id1_bar_reg_11_/D sb_wide/out_2_4_id1_bar_reg_10_/D sb_wide/out_2_4_id1_bar_reg_9_/D sb_wide/out_2_4_id1_bar_reg_8_/D sb_wide/out_2_4_id1_bar_reg_7_/D sb_wide/out_2_4_id1_bar_reg_6_/D sb_wide/out_2_4_id1_bar_reg_5_/D sb_wide/out_2_4_id1_bar_reg_4_/D sb_wide/out_2_4_id1_bar_reg_3_/D sb_wide/out_2_4_id1_bar_reg_2_/D sb_wide/out_2_4_id1_bar_reg_1_/D sb_wide/out_2_4_id1_bar_reg_0_/D sb_wide/out_3_1_id1_bar_reg_15_/D sb_wide/out_3_1_id1_bar_reg_14_/D sb_wide/out_3_1_id1_bar_reg_13_/D sb_wide/out_3_1_id1_bar_reg_12_/D sb_wide/out_3_1_id1_bar_reg_11_/D sb_wide/out_3_1_id1_bar_reg_10_/D sb_wide/out_3_1_id1_bar_reg_9_/D sb_wide/out_3_1_id1_bar_reg_8_/D sb_wide/out_3_1_id1_bar_reg_7_/D sb_wide/out_3_1_id1_bar_reg_6_/D sb_wide/out_3_1_id1_bar_reg_5_/D sb_wide/out_3_1_id1_bar_reg_4_/D sb_wide/out_3_1_id1_bar_reg_3_/D sb_wide/out_3_1_id1_bar_reg_2_/D sb_wide/out_3_1_id1_bar_reg_1_/D sb_wide/out_3_1_id1_bar_reg_0_/D sb_wide/out_3_2_id1_bar_reg_15_/D sb_wide/out_3_2_id1_bar_reg_14_/D sb_wide/out_3_2_id1_bar_reg_13_/D sb_wide/out_3_2_id1_bar_reg_12_/D sb_wide/out_3_2_id1_bar_reg_11_/D sb_wide/out_3_2_id1_bar_reg_10_/D sb_wide/out_3_2_id1_bar_reg_9_/D sb_wide/out_3_2_id1_bar_reg_8_/D sb_wide/out_3_2_id1_bar_reg_7_/D sb_wide/out_3_2_id1_bar_reg_6_/D sb_wide/out_3_2_id1_bar_reg_5_/D sb_wide/out_3_2_id1_bar_reg_4_/D sb_wide/out_3_2_id1_bar_reg_3_/D sb_wide/out_3_2_id1_bar_reg_2_/D sb_wide/out_3_2_id1_bar_reg_1_/D sb_wide/out_3_2_id1_bar_reg_0_/D sb_wide/out_3_4_id1_bar_reg_15_/D sb_wide/out_3_4_id1_bar_reg_14_/D sb_wide/out_3_4_id1_bar_reg_13_/D sb_wide/out_3_4_id1_bar_reg_12_/D sb_wide/out_3_4_id1_bar_reg_11_/D sb_wide/out_3_4_id1_bar_reg_10_/D sb_wide/out_3_4_id1_bar_reg_9_/D sb_wide/out_3_4_id1_bar_reg_8_/D sb_wide/out_3_4_id1_bar_reg_7_/D sb_wide/out_3_4_id1_bar_reg_6_/D sb_wide/out_3_4_id1_bar_reg_5_/D sb_wide/out_3_4_id1_bar_reg_4_/D sb_wide/out_3_4_id1_bar_reg_3_/D sb_wide/out_3_4_id1_bar_reg_2_/D sb_wide/out_3_4_id1_bar_reg_1_/D sb_wide/out_3_4_id1_bar_reg_0_/D sb_wide/config_sb_reg_6_/D sb_wide/config_sb_reg_6_/SDN sb_wide/config_sb_reg_15_/D sb_wide/config_sb_reg_15_/SDN sb_wide/config_sb_reg_7_/D sb_wide/config_sb_reg_7_/SDN sb_wide/config_sb_reg_17_/D sb_wide/config_sb_reg_17_/SDN sb_wide/config_sb_reg_35_/D sb_wide/config_sb_reg_35_/SDN sb_wide/config_sb_reg_14_/D sb_wide/config_sb_reg_14_/SDN sb_wide/config_sb_reg_24_/D sb_wide/config_sb_reg_24_/SDN sb_wide/config_sb_reg_27_/D sb_wide/config_sb_reg_27_/SDN sb_wide/config_sb_reg_16_/D sb_wide/config_sb_reg_16_/SDN sb_wide/config_sb_reg_34_/D sb_wide/config_sb_reg_34_/SDN sb_wide/config_sb_reg_9_/D sb_wide/config_sb_reg_9_/SDN sb_wide/config_sb_reg_26_/D sb_wide/config_sb_reg_26_/SDN sb_wide/config_sb_reg_25_/D sb_wide/config_sb_reg_25_/SDN sb_wide/config_sb_reg_8_/D sb_wide/config_sb_reg_8_/SDN sb_wide/config_sb_reg_33_/D sb_wide/config_sb_reg_33_/SDN sb_wide/config_sb_reg_37_/D sb_wide/config_sb_reg_37_/SDN sb_wide/config_sb_reg_13_/D sb_wide/config_sb_reg_13_/SDN sb_wide/config_sb_reg_36_/D sb_wide/config_sb_reg_36_/SDN sb_wide/config_sb_reg_12_/D sb_wide/config_sb_reg_12_/SDN sb_wide/config_sb_reg_19_/D sb_wide/config_sb_reg_19_/SDN sb_wide/config_sb_reg_2_/D sb_wide/config_sb_reg_2_/SDN sb_wide/config_sb_reg_18_/D sb_wide/config_sb_reg_18_/SDN sb_wide/config_sb_reg_3_/D sb_wide/config_sb_reg_3_/SDN sb_wide/config_sb_reg_0_/D sb_wide/config_sb_reg_0_/SDN sb_wide/config_sb_reg_1_/D sb_wide/config_sb_reg_1_/SDN sb_wide/config_sb_reg_55_/CDN sb_wide/config_sb_reg_55_/D sb_wide/out_0_0_id1_bar_reg_14_/D sb_wide/out_0_0_id1_bar_reg_11_/D sb_wide/out_0_0_id1_bar_reg_13_/D sb_wide/out_0_0_id1_bar_reg_15_/D sb_wide/out_0_0_id1_bar_reg_9_/D sb_wide/out_0_0_id1_bar_reg_8_/D sb_wide/out_0_0_id1_bar_reg_12_/D sb_wide/out_0_0_id1_bar_reg_10_/D sb_wide/out_0_0_id1_bar_reg_0_/D sb_wide/out_0_0_id1_bar_reg_5_/D sb_wide/out_2_0_id1_bar_reg_10_/D sb_wide/out_2_0_id1_bar_reg_0_/D sb_1b/config_sb_reg_63_/CDN sb_1b/config_sb_reg_63_/D sb_1b/config_sb_reg_62_/CDN sb_1b/config_sb_reg_62_/D sb_1b/config_sb_reg_61_/CDN sb_1b/config_sb_reg_61_/D sb_1b/config_sb_reg_60_/CDN sb_1b/config_sb_reg_60_/D sb_1b/config_sb_reg_59_/CDN sb_1b/config_sb_reg_59_/D sb_1b/config_sb_reg_58_/CDN sb_1b/config_sb_reg_58_/D sb_1b/config_sb_reg_57_/CDN sb_1b/config_sb_reg_57_/D sb_1b/config_sb_reg_56_/CDN sb_1b/config_sb_reg_56_/D sb_1b/config_sb_reg_55_/CDN sb_1b/config_sb_reg_55_/D sb_1b/config_sb_reg_54_/CDN sb_1b/config_sb_reg_54_/D sb_1b/config_sb_reg_53_/CDN sb_1b/config_sb_reg_53_/D sb_1b/config_sb_reg_52_/CDN sb_1b/config_sb_reg_52_/D sb_1b/config_sb_reg_51_/CDN sb_1b/config_sb_reg_51_/D sb_1b/config_sb_reg_50_/CDN sb_1b/config_sb_reg_50_/D sb_1b/config_sb_reg_49_/CDN sb_1b/config_sb_reg_49_/D sb_1b/config_sb_reg_48_/CDN sb_1b/config_sb_reg_48_/D sb_1b/config_sb_reg_47_/CDN sb_1b/config_sb_reg_47_/D sb_1b/config_sb_reg_46_/CDN sb_1b/config_sb_reg_46_/D sb_1b/config_sb_reg_45_/CDN sb_1b/config_sb_reg_45_/D sb_1b/config_sb_reg_44_/CDN sb_1b/config_sb_reg_44_/D sb_1b/config_sb_reg_43_/CDN sb_1b/config_sb_reg_43_/D sb_1b/config_sb_reg_42_/CDN sb_1b/config_sb_reg_42_/D sb_1b/config_sb_reg_41_/CDN sb_1b/config_sb_reg_41_/D sb_1b/config_sb_reg_40_/CDN sb_1b/config_sb_reg_40_/D sb_1b/config_ungate_reg_31_/CDN sb_1b/config_ungate_reg_31_/D sb_1b/config_ungate_reg_30_/CDN sb_1b/config_ungate_reg_30_/D sb_1b/config_ungate_reg_29_/CDN sb_1b/config_ungate_reg_29_/D sb_1b/config_ungate_reg_28_/CDN sb_1b/config_ungate_reg_28_/D sb_1b/config_ungate_reg_27_/CDN sb_1b/config_ungate_reg_27_/D sb_1b/config_ungate_reg_26_/CDN sb_1b/config_ungate_reg_26_/D sb_1b/config_ungate_reg_25_/CDN sb_1b/config_ungate_reg_25_/D sb_1b/config_ungate_reg_24_/CDN sb_1b/config_ungate_reg_24_/D sb_1b/config_ungate_reg_23_/CDN sb_1b/config_ungate_reg_23_/D sb_1b/config_ungate_reg_22_/CDN sb_1b/config_ungate_reg_22_/D sb_1b/config_ungate_reg_21_/CDN sb_1b/config_ungate_reg_21_/D sb_1b/config_ungate_reg_20_/CDN sb_1b/config_ungate_reg_20_/D sb_1b/config_ungate_reg_19_/CDN sb_1b/config_ungate_reg_19_/D sb_1b/config_ungate_reg_18_/CDN sb_1b/config_ungate_reg_18_/D sb_1b/config_ungate_reg_17_/CDN sb_1b/config_ungate_reg_17_/D sb_1b/config_ungate_reg_16_/CDN sb_1b/config_ungate_reg_16_/D sb_1b/config_ungate_reg_15_/CDN sb_1b/config_ungate_reg_15_/D sb_1b/config_ungate_reg_14_/CDN      sb_1b/config_ungate_reg_14_/D sb_1b/config_ungate_reg_13_/CDN sb_1b/config_ungate_reg_13_/D sb_1b/config_ungate_reg_12_/CDN sb_1b/config_ungate_reg_12_/D sb_1b/config_ungate_reg_11_/CDN sb_1b/config_ungate_reg_11_/D sb_1b/config_ungate_reg_10_/CDN sb_1b/config_ungate_reg_10_/D sb_1b/config_ungate_reg_9_/CDN sb_1b/config_ungate_reg_9_/D sb_1b/config_ungate_reg_8_/CDN sb_1b/config_ungate_reg_8_/D sb_1b/config_ungate_reg_7_/CDN sb_1b/config_ungate_reg_7_/D sb_1b/config_ungate_reg_6_/CDN sb_1b/config_ungate_reg_6_/D sb_1b/config_ungate_reg_5_/CDN sb_1b/config_ungate_reg_5_/D sb_1b/config_ungate_reg_4_/CDN sb_1b/config_ungate_reg_4_/D sb_1b/config_ungate_reg_3_/CDN sb_1b/config_ungate_reg_3_/D sb_1b/config_ungate_reg_2_/CDN sb_1b/config_ungate_reg_2_/D sb_1b/config_ungate_reg_1_/CDN sb_1b/config_ungate_reg_1_/D sb_1b/config_ungate_reg_0_/CDN sb_1b/config_ungate_reg_0_/D sb_1b/out_0_0_id1_reg_0_/D sb_1b/out_0_0_id1_reg_0_/E sb_1b/out_0_2_id1_reg_0_/D sb_1b/out_0_2_id1_reg_0_/E sb_1b/out_0_3_id1_reg_0_/D sb_1b/out_0_3_id1_reg_0_/E sb_1b/out_0_4_id1_reg_0_/D sb_1b/out_0_4_id1_reg_0_/E sb_1b/out_2_0_id1_reg_0_/D sb_1b/out_2_0_id1_reg_0_/E sb_1b/out_2_3_id1_reg_0_/D sb_1b/out_2_3_id1_reg_0_/E sb_1b/out_2_4_id1_reg_0_/D sb_1b/out_2_4_id1_reg_0_/E sb_1b/out_3_1_id1_reg_0_/D sb_1b/out_3_1_id1_reg_0_/E sb_1b/out_3_2_id1_reg_0_/D sb_1b/out_3_2_id1_reg_0_/E sb_1b/out_3_3_id1_reg_0_/D sb_1b/out_3_3_id1_reg_0_/E sb_1b/out_3_4_id1_reg_0_/D sb_1b/out_3_4_id1_reg_0_/E sb_1b/config_sb_reg_27_/D sb_1b/config_sb_reg_27_/SDN sb_1b/config_sb_reg_12_/D sb_1b/config_sb_reg_12_/SDN sb_1b/config_sb_reg_16_/D sb_1b/config_sb_reg_16_/SDN sb_1b/config_sb_reg_24_/D sb_1b/config_sb_reg_24_/SDN sb_1b/config_sb_reg_26_/D sb_1b/config_sb_reg_26_/SDN sb_1b/config_sb_reg_33_/D sb_1b/config_sb_reg_33_/SDN sb_1b/config_sb_reg_23_/D sb_1b/config_sb_reg_23_/SDN sb_1b/config_sb_reg_32_/D sb_1b/config_sb_reg_32_/SDN sb_1b/config_sb_reg_39_/D sb_1b/config_sb_reg_39_/SDN sb_1b/config_sb_reg_10_/D sb_1b/config_sb_reg_10_/SDN sb_1b/config_sb_reg_14_/D sb_1b/config_sb_reg_14_/SDN sb_1b/config_sb_reg_38_/D sb_1b/config_sb_reg_38_/SDN sb_1b/config_sb_reg_0_/D sb_1b/config_sb_reg_0_/SDN sb_1b/config_sb_reg_25_/D sb_1b/config_sb_reg_25_/SDN sb_1b/config_sb_reg_35_/D sb_1b/config_sb_reg_35_/SDN sb_1b/config_sb_reg_9_/D sb_1b/config_sb_reg_9_/SDN sb_1b/config_sb_reg_30_/D sb_1b/config_sb_reg_30_/SDN sb_1b/config_sb_reg_11_/D sb_1b/config_sb_reg_11_/SDN sb_1b/config_sb_reg_18_/D sb_1b/config_sb_reg_18_/SDN sb_1b/config_sb_reg_15_/D sb_1b/config_sb_reg_15_/SDN sb_1b/config_sb_reg_5_/D sb_1b/config_sb_reg_5_/SDN sb_1b/config_sb_reg_22_/D sb_1b/config_sb_reg_22_/SDN sb_1b/config_sb_reg_7_/D sb_1b/config_sb_reg_7_/SDN sb_1b/config_sb_reg_21_/D sb_1b/config_sb_reg_21_/SDN sb_1b/config_sb_reg_17_/D sb_1b/config_sb_reg_17_/SDN sb_1b/config_sb_reg_8_/D sb_1b/config_sb_reg_8_/SDN sb_1b/config_sb_reg_13_/D sb_1b/config_sb_reg_13_/SDN sb_1b/config_sb_reg_36_/D sb_1b/config_sb_reg_36_/SDN sb_1b/config_sb_reg_20_/D sb_1b/config_sb_reg_20_/SDN sb_1b/config_sb_reg_4_/D sb_1b/config_sb_reg_4_/SDN sb_1b/config_sb_reg_6_/D sb_1b/config_sb_reg_6_/SDN sb_1b/config_sb_reg_29_/D sb_1b/config_sb_reg_29_/SDN sb_1b/config_sb_reg_3_/D sb_1b/config_sb_reg_3_/SDN sb_1b/config_sb_reg_31_/D sb_1b/config_sb_reg_31_/SDN sb_1b/config_sb_reg_1_/D sb_1b/config_sb_reg_1_/SDN sb_1b/config_sb_reg_37_/D sb_1b/config_sb_reg_37_/SDN sb_1b/config_sb_reg_28_/D sb_1b/config_sb_reg_28_/SDN sb_1b/config_sb_reg_2_/D sb_1b/config_sb_reg_2_/SDN sb_1b/config_sb_reg_34_/D sb_1b/config_sb_reg_34_/SDN sb_1b/config_sb_reg_19_/D sb_1b/config_sb_reg_19_/SDN sb_1b/out_1_0_id1_reg_0_/D sb_1b/out_1_0_id1_reg_0_/E sb_1b/out_1_4_id1_reg_0_/D sb_1b/out_1_4_id1_reg_0_/E sb_1b/out_1_2_id1_reg_0_/D sb_1b/out_1_2_id1_reg_0_/E sb_1b/out_1_3_id1_reg_0_/D sb_1b/out_1_3_id1_reg_0_/E sb_1b/out_1_1_id1_reg_0_/D sb_1b/out_1_1_id1_reg_0_/E sb_1b/out_2_1_id1_reg_0_/D sb_1b/out_2_1_id1_reg_0_/E sb_1b/out_2_2_id1_reg_0_/D sb_1b/out_2_2_id1_reg_0_/E sb_1b/out_3_0_id1_reg_0_/D sb_1b/out_3_0_id1_reg_0_/E sb_1b/out_0_1_id1_reg_0_/D sb_1b/out_0_1_id1_reg_0_/E test_pe/test_opt_reg_a/data_in_reg_reg_15_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_15_/D test_pe/test_opt_reg_a/data_in_reg_reg_14_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_14_/D test_pe/test_opt_reg_a/data_in_reg_reg_13_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_13_/D test_pe/test_opt_reg_a/data_in_reg_reg_12_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_12_/D test_pe/test_opt_reg_a/data_in_reg_reg_11_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_11_/D test_pe/test_opt_reg_a/data_in_reg_reg_10_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_10_/D test_pe/test_opt_reg_a/data_in_reg_reg_9_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_9_/D test_pe/test_opt_reg_a/data_in_reg_reg_8_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_8_/D test_pe/test_opt_reg_a/data_in_reg_reg_7_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_7_/D test_pe/test_opt_reg_a/data_in_reg_reg_6_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_6_/D test_pe/test_opt_reg_a/data_in_reg_reg_5_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_5_/D test_pe/test_opt_reg_a/data_in_reg_reg_4_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_4_/D test_pe/test_opt_reg_a/data_in_reg_reg_3_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_3_/D test_pe/test_opt_reg_a/data_in_reg_reg_2_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_2_/D test_pe/test_opt_reg_a/data_in_reg_reg_1_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_1_/D test_pe/test_opt_reg_a/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_a/data_in_reg_reg_0_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/CDN test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D test_pe/test_opt_reg_d/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_d/data_in_reg_reg_0_/D test_pe/test_opt_reg_d/data_in_reg_reg_0_/E test_pe/test_opt_reg_e/data_in_reg_reg_0_/CDN test_pe/test_opt_reg_e/data_in_reg_reg_0_/D test_pe/test_opt_reg_e/data_in_reg_reg_0_/E test_pe/test_opt_reg_f/data_in_reg_reg_0_/CDN      test_pe/test_opt_reg_f/data_in_reg_reg_0_/D test_pe/test_opt_reg_f/data_in_reg_reg_0_/E test_pe/test_lut/GEN_LUT_0__lut_reg_7_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_7_/D test_pe/test_lut/GEN_LUT_0__lut_reg_6_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_6_/D test_pe/test_lut/GEN_LUT_0__lut_reg_5_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_5_/D test_pe/test_lut/GEN_LUT_0__lut_reg_4_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_4_/D test_pe/test_lut/GEN_LUT_0__lut_reg_3_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_3_/D test_pe/test_lut/GEN_LUT_0__lut_reg_2_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_2_/D test_pe/test_lut/GEN_LUT_0__lut_reg_1_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_1_/D test_pe/test_lut/GEN_LUT_0__lut_reg_0_/CDN test_pe/test_lut/GEN_LUT_0__lut_reg_0_/D test_pe/test_debug_data/debug_val_reg_15_/CDN test_pe/test_debug_data/debug_val_reg_15_/D test_pe/test_debug_data/debug_val_reg_14_/CDN test_pe/test_debug_data/debug_val_reg_14_/D test_pe/test_debug_data/debug_val_reg_13_/CDN test_pe/test_debug_data/debug_val_reg_13_/D test_pe/test_debug_data/debug_val_reg_12_/CDN test_pe/test_debug_data/debug_val_reg_12_/D test_pe/test_debug_data/debug_val_reg_11_/CDN test_pe/test_debug_data/debug_val_reg_11_/D test_pe/test_debug_data/debug_val_reg_10_/CDN test_pe/test_debug_data/debug_val_reg_10_/D test_pe/test_debug_data/debug_val_reg_9_/CDN test_pe/test_debug_data/debug_val_reg_9_/D test_pe/test_debug_data/debug_val_reg_8_/CDN test_pe/test_debug_data/debug_val_reg_8_/D test_pe/test_debug_data/debug_val_reg_7_/CDN test_pe/test_debug_data/debug_val_reg_7_/D test_pe/test_debug_data/debug_val_reg_6_/CDN test_pe/test_debug_data/debug_val_reg_6_/D test_pe/test_debug_data/debug_val_reg_5_/CDN test_pe/test_debug_data/debug_val_reg_5_/D test_pe/test_debug_data/debug_val_reg_4_/CDN test_pe/test_debug_data/debug_val_reg_4_/D test_pe/test_debug_data/debug_val_reg_3_/CDN test_pe/test_debug_data/debug_val_reg_3_/D test_pe/test_debug_data/debug_val_reg_2_/CDN test_pe/test_debug_data/debug_val_reg_2_/D test_pe/test_debug_data/debug_val_reg_1_/CDN test_pe/test_debug_data/debug_val_reg_1_/D test_pe/test_debug_data/debug_val_reg_0_/CDN test_pe/test_debug_data/debug_val_reg_0_/D test_pe/test_debug_bit/debug_val_reg_0_/CDN test_pe/test_debug_bit/debug_val_reg_0_/D test_pe/test_debug_bit/debug_val_reg_0_/E test_pe/op_code_reg_15_/CDN test_pe/op_code_reg_15_/D test_pe/op_code_reg_14_/CDN test_pe/op_code_reg_14_/D test_pe/op_code_reg_13_/CDN test_pe/op_code_reg_13_/D test_pe/op_code_reg_12_/CDN test_pe/op_code_reg_12_/D test_pe/op_code_reg_11_/CDN test_pe/op_code_reg_11_/D test_pe/op_code_reg_10_/CDN test_pe/op_code_reg_10_/D test_pe/op_code_reg_9_/CDN test_pe/op_code_reg_9_/D test_pe/op_code_reg_8_/CDN test_pe/op_code_reg_8_/D test_pe/op_code_reg_7_/CDN test_pe/op_code_reg_7_/D test_pe/op_code_reg_6_/CDN test_pe/op_code_reg_6_/D test_pe/inp_code_reg_15_/CDN test_pe/inp_code_reg_15_/D test_pe/inp_code_reg_14_/CDN test_pe/inp_code_reg_14_/D test_pe/inp_code_reg_13_/CDN test_pe/inp_code_reg_13_/D test_pe/inp_code_reg_12_/CDN test_pe/inp_code_reg_12_/D test_pe/inp_code_reg_11_/CDN test_pe/inp_code_reg_11_/D test_pe/inp_code_reg_10_/CDN test_pe/inp_code_reg_10_/D test_pe/inp_code_reg_9_/CDN test_pe/inp_code_reg_9_/D test_pe/inp_code_reg_8_/CDN test_pe/inp_code_reg_8_/D test_pe/inp_code_reg_7_/CDN test_pe/inp_code_reg_7_/D test_pe/inp_code_reg_6_/CDN test_pe/inp_code_reg_6_/D test_pe/inp_code_reg_5_/CDN test_pe/inp_code_reg_5_/D test_pe/inp_code_reg_2_/CDN test_pe/inp_code_reg_2_/D test_pe/inp_code_reg_1_/CDN test_pe/inp_code_reg_1_/D test_pe/inp_code_reg_0_/CDN test_pe/inp_code_reg_0_/D test_pe/op_code_reg_0_/CDN test_pe/op_code_reg_0_/D test_pe/inp_code_reg_3_/CDN test_pe/inp_code_reg_3_/D test_pe/op_code_reg_1_/CDN test_pe/op_code_reg_1_/D test_pe/op_code_reg_4_/CDN test_pe/op_code_reg_4_/D test_pe/op_code_reg_3_/CDN test_pe/op_code_reg_3_/D test_pe/op_code_reg_2_/CDN test_pe/op_code_reg_2_/D test_pe/inp_code_reg_4_/CDN test_pe/inp_code_reg_4_/D test_pe/op_code_reg_5_/CDN test_pe/op_code_reg_5_/D gout_sel_reg_0_/CDN gout_sel_reg_0_/D gout_sel_reg_0_/E}]
group_path -name Reg2Reg -from $__coll_51   -to $__coll_52  
set __coll_53 [get_pins {cb_data0/clk_gate_config_cb_reg/latch/CP cb_data0/config_cb_reg_31_/CP cb_data0/config_cb_reg_30_/CP cb_data0/config_cb_reg_29_/CP cb_data0/config_cb_reg_28_/CP cb_data0/config_cb_reg_27_/CP cb_data0/config_cb_reg_26_/CP cb_data0/config_cb_reg_25_/CP cb_data0/config_cb_reg_24_/CP cb_data0/config_cb_reg_23_/CP cb_data0/config_cb_reg_22_/CP cb_data0/config_cb_reg_21_/CP cb_data0/config_cb_reg_20_/CP cb_data0/config_cb_reg_19_/CP cb_data0/config_cb_reg_18_/CP cb_data0/config_cb_reg_17_/CP cb_data0/config_cb_reg_16_/CP cb_data0/config_cb_reg_15_/CP cb_data0/config_cb_reg_14_/CP cb_data0/config_cb_reg_13_/CP cb_data0/config_cb_reg_12_/CP cb_data0/config_cb_reg_11_/CP cb_data0/config_cb_reg_10_/CP cb_data0/config_cb_reg_9_/CP cb_data0/config_cb_reg_8_/CP cb_data0/config_cb_reg_7_/CP cb_data0/config_cb_reg_6_/CP cb_data0/config_cb_reg_5_/CP cb_data0/config_cb_reg_4_/CP cb_data0/config_cb_reg_2_/CP cb_data0/config_cb_reg_1_/CP cb_data0/config_cb_reg_0_/CP cb_data0/config_cb_reg_3_/CP cb_data1/clk_gate_config_cb_reg/latch/CP cb_data1/config_cb_reg_31_/CP cb_data1/config_cb_reg_30_/CP cb_data1/config_cb_reg_29_/CP cb_data1/config_cb_reg_28_/CP cb_data1/config_cb_reg_27_/CP cb_data1/config_cb_reg_26_/CP cb_data1/config_cb_reg_25_/CP cb_data1/config_cb_reg_24_/CP cb_data1/config_cb_reg_23_/CP cb_data1/config_cb_reg_22_/CP cb_data1/config_cb_reg_21_/CP cb_data1/config_cb_reg_20_/CP cb_data1/config_cb_reg_19_/CP cb_data1/config_cb_reg_18_/CP cb_data1/config_cb_reg_17_/CP cb_data1/config_cb_reg_16_/CP cb_data1/config_cb_reg_15_/CP cb_data1/config_cb_reg_14_/CP cb_data1/config_cb_reg_13_/CP cb_data1/config_cb_reg_12_/CP cb_data1/config_cb_reg_11_/CP cb_data1/config_cb_reg_10_/CP cb_data1/config_cb_reg_9_/CP cb_data1/config_cb_reg_8_/CP cb_data1/config_cb_reg_7_/CP cb_data1/config_cb_reg_6_/CP cb_data1/config_cb_reg_5_/CP cb_data1/config_cb_reg_4_/CP cb_data1/config_cb_reg_3_/CP cb_data1/config_cb_reg_2_/CP cb_data1/config_cb_reg_1_/CP cb_data1/config_cb_reg_0_/CP cb_bit0/clk_gate_config_cb_reg/latch/CP cb_bit0/config_cb_reg_31_/CP cb_bit0/config_cb_reg_30_/CP cb_bit0/config_cb_reg_29_/CP cb_bit0/config_cb_reg_28_/CP cb_bit0/config_cb_reg_27_/CP cb_bit0/config_cb_reg_26_/CP cb_bit0/config_cb_reg_25_/CP cb_bit0/config_cb_reg_24_/CP cb_bit0/config_cb_reg_23_/CP cb_bit0/config_cb_reg_22_/CP cb_bit0/config_cb_reg_21_/CP cb_bit0/config_cb_reg_20_/CP cb_bit0/config_cb_reg_19_/CP cb_bit0/config_cb_reg_18_/CP cb_bit0/config_cb_reg_17_/CP cb_bit0/config_cb_reg_16_/CP cb_bit0/config_cb_reg_15_/CP cb_bit0/config_cb_reg_14_/CP cb_bit0/config_cb_reg_13_/CP cb_bit0/config_cb_reg_12_/CP cb_bit0/config_cb_reg_11_/CP cb_bit0/config_cb_reg_10_/CP cb_bit0/config_cb_reg_9_/CP cb_bit0/config_cb_reg_8_/CP cb_bit0/config_cb_reg_7_/CP cb_bit0/config_cb_reg_6_/CP cb_bit0/config_cb_reg_5_/CP cb_bit0/config_cb_reg_4_/CP cb_bit0/config_cb_reg_1_/CP cb_bit0/config_cb_reg_2_/CP cb_bit0/config_cb_reg_0_/CP cb_bit0/config_cb_reg_3_/CP cb_bit1/clk_gate_config_cb_reg/latch/CP cb_bit1/config_cb_reg_31_/CP cb_bit1/config_cb_reg_30_/CP cb_bit1/config_cb_reg_29_/CP cb_bit1/config_cb_reg_28_/CP cb_bit1/config_cb_reg_27_/CP cb_bit1/config_cb_reg_26_/CP cb_bit1/config_cb_reg_25_/CP cb_bit1/config_cb_reg_24_/CP cb_bit1/config_cb_reg_23_/CP cb_bit1/config_cb_reg_22_/CP cb_bit1/config_cb_reg_21_/CP cb_bit1/config_cb_reg_20_/CP cb_bit1/config_cb_reg_19_/CP cb_bit1/config_cb_reg_18_/CP cb_bit1/config_cb_reg_17_/CP cb_bit1/config_cb_reg_16_/CP cb_bit1/config_cb_reg_15_/CP cb_bit1/config_cb_reg_14_/CP cb_bit1/config_cb_reg_13_/CP cb_bit1/config_cb_reg_12_/CP cb_bit1/config_cb_reg_11_/CP cb_bit1/config_cb_reg_10_/CP cb_bit1/config_cb_reg_9_/CP cb_bit1/config_cb_reg_8_/CP cb_bit1/config_cb_reg_7_/CP cb_bit1/config_cb_reg_6_/CP cb_bit1/config_cb_reg_5_/CP cb_bit1/config_cb_reg_4_/CP cb_bit1/config_cb_reg_1_/CP cb_bit1/config_cb_reg_2_/CP cb_bit1/config_cb_reg_0_/CP cb_bit1/config_cb_reg_3_/CP cb_bit2/clk_gate_config_cb_reg/latch/CP cb_bit2/config_cb_reg_31_/CP cb_bit2/config_cb_reg_30_/CP cb_bit2/config_cb_reg_29_/CP cb_bit2/config_cb_reg_28_/CP cb_bit2/config_cb_reg_27_/CP cb_bit2/config_cb_reg_26_/CP cb_bit2/config_cb_reg_25_/CP cb_bit2/config_cb_reg_24_/CP cb_bit2/config_cb_reg_23_/CP cb_bit2/config_cb_reg_22_/CP cb_bit2/config_cb_reg_21_/CP cb_bit2/config_cb_reg_20_/CP cb_bit2/config_cb_reg_19_/CP cb_bit2/config_cb_reg_18_/CP cb_bit2/config_cb_reg_17_/CP cb_bit2/config_cb_reg_16_/CP cb_bit2/config_cb_reg_15_/CP cb_bit2/config_cb_reg_14_/CP cb_bit2/config_cb_reg_13_/CP cb_bit2/config_cb_reg_12_/CP cb_bit2/config_cb_reg_11_/CP cb_bit2/config_cb_reg_10_/CP cb_bit2/config_cb_reg_9_/CP cb_bit2/config_cb_reg_8_/CP cb_bit2/config_cb_reg_7_/CP cb_bit2/config_cb_reg_6_/CP cb_bit2/config_cb_reg_5_/CP cb_bit2/config_cb_reg_4_/CP cb_bit2/config_cb_reg_1_/CP cb_bit2/config_cb_reg_2_/CP cb_bit2/config_cb_reg_0_/CP cb_bit2/config_cb_reg_3_/CP cb_cg_en/clk_gate_config_cb_reg/latch/CP cb_cg_en/config_cb_reg_31_/CP cb_cg_en/config_cb_reg_30_/CP cb_cg_en/config_cb_reg_29_/CP cb_cg_en/config_cb_reg_28_/CP cb_cg_en/config_cb_reg_27_/CP cb_cg_en/config_cb_reg_26_/CP cb_cg_en/config_cb_reg_25_/CP cb_cg_en/config_cb_reg_24_/CP cb_cg_en/config_cb_reg_23_/CP cb_cg_en/config_cb_reg_22_/CP cb_cg_en/config_cb_reg_21_/CP cb_cg_en/config_cb_reg_20_/CP cb_cg_en/config_cb_reg_19_/CP cb_cg_en/config_cb_reg_18_/CP cb_cg_en/config_cb_reg_17_/CP cb_cg_en/config_cb_reg_16_/CP cb_cg_en/config_cb_reg_15_/CP cb_cg_en/config_cb_reg_14_/CP cb_cg_en/config_cb_reg_13_/CP cb_cg_en/config_cb_reg_12_/CP cb_cg_en/config_cb_reg_11_/CP cb_cg_en/config_cb_reg_10_/CP cb_cg_en/config_cb_reg_9_/CP cb_cg_en/config_cb_reg_8_/CP cb_cg_en/config_cb_reg_7_/CP cb_cg_en/config_cb_reg_6_/CP cb_cg_en/config_cb_reg_5_/CP cb_cg_en/config_cb_reg_4_/CP cb_cg_en/config_cb_reg_1_/CP cb_cg_en/config_cb_reg_0_/CP cb_cg_en/config_cb_reg_2_/CP cb_cg_en/config_cb_reg_3_/CP sb_wide/clk_gate_config_sb_reg/latch/CP sb_wide/clk_gate_config_sb_reg_0/latch/CP sb_wide/clk_gate_config_ungate_reg/latch/CP sb_wide/clk_gate_out_0_0_id1_bar_reg/latch/CP sb_wide/clk_gate_out_0_1_id1_bar_reg/latch/CP sb_wide/clk_gate_out_0_2_id1_bar_reg/latch/CP sb_wide/clk_gate_out_0_3_id1_bar_reg/latch/CP sb_wide/clk_gate_out_0_4_id1_bar_reg/latch/CP sb_wide/clk_gate_out_1_0_id1_bar_reg/latch/CP sb_wide/clk_gate_out_1_1_id1_bar_reg/latch/CP sb_wide/clk_gate_out_1_2_id1_bar_reg/latch/CP sb_wide/clk_gate_out_1_3_id1_bar_reg/latch/CP sb_wide/clk_gate_out_1_4_id1_bar_reg/latch/CP sb_wide/clk_gate_out_2_0_id1_bar_reg/latch/CP sb_wide/clk_gate_out_2_1_id1_bar_reg/latch/CP sb_wide/clk_gate_out_2_2_id1_bar_reg/latch/CP sb_wide/clk_gate_out_2_3_id1_bar_reg/latch/CP sb_wide/clk_gate_out_2_4_id1_bar_reg/latch/CP sb_wide/clk_gate_out_3_0_id1_bar_reg/latch/CP sb_wide/clk_gate_out_3_1_id1_bar_reg/latch/CP sb_wide/clk_gate_out_3_2_id1_bar_reg/latch/CP sb_wide/clk_gate_out_3_3_id1_bar_reg/latch/CP sb_wide/clk_gate_out_3_4_id1_bar_reg/latch/CP sb_wide/config_sb_reg_63_/CP sb_wide/config_sb_reg_62_/CP sb_wide/config_sb_reg_61_/CP sb_wide/config_sb_reg_60_/CP sb_wide/config_sb_reg_59_/CP sb_wide/config_sb_reg_58_/CP sb_wide/config_sb_reg_57_/CP sb_wide/config_sb_reg_56_/CP sb_wide/config_sb_reg_54_/CP sb_wide/config_sb_reg_53_/CP sb_wide/config_sb_reg_52_/CP sb_wide/config_sb_reg_51_/CP sb_wide/config_sb_reg_50_/CP sb_wide/config_sb_reg_49_/CP sb_wide/config_sb_reg_48_/CP sb_wide/config_sb_reg_47_/CP sb_wide/config_sb_reg_46_/CP sb_wide/config_sb_reg_45_/CP sb_wide/config_sb_reg_44_/CP sb_wide/config_sb_reg_43_/CP sb_wide/config_sb_reg_42_/CP      sb_wide/config_sb_reg_41_/CP sb_wide/config_sb_reg_40_/CP sb_wide/config_sb_reg_39_/CP sb_wide/config_sb_reg_38_/CP sb_wide/config_sb_reg_32_/CP sb_wide/config_sb_reg_31_/CP sb_wide/config_sb_reg_30_/CP sb_wide/config_sb_reg_29_/CP sb_wide/config_sb_reg_28_/CP sb_wide/config_sb_reg_23_/CP sb_wide/config_sb_reg_22_/CP sb_wide/config_sb_reg_21_/CP sb_wide/config_sb_reg_20_/CP sb_wide/config_sb_reg_11_/CP sb_wide/config_sb_reg_10_/CP sb_wide/config_sb_reg_5_/CP sb_wide/config_sb_reg_4_/CP sb_wide/config_ungate_reg_31_/CP sb_wide/config_ungate_reg_30_/CP sb_wide/config_ungate_reg_29_/CP sb_wide/config_ungate_reg_28_/CP sb_wide/config_ungate_reg_27_/CP sb_wide/config_ungate_reg_26_/CP sb_wide/config_ungate_reg_25_/CP sb_wide/config_ungate_reg_24_/CP sb_wide/config_ungate_reg_23_/CP sb_wide/config_ungate_reg_22_/CP sb_wide/config_ungate_reg_21_/CP sb_wide/config_ungate_reg_20_/CP sb_wide/config_ungate_reg_19_/CP sb_wide/config_ungate_reg_18_/CP sb_wide/config_ungate_reg_17_/CP sb_wide/config_ungate_reg_16_/CP sb_wide/config_ungate_reg_15_/CP sb_wide/config_ungate_reg_14_/CP sb_wide/config_ungate_reg_13_/CP sb_wide/config_ungate_reg_12_/CP sb_wide/config_ungate_reg_11_/CP sb_wide/config_ungate_reg_10_/CP sb_wide/config_ungate_reg_9_/CP sb_wide/config_ungate_reg_8_/CP sb_wide/config_ungate_reg_7_/CP sb_wide/config_ungate_reg_6_/CP sb_wide/config_ungate_reg_5_/CP sb_wide/config_ungate_reg_4_/CP sb_wide/config_ungate_reg_3_/CP sb_wide/config_ungate_reg_2_/CP sb_wide/config_ungate_reg_1_/CP sb_wide/config_ungate_reg_0_/CP sb_wide/out_0_0_id1_bar_reg_7_/CP sb_wide/out_0_0_id1_bar_reg_6_/CP sb_wide/out_0_0_id1_bar_reg_4_/CP sb_wide/out_0_0_id1_bar_reg_3_/CP sb_wide/out_0_0_id1_bar_reg_2_/CP sb_wide/out_0_0_id1_bar_reg_1_/CP sb_wide/out_0_2_id1_bar_reg_15_/CP sb_wide/out_0_2_id1_bar_reg_14_/CP sb_wide/out_0_2_id1_bar_reg_13_/CP sb_wide/out_0_2_id1_bar_reg_12_/CP sb_wide/out_0_2_id1_bar_reg_11_/CP sb_wide/out_0_2_id1_bar_reg_10_/CP sb_wide/out_0_2_id1_bar_reg_9_/CP sb_wide/out_0_2_id1_bar_reg_8_/CP sb_wide/out_0_2_id1_bar_reg_7_/CP sb_wide/out_0_2_id1_bar_reg_6_/CP sb_wide/out_0_2_id1_bar_reg_5_/CP sb_wide/out_0_2_id1_bar_reg_4_/CP sb_wide/out_0_2_id1_bar_reg_3_/CP sb_wide/out_0_2_id1_bar_reg_2_/CP sb_wide/out_0_2_id1_bar_reg_1_/CP sb_wide/out_0_2_id1_bar_reg_0_/CP sb_wide/out_0_4_id1_bar_reg_15_/CP sb_wide/out_0_4_id1_bar_reg_14_/CP sb_wide/out_0_4_id1_bar_reg_13_/CP sb_wide/out_0_4_id1_bar_reg_12_/CP sb_wide/out_0_4_id1_bar_reg_11_/CP sb_wide/out_0_4_id1_bar_reg_10_/CP sb_wide/out_0_4_id1_bar_reg_9_/CP sb_wide/out_0_4_id1_bar_reg_8_/CP sb_wide/out_0_4_id1_bar_reg_7_/CP sb_wide/out_0_4_id1_bar_reg_6_/CP sb_wide/out_0_4_id1_bar_reg_5_/CP sb_wide/out_0_4_id1_bar_reg_4_/CP sb_wide/out_0_4_id1_bar_reg_3_/CP sb_wide/out_0_4_id1_bar_reg_2_/CP sb_wide/out_0_4_id1_bar_reg_1_/CP sb_wide/out_0_4_id1_bar_reg_0_/CP sb_wide/out_1_0_id1_bar_reg_15_/CP sb_wide/out_1_0_id1_bar_reg_14_/CP sb_wide/out_1_0_id1_bar_reg_13_/CP sb_wide/out_1_0_id1_bar_reg_12_/CP sb_wide/out_1_0_id1_bar_reg_11_/CP sb_wide/out_1_0_id1_bar_reg_10_/CP sb_wide/out_1_0_id1_bar_reg_9_/CP sb_wide/out_1_0_id1_bar_reg_8_/CP sb_wide/out_1_0_id1_bar_reg_7_/CP sb_wide/out_1_0_id1_bar_reg_6_/CP sb_wide/out_1_0_id1_bar_reg_5_/CP sb_wide/out_1_0_id1_bar_reg_4_/CP sb_wide/out_1_0_id1_bar_reg_3_/CP sb_wide/out_1_0_id1_bar_reg_2_/CP sb_wide/out_1_0_id1_bar_reg_1_/CP sb_wide/out_1_0_id1_bar_reg_0_/CP sb_wide/out_1_1_id1_bar_reg_15_/CP sb_wide/out_1_1_id1_bar_reg_14_/CP sb_wide/out_1_1_id1_bar_reg_13_/CP sb_wide/out_1_1_id1_bar_reg_12_/CP sb_wide/out_1_1_id1_bar_reg_11_/CP sb_wide/out_1_1_id1_bar_reg_10_/CP sb_wide/out_1_1_id1_bar_reg_9_/CP sb_wide/out_1_1_id1_bar_reg_8_/CP sb_wide/out_1_1_id1_bar_reg_7_/CP sb_wide/out_1_1_id1_bar_reg_6_/CP sb_wide/out_1_1_id1_bar_reg_5_/CP sb_wide/out_1_1_id1_bar_reg_4_/CP sb_wide/out_1_1_id1_bar_reg_3_/CP sb_wide/out_1_1_id1_bar_reg_2_/CP sb_wide/out_1_1_id1_bar_reg_1_/CP sb_wide/out_1_1_id1_bar_reg_0_/CP sb_wide/out_2_0_id1_bar_reg_15_/CP sb_wide/out_2_0_id1_bar_reg_14_/CP sb_wide/out_2_0_id1_bar_reg_13_/CP sb_wide/out_2_0_id1_bar_reg_12_/CP sb_wide/out_2_0_id1_bar_reg_11_/CP sb_wide/out_2_0_id1_bar_reg_9_/CP sb_wide/out_2_0_id1_bar_reg_8_/CP sb_wide/out_2_0_id1_bar_reg_7_/CP sb_wide/out_2_0_id1_bar_reg_6_/CP sb_wide/out_2_0_id1_bar_reg_5_/CP sb_wide/out_2_0_id1_bar_reg_4_/CP sb_wide/out_2_0_id1_bar_reg_3_/CP sb_wide/out_2_0_id1_bar_reg_2_/CP sb_wide/out_2_0_id1_bar_reg_1_/CP sb_wide/out_2_1_id1_bar_reg_15_/CP sb_wide/out_2_1_id1_bar_reg_14_/CP sb_wide/out_2_1_id1_bar_reg_13_/CP sb_wide/out_2_1_id1_bar_reg_12_/CP sb_wide/out_2_1_id1_bar_reg_11_/CP sb_wide/out_2_1_id1_bar_reg_10_/CP sb_wide/out_2_1_id1_bar_reg_9_/CP sb_wide/out_2_1_id1_bar_reg_8_/CP sb_wide/out_2_1_id1_bar_reg_7_/CP sb_wide/out_2_1_id1_bar_reg_6_/CP sb_wide/out_2_1_id1_bar_reg_5_/CP sb_wide/out_2_1_id1_bar_reg_4_/CP sb_wide/out_2_1_id1_bar_reg_3_/CP sb_wide/out_2_1_id1_bar_reg_2_/CP sb_wide/out_2_1_id1_bar_reg_1_/CP sb_wide/out_2_1_id1_bar_reg_0_/CP sb_wide/out_2_2_id1_bar_reg_15_/CP sb_wide/out_2_2_id1_bar_reg_14_/CP sb_wide/out_2_2_id1_bar_reg_13_/CP sb_wide/out_2_2_id1_bar_reg_12_/CP sb_wide/out_2_2_id1_bar_reg_11_/CP sb_wide/out_2_2_id1_bar_reg_10_/CP sb_wide/out_2_2_id1_bar_reg_9_/CP sb_wide/out_2_2_id1_bar_reg_8_/CP sb_wide/out_2_2_id1_bar_reg_7_/CP sb_wide/out_2_2_id1_bar_reg_6_/CP sb_wide/out_2_2_id1_bar_reg_5_/CP sb_wide/out_2_2_id1_bar_reg_4_/CP sb_wide/out_2_2_id1_bar_reg_3_/CP sb_wide/out_2_2_id1_bar_reg_2_/CP sb_wide/out_2_2_id1_bar_reg_1_/CP sb_wide/out_2_2_id1_bar_reg_0_/CP sb_wide/out_3_0_id1_bar_reg_15_/CP sb_wide/out_3_0_id1_bar_reg_14_/CP sb_wide/out_3_0_id1_bar_reg_13_/CP sb_wide/out_3_0_id1_bar_reg_12_/CP sb_wide/out_3_0_id1_bar_reg_11_/CP sb_wide/out_3_0_id1_bar_reg_10_/CP sb_wide/out_3_0_id1_bar_reg_9_/CP sb_wide/out_3_0_id1_bar_reg_8_/CP sb_wide/out_3_0_id1_bar_reg_7_/CP sb_wide/out_3_0_id1_bar_reg_6_/CP sb_wide/out_3_0_id1_bar_reg_5_/CP sb_wide/out_3_0_id1_bar_reg_4_/CP sb_wide/out_3_0_id1_bar_reg_3_/CP sb_wide/out_3_0_id1_bar_reg_2_/CP sb_wide/out_3_0_id1_bar_reg_1_/CP sb_wide/out_3_0_id1_bar_reg_0_/CP sb_wide/out_3_3_id1_bar_reg_15_/CP sb_wide/out_3_3_id1_bar_reg_14_/CP sb_wide/out_3_3_id1_bar_reg_13_/CP sb_wide/out_3_3_id1_bar_reg_12_/CP sb_wide/out_3_3_id1_bar_reg_11_/CP sb_wide/out_3_3_id1_bar_reg_10_/CP sb_wide/out_3_3_id1_bar_reg_9_/CP sb_wide/out_3_3_id1_bar_reg_8_/CP sb_wide/out_3_3_id1_bar_reg_7_/CP sb_wide/out_3_3_id1_bar_reg_6_/CP sb_wide/out_3_3_id1_bar_reg_5_/CP sb_wide/out_3_3_id1_bar_reg_4_/CP sb_wide/out_3_3_id1_bar_reg_3_/CP sb_wide/out_3_3_id1_bar_reg_2_/CP sb_wide/out_3_3_id1_bar_reg_1_/CP sb_wide/out_3_3_id1_bar_reg_0_/CP sb_wide/out_0_1_id1_bar_reg_15_/CP sb_wide/out_0_1_id1_bar_reg_14_/CP sb_wide/out_0_1_id1_bar_reg_13_/CP sb_wide/out_0_1_id1_bar_reg_12_/CP sb_wide/out_0_1_id1_bar_reg_11_/CP sb_wide/out_0_1_id1_bar_reg_10_/CP sb_wide/out_0_1_id1_bar_reg_9_/CP sb_wide/out_0_1_id1_bar_reg_8_/CP sb_wide/out_0_1_id1_bar_reg_7_/CP sb_wide/out_0_1_id1_bar_reg_6_/CP sb_wide/out_0_1_id1_bar_reg_5_/CP sb_wide/out_0_1_id1_bar_reg_4_/CP sb_wide/out_0_1_id1_bar_reg_3_/CP sb_wide/out_0_1_id1_bar_reg_2_/CP sb_wide/out_0_1_id1_bar_reg_1_/CP sb_wide/out_0_1_id1_bar_reg_0_/CP sb_wide/out_0_3_id1_bar_reg_15_/CP sb_wide/out_0_3_id1_bar_reg_14_/CP sb_wide/out_0_3_id1_bar_reg_13_/CP sb_wide/out_0_3_id1_bar_reg_12_/CP sb_wide/out_0_3_id1_bar_reg_11_/CP sb_wide/out_0_3_id1_bar_reg_10_/CP sb_wide/out_0_3_id1_bar_reg_9_/CP sb_wide/out_0_3_id1_bar_reg_8_/CP sb_wide/out_0_3_id1_bar_reg_7_/CP sb_wide/out_0_3_id1_bar_reg_6_/CP      sb_wide/out_0_3_id1_bar_reg_5_/CP sb_wide/out_0_3_id1_bar_reg_4_/CP sb_wide/out_0_3_id1_bar_reg_3_/CP sb_wide/out_0_3_id1_bar_reg_2_/CP sb_wide/out_0_3_id1_bar_reg_1_/CP sb_wide/out_0_3_id1_bar_reg_0_/CP sb_wide/out_1_2_id1_bar_reg_15_/CP sb_wide/out_1_2_id1_bar_reg_14_/CP sb_wide/out_1_2_id1_bar_reg_13_/CP sb_wide/out_1_2_id1_bar_reg_12_/CP sb_wide/out_1_2_id1_bar_reg_11_/CP sb_wide/out_1_2_id1_bar_reg_10_/CP sb_wide/out_1_2_id1_bar_reg_9_/CP sb_wide/out_1_2_id1_bar_reg_8_/CP sb_wide/out_1_2_id1_bar_reg_7_/CP sb_wide/out_1_2_id1_bar_reg_6_/CP sb_wide/out_1_2_id1_bar_reg_5_/CP sb_wide/out_1_2_id1_bar_reg_4_/CP sb_wide/out_1_2_id1_bar_reg_3_/CP sb_wide/out_1_2_id1_bar_reg_2_/CP sb_wide/out_1_2_id1_bar_reg_1_/CP sb_wide/out_1_2_id1_bar_reg_0_/CP sb_wide/out_1_3_id1_bar_reg_15_/CP sb_wide/out_1_3_id1_bar_reg_14_/CP sb_wide/out_1_3_id1_bar_reg_13_/CP sb_wide/out_1_3_id1_bar_reg_12_/CP sb_wide/out_1_3_id1_bar_reg_11_/CP sb_wide/out_1_3_id1_bar_reg_10_/CP sb_wide/out_1_3_id1_bar_reg_9_/CP sb_wide/out_1_3_id1_bar_reg_8_/CP sb_wide/out_1_3_id1_bar_reg_7_/CP sb_wide/out_1_3_id1_bar_reg_6_/CP sb_wide/out_1_3_id1_bar_reg_5_/CP sb_wide/out_1_3_id1_bar_reg_4_/CP sb_wide/out_1_3_id1_bar_reg_3_/CP sb_wide/out_1_3_id1_bar_reg_2_/CP sb_wide/out_1_3_id1_bar_reg_1_/CP sb_wide/out_1_3_id1_bar_reg_0_/CP sb_wide/out_1_4_id1_bar_reg_15_/CP sb_wide/out_1_4_id1_bar_reg_14_/CP sb_wide/out_1_4_id1_bar_reg_13_/CP sb_wide/out_1_4_id1_bar_reg_12_/CP sb_wide/out_1_4_id1_bar_reg_11_/CP sb_wide/out_1_4_id1_bar_reg_10_/CP sb_wide/out_1_4_id1_bar_reg_9_/CP sb_wide/out_1_4_id1_bar_reg_8_/CP sb_wide/out_1_4_id1_bar_reg_7_/CP sb_wide/out_1_4_id1_bar_reg_6_/CP sb_wide/out_1_4_id1_bar_reg_5_/CP sb_wide/out_1_4_id1_bar_reg_4_/CP sb_wide/out_1_4_id1_bar_reg_3_/CP sb_wide/out_1_4_id1_bar_reg_2_/CP sb_wide/out_1_4_id1_bar_reg_1_/CP sb_wide/out_1_4_id1_bar_reg_0_/CP sb_wide/out_2_3_id1_bar_reg_15_/CP sb_wide/out_2_3_id1_bar_reg_14_/CP sb_wide/out_2_3_id1_bar_reg_13_/CP sb_wide/out_2_3_id1_bar_reg_12_/CP sb_wide/out_2_3_id1_bar_reg_11_/CP sb_wide/out_2_3_id1_bar_reg_10_/CP sb_wide/out_2_3_id1_bar_reg_9_/CP sb_wide/out_2_3_id1_bar_reg_8_/CP sb_wide/out_2_3_id1_bar_reg_7_/CP sb_wide/out_2_3_id1_bar_reg_6_/CP sb_wide/out_2_3_id1_bar_reg_5_/CP sb_wide/out_2_3_id1_bar_reg_4_/CP sb_wide/out_2_3_id1_bar_reg_3_/CP sb_wide/out_2_3_id1_bar_reg_2_/CP sb_wide/out_2_3_id1_bar_reg_1_/CP sb_wide/out_2_3_id1_bar_reg_0_/CP sb_wide/out_2_4_id1_bar_reg_15_/CP sb_wide/out_2_4_id1_bar_reg_14_/CP sb_wide/out_2_4_id1_bar_reg_13_/CP sb_wide/out_2_4_id1_bar_reg_12_/CP sb_wide/out_2_4_id1_bar_reg_11_/CP sb_wide/out_2_4_id1_bar_reg_10_/CP sb_wide/out_2_4_id1_bar_reg_9_/CP sb_wide/out_2_4_id1_bar_reg_8_/CP sb_wide/out_2_4_id1_bar_reg_7_/CP sb_wide/out_2_4_id1_bar_reg_6_/CP sb_wide/out_2_4_id1_bar_reg_5_/CP sb_wide/out_2_4_id1_bar_reg_4_/CP sb_wide/out_2_4_id1_bar_reg_3_/CP sb_wide/out_2_4_id1_bar_reg_2_/CP sb_wide/out_2_4_id1_bar_reg_1_/CP sb_wide/out_2_4_id1_bar_reg_0_/CP sb_wide/out_3_1_id1_bar_reg_15_/CP sb_wide/out_3_1_id1_bar_reg_14_/CP sb_wide/out_3_1_id1_bar_reg_13_/CP sb_wide/out_3_1_id1_bar_reg_12_/CP sb_wide/out_3_1_id1_bar_reg_11_/CP sb_wide/out_3_1_id1_bar_reg_10_/CP sb_wide/out_3_1_id1_bar_reg_9_/CP sb_wide/out_3_1_id1_bar_reg_8_/CP sb_wide/out_3_1_id1_bar_reg_7_/CP sb_wide/out_3_1_id1_bar_reg_6_/CP sb_wide/out_3_1_id1_bar_reg_5_/CP sb_wide/out_3_1_id1_bar_reg_4_/CP sb_wide/out_3_1_id1_bar_reg_3_/CP sb_wide/out_3_1_id1_bar_reg_2_/CP sb_wide/out_3_1_id1_bar_reg_1_/CP sb_wide/out_3_1_id1_bar_reg_0_/CP sb_wide/out_3_2_id1_bar_reg_15_/CP sb_wide/out_3_2_id1_bar_reg_14_/CP sb_wide/out_3_2_id1_bar_reg_13_/CP sb_wide/out_3_2_id1_bar_reg_12_/CP sb_wide/out_3_2_id1_bar_reg_11_/CP sb_wide/out_3_2_id1_bar_reg_10_/CP sb_wide/out_3_2_id1_bar_reg_9_/CP sb_wide/out_3_2_id1_bar_reg_8_/CP sb_wide/out_3_2_id1_bar_reg_7_/CP sb_wide/out_3_2_id1_bar_reg_6_/CP sb_wide/out_3_2_id1_bar_reg_5_/CP sb_wide/out_3_2_id1_bar_reg_4_/CP sb_wide/out_3_2_id1_bar_reg_3_/CP sb_wide/out_3_2_id1_bar_reg_2_/CP sb_wide/out_3_2_id1_bar_reg_1_/CP sb_wide/out_3_2_id1_bar_reg_0_/CP sb_wide/out_3_4_id1_bar_reg_15_/CP sb_wide/out_3_4_id1_bar_reg_14_/CP sb_wide/out_3_4_id1_bar_reg_13_/CP sb_wide/out_3_4_id1_bar_reg_12_/CP sb_wide/out_3_4_id1_bar_reg_11_/CP sb_wide/out_3_4_id1_bar_reg_10_/CP sb_wide/out_3_4_id1_bar_reg_9_/CP sb_wide/out_3_4_id1_bar_reg_8_/CP sb_wide/out_3_4_id1_bar_reg_7_/CP sb_wide/out_3_4_id1_bar_reg_6_/CP sb_wide/out_3_4_id1_bar_reg_5_/CP sb_wide/out_3_4_id1_bar_reg_4_/CP sb_wide/out_3_4_id1_bar_reg_3_/CP sb_wide/out_3_4_id1_bar_reg_2_/CP sb_wide/out_3_4_id1_bar_reg_1_/CP sb_wide/out_3_4_id1_bar_reg_0_/CP sb_wide/config_sb_reg_6_/CP sb_wide/config_sb_reg_15_/CP sb_wide/config_sb_reg_7_/CP sb_wide/config_sb_reg_17_/CP sb_wide/config_sb_reg_35_/CP sb_wide/config_sb_reg_14_/CP sb_wide/config_sb_reg_24_/CP sb_wide/config_sb_reg_27_/CP sb_wide/config_sb_reg_16_/CP sb_wide/config_sb_reg_34_/CP sb_wide/config_sb_reg_9_/CP sb_wide/config_sb_reg_26_/CP sb_wide/config_sb_reg_25_/CP sb_wide/config_sb_reg_8_/CP sb_wide/config_sb_reg_33_/CP sb_wide/config_sb_reg_37_/CP sb_wide/config_sb_reg_13_/CP sb_wide/config_sb_reg_36_/CP sb_wide/config_sb_reg_12_/CP sb_wide/config_sb_reg_19_/CP sb_wide/config_sb_reg_2_/CP sb_wide/config_sb_reg_18_/CP sb_wide/config_sb_reg_3_/CP sb_wide/config_sb_reg_0_/CP sb_wide/config_sb_reg_1_/CP sb_wide/config_sb_reg_55_/CP sb_wide/out_0_0_id1_bar_reg_14_/CP sb_wide/out_0_0_id1_bar_reg_11_/CP sb_wide/out_0_0_id1_bar_reg_13_/CP sb_wide/out_0_0_id1_bar_reg_15_/CP sb_wide/out_0_0_id1_bar_reg_9_/CP sb_wide/out_0_0_id1_bar_reg_8_/CP sb_wide/out_0_0_id1_bar_reg_12_/CP sb_wide/out_0_0_id1_bar_reg_10_/CP sb_wide/out_0_0_id1_bar_reg_0_/CP sb_wide/out_0_0_id1_bar_reg_5_/CP sb_wide/out_2_0_id1_bar_reg_10_/CP sb_wide/out_2_0_id1_bar_reg_0_/CP sb_1b/clk_gate_config_sb_reg/latch/CP sb_1b/clk_gate_config_sb_reg_0/latch/CP sb_1b/clk_gate_config_ungate_reg/latch/CP sb_1b/config_sb_reg_63_/CP sb_1b/config_sb_reg_62_/CP sb_1b/config_sb_reg_61_/CP sb_1b/config_sb_reg_60_/CP sb_1b/config_sb_reg_59_/CP sb_1b/config_sb_reg_58_/CP sb_1b/config_sb_reg_57_/CP sb_1b/config_sb_reg_56_/CP sb_1b/config_sb_reg_55_/CP sb_1b/config_sb_reg_54_/CP sb_1b/config_sb_reg_53_/CP sb_1b/config_sb_reg_52_/CP sb_1b/config_sb_reg_51_/CP sb_1b/config_sb_reg_50_/CP sb_1b/config_sb_reg_49_/CP sb_1b/config_sb_reg_48_/CP sb_1b/config_sb_reg_47_/CP sb_1b/config_sb_reg_46_/CP sb_1b/config_sb_reg_45_/CP sb_1b/config_sb_reg_44_/CP sb_1b/config_sb_reg_43_/CP sb_1b/config_sb_reg_42_/CP sb_1b/config_sb_reg_41_/CP sb_1b/config_sb_reg_40_/CP sb_1b/config_ungate_reg_31_/CP sb_1b/config_ungate_reg_30_/CP sb_1b/config_ungate_reg_29_/CP sb_1b/config_ungate_reg_28_/CP sb_1b/config_ungate_reg_27_/CP sb_1b/config_ungate_reg_26_/CP sb_1b/config_ungate_reg_25_/CP sb_1b/config_ungate_reg_24_/CP sb_1b/config_ungate_reg_23_/CP sb_1b/config_ungate_reg_22_/CP sb_1b/config_ungate_reg_21_/CP sb_1b/config_ungate_reg_20_/CP sb_1b/config_ungate_reg_19_/CP sb_1b/config_ungate_reg_18_/CP sb_1b/config_ungate_reg_17_/CP sb_1b/config_ungate_reg_16_/CP sb_1b/config_ungate_reg_15_/CP sb_1b/config_ungate_reg_14_/CP sb_1b/config_ungate_reg_13_/CP sb_1b/config_ungate_reg_12_/CP sb_1b/config_ungate_reg_11_/CP sb_1b/config_ungate_reg_10_/CP sb_1b/config_ungate_reg_9_/CP sb_1b/config_ungate_reg_8_/CP sb_1b/config_ungate_reg_7_/CP sb_1b/config_ungate_reg_6_/CP sb_1b/config_ungate_reg_5_/CP sb_1b/config_ungate_reg_4_/CP sb_1b/config_ungate_reg_3_/CP sb_1b/config_ungate_reg_2_/CP sb_1b/config_ungate_reg_1_/CP sb_1b/config_ungate_reg_0_/CP      sb_1b/out_0_0_id1_reg_0_/CP sb_1b/out_0_2_id1_reg_0_/CP sb_1b/out_0_3_id1_reg_0_/CP sb_1b/out_0_4_id1_reg_0_/CP sb_1b/out_2_0_id1_reg_0_/CP sb_1b/out_2_3_id1_reg_0_/CP sb_1b/out_2_4_id1_reg_0_/CP sb_1b/out_3_1_id1_reg_0_/CP sb_1b/out_3_2_id1_reg_0_/CP sb_1b/out_3_3_id1_reg_0_/CP sb_1b/out_3_4_id1_reg_0_/CP sb_1b/config_sb_reg_27_/CP sb_1b/config_sb_reg_12_/CP sb_1b/config_sb_reg_16_/CP sb_1b/config_sb_reg_24_/CP sb_1b/config_sb_reg_26_/CP sb_1b/config_sb_reg_33_/CP sb_1b/config_sb_reg_23_/CP sb_1b/config_sb_reg_32_/CP sb_1b/config_sb_reg_39_/CP sb_1b/config_sb_reg_10_/CP sb_1b/config_sb_reg_14_/CP sb_1b/config_sb_reg_38_/CP sb_1b/config_sb_reg_0_/CP sb_1b/config_sb_reg_25_/CP sb_1b/config_sb_reg_35_/CP sb_1b/config_sb_reg_9_/CP sb_1b/config_sb_reg_30_/CP sb_1b/config_sb_reg_11_/CP sb_1b/config_sb_reg_18_/CP sb_1b/config_sb_reg_15_/CP sb_1b/config_sb_reg_5_/CP sb_1b/config_sb_reg_22_/CP sb_1b/config_sb_reg_7_/CP sb_1b/config_sb_reg_21_/CP sb_1b/config_sb_reg_17_/CP sb_1b/config_sb_reg_8_/CP sb_1b/config_sb_reg_13_/CP sb_1b/config_sb_reg_36_/CP sb_1b/config_sb_reg_20_/CP sb_1b/config_sb_reg_4_/CP sb_1b/config_sb_reg_6_/CP sb_1b/config_sb_reg_29_/CP sb_1b/config_sb_reg_3_/CP sb_1b/config_sb_reg_31_/CP sb_1b/config_sb_reg_1_/CP sb_1b/config_sb_reg_37_/CP sb_1b/config_sb_reg_28_/CP sb_1b/config_sb_reg_2_/CP sb_1b/config_sb_reg_34_/CP sb_1b/config_sb_reg_19_/CP sb_1b/out_1_0_id1_reg_0_/CP sb_1b/out_1_4_id1_reg_0_/CP sb_1b/out_1_2_id1_reg_0_/CP sb_1b/out_1_3_id1_reg_0_/CP sb_1b/out_1_1_id1_reg_0_/CP sb_1b/out_2_1_id1_reg_0_/CP sb_1b/out_2_2_id1_reg_0_/CP sb_1b/out_3_0_id1_reg_0_/CP sb_1b/out_0_1_id1_reg_0_/CP test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/latch/CP test_pe/test_opt_reg_a/data_in_reg_reg_15_/CP test_pe/test_opt_reg_a/data_in_reg_reg_14_/CP test_pe/test_opt_reg_a/data_in_reg_reg_13_/CP test_pe/test_opt_reg_a/data_in_reg_reg_12_/CP test_pe/test_opt_reg_a/data_in_reg_reg_11_/CP test_pe/test_opt_reg_a/data_in_reg_reg_10_/CP test_pe/test_opt_reg_a/data_in_reg_reg_9_/CP test_pe/test_opt_reg_a/data_in_reg_reg_8_/CP test_pe/test_opt_reg_a/data_in_reg_reg_7_/CP test_pe/test_opt_reg_a/data_in_reg_reg_6_/CP test_pe/test_opt_reg_a/data_in_reg_reg_5_/CP test_pe/test_opt_reg_a/data_in_reg_reg_4_/CP test_pe/test_opt_reg_a/data_in_reg_reg_3_/CP test_pe/test_opt_reg_a/data_in_reg_reg_2_/CP test_pe/test_opt_reg_a/data_in_reg_reg_1_/CP test_pe/test_opt_reg_a/data_in_reg_reg_0_/CP test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_/latch/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/CP test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/CP test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch/CP test_pe/test_lut/GEN_LUT_0__lut_reg_7_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_6_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_5_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_4_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_3_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_2_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_1_/CP test_pe/test_lut/GEN_LUT_0__lut_reg_0_/CP test_pe/test_debug_data/clk_gate_debug_val_reg/latch/CP test_pe/test_debug_data/debug_val_reg_15_/CP test_pe/test_debug_data/debug_val_reg_14_/CP test_pe/test_debug_data/debug_val_reg_13_/CP test_pe/test_debug_data/debug_val_reg_12_/CP test_pe/test_debug_data/debug_val_reg_11_/CP test_pe/test_debug_data/debug_val_reg_10_/CP test_pe/test_debug_data/debug_val_reg_9_/CP test_pe/test_debug_data/debug_val_reg_8_/CP test_pe/test_debug_data/debug_val_reg_7_/CP test_pe/test_debug_data/debug_val_reg_6_/CP test_pe/test_debug_data/debug_val_reg_5_/CP test_pe/test_debug_data/debug_val_reg_4_/CP test_pe/test_debug_data/debug_val_reg_3_/CP test_pe/test_debug_data/debug_val_reg_2_/CP test_pe/test_debug_data/debug_val_reg_1_/CP test_pe/test_debug_data/debug_val_reg_0_/CP test_pe/test_debug_bit/debug_val_reg_0_/CP test_pe/clk_gate_op_code_reg/latch/CP test_pe/op_code_reg_15_/CP test_pe/op_code_reg_14_/CP test_pe/op_code_reg_13_/CP test_pe/op_code_reg_12_/CP test_pe/op_code_reg_11_/CP test_pe/op_code_reg_10_/CP test_pe/op_code_reg_9_/CP test_pe/op_code_reg_8_/CP test_pe/op_code_reg_7_/CP test_pe/op_code_reg_6_/CP test_pe/inp_code_reg_15_/CP test_pe/inp_code_reg_14_/CP test_pe/inp_code_reg_13_/CP test_pe/inp_code_reg_12_/CP test_pe/inp_code_reg_11_/CP test_pe/inp_code_reg_10_/CP test_pe/inp_code_reg_9_/CP test_pe/inp_code_reg_8_/CP test_pe/inp_code_reg_7_/CP test_pe/inp_code_reg_6_/CP test_pe/inp_code_reg_5_/CP test_pe/inp_code_reg_2_/CP test_pe/inp_code_reg_1_/CP test_pe/inp_code_reg_0_/CP test_pe/op_code_reg_0_/CP test_pe/inp_code_reg_3_/CP test_pe/op_code_reg_1_/CP test_pe/op_code_reg_4_/CP test_pe/op_code_reg_3_/CP test_pe/op_code_reg_2_/CP test_pe/inp_code_reg_4_/CP test_pe/op_code_reg_5_/CP gout_sel_reg_0_/CP}]
group_path -name Reg2ClkGate -from $__coll_53   -to [get_pins {cb_data0/clk_gate_config_cb_reg/latch/E cb_data0/clk_gate_config_cb_reg/latch/TE cb_data0/clk_gate_config_cb_reg/latch/QD cb_data1/clk_gate_config_cb_reg/latch/E cb_data1/clk_gate_config_cb_reg/latch/TE cb_data1/clk_gate_config_cb_reg/latch/QD cb_bit0/clk_gate_config_cb_reg/latch/E cb_bit0/clk_gate_config_cb_reg/latch/TE cb_bit0/clk_gate_config_cb_reg/latch/QD cb_bit1/clk_gate_config_cb_reg/latch/E cb_bit1/clk_gate_config_cb_reg/latch/TE cb_bit1/clk_gate_config_cb_reg/latch/QD cb_bit2/clk_gate_config_cb_reg/latch/E cb_bit2/clk_gate_config_cb_reg/latch/TE cb_bit2/clk_gate_config_cb_reg/latch/QD cb_cg_en/clk_gate_config_cb_reg/latch/E cb_cg_en/clk_gate_config_cb_reg/latch/TE cb_cg_en/clk_gate_config_cb_reg/latch/QD sb_wide/clk_gate_config_sb_reg/latch/E sb_wide/clk_gate_config_sb_reg/latch/TE sb_wide/clk_gate_config_sb_reg/latch/QD sb_wide/clk_gate_config_sb_reg_0/latch/E sb_wide/clk_gate_config_sb_reg_0/latch/TE sb_wide/clk_gate_config_sb_reg_0/latch/QD sb_wide/clk_gate_config_ungate_reg/latch/E sb_wide/clk_gate_config_ungate_reg/latch/TE sb_wide/clk_gate_config_ungate_reg/latch/QD sb_wide/clk_gate_out_0_0_id1_bar_reg/latch/E sb_wide/clk_gate_out_0_0_id1_bar_reg/latch/TE sb_wide/clk_gate_out_0_0_id1_bar_reg/latch/QD sb_wide/clk_gate_out_0_1_id1_bar_reg/latch/E sb_wide/clk_gate_out_0_1_id1_bar_reg/latch/TE sb_wide/clk_gate_out_0_1_id1_bar_reg/latch/QD sb_wide/clk_gate_out_0_2_id1_bar_reg/latch/E sb_wide/clk_gate_out_0_2_id1_bar_reg/latch/TE sb_wide/clk_gate_out_0_2_id1_bar_reg/latch/QD sb_wide/clk_gate_out_0_3_id1_bar_reg/latch/E sb_wide/clk_gate_out_0_3_id1_bar_reg/latch/TE sb_wide/clk_gate_out_0_3_id1_bar_reg/latch/QD sb_wide/clk_gate_out_0_4_id1_bar_reg/latch/E sb_wide/clk_gate_out_0_4_id1_bar_reg/latch/TE sb_wide/clk_gate_out_0_4_id1_bar_reg/latch/QD sb_wide/clk_gate_out_1_0_id1_bar_reg/latch/E sb_wide/clk_gate_out_1_0_id1_bar_reg/latch/TE sb_wide/clk_gate_out_1_0_id1_bar_reg/latch/QD sb_wide/clk_gate_out_1_1_id1_bar_reg/latch/E sb_wide/clk_gate_out_1_1_id1_bar_reg/latch/TE sb_wide/clk_gate_out_1_1_id1_bar_reg/latch/QD sb_wide/clk_gate_out_1_2_id1_bar_reg/latch/E sb_wide/clk_gate_out_1_2_id1_bar_reg/latch/TE sb_wide/clk_gate_out_1_2_id1_bar_reg/latch/QD sb_wide/clk_gate_out_1_3_id1_bar_reg/latch/E sb_wide/clk_gate_out_1_3_id1_bar_reg/latch/TE sb_wide/clk_gate_out_1_3_id1_bar_reg/latch/QD sb_wide/clk_gate_out_1_4_id1_bar_reg/latch/E sb_wide/clk_gate_out_1_4_id1_bar_reg/latch/TE sb_wide/clk_gate_out_1_4_id1_bar_reg/latch/QD sb_wide/clk_gate_out_2_0_id1_bar_reg/latch/E sb_wide/clk_gate_out_2_0_id1_bar_reg/latch/TE sb_wide/clk_gate_out_2_0_id1_bar_reg/latch/QD sb_wide/clk_gate_out_2_1_id1_bar_reg/latch/E sb_wide/clk_gate_out_2_1_id1_bar_reg/latch/TE sb_wide/clk_gate_out_2_1_id1_bar_reg/latch/QD sb_wide/clk_gate_out_2_2_id1_bar_reg/latch/E sb_wide/clk_gate_out_2_2_id1_bar_reg/latch/TE sb_wide/clk_gate_out_2_2_id1_bar_reg/latch/QD sb_wide/clk_gate_out_2_3_id1_bar_reg/latch/E sb_wide/clk_gate_out_2_3_id1_bar_reg/latch/TE sb_wide/clk_gate_out_2_3_id1_bar_reg/latch/QD sb_wide/clk_gate_out_2_4_id1_bar_reg/latch/E sb_wide/clk_gate_out_2_4_id1_bar_reg/latch/TE sb_wide/clk_gate_out_2_4_id1_bar_reg/latch/QD sb_wide/clk_gate_out_3_0_id1_bar_reg/latch/E sb_wide/clk_gate_out_3_0_id1_bar_reg/latch/TE sb_wide/clk_gate_out_3_0_id1_bar_reg/latch/QD sb_wide/clk_gate_out_3_1_id1_bar_reg/latch/E sb_wide/clk_gate_out_3_1_id1_bar_reg/latch/TE sb_wide/clk_gate_out_3_1_id1_bar_reg/latch/QD sb_wide/clk_gate_out_3_2_id1_bar_reg/latch/E sb_wide/clk_gate_out_3_2_id1_bar_reg/latch/TE sb_wide/clk_gate_out_3_2_id1_bar_reg/latch/QD sb_wide/clk_gate_out_3_3_id1_bar_reg/latch/E sb_wide/clk_gate_out_3_3_id1_bar_reg/latch/TE sb_wide/clk_gate_out_3_3_id1_bar_reg/latch/QD sb_wide/clk_gate_out_3_4_id1_bar_reg/latch/E sb_wide/clk_gate_out_3_4_id1_bar_reg/latch/TE sb_wide/clk_gate_out_3_4_id1_bar_reg/latch/QD sb_1b/clk_gate_config_sb_reg/latch/E sb_1b/clk_gate_config_sb_reg/latch/TE sb_1b/clk_gate_config_sb_reg/latch/QD sb_1b/clk_gate_config_sb_reg_0/latch/E sb_1b/clk_gate_config_sb_reg_0/latch/TE sb_1b/clk_gate_config_sb_reg_0/latch/QD sb_1b/clk_gate_config_ungate_reg/latch/E sb_1b/clk_gate_config_ungate_reg/latch/TE sb_1b/clk_gate_config_ungate_reg/latch/QD test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/latch/E test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/latch/TE test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/latch/QD test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_/latch/E test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_/latch/TE test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg_0_/latch/QD test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch/E test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch/TE test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch/QD test_pe/test_debug_data/clk_gate_debug_val_reg/latch/E test_pe/test_debug_data/clk_gate_debug_val_reg/latch/TE test_pe/test_debug_data/clk_gate_debug_val_reg/latch/QD test_pe/clk_gate_op_code_reg/latch/E test_pe/clk_gate_op_code_reg/latch/TE test_pe/clk_gate_op_code_reg/latch/QD}] 
set_clock_latency -source -early -min -rise  -0.154804 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -early -min -fall  -0.135925 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -early -max -rise  -0.154804 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -early -max -fall  -0.135925 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -late -min -rise  -0.154804 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -late -min -fall  -0.135925 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -late -max -rise  -0.154804 [get_ports {clk_in}] -clock ideal_clock 
set_clock_latency -source -late -max -fall  -0.135925 [get_ports {clk_in}] -clock ideal_clock 
