#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 14:50:23 2025
# Process ID: 12820
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_IntegralImage.tcl
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
run all
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[65535]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[5]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[4]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[3]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[2]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[1]}} {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory[0]}} 
restart
run all
relaunch_sim
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/Din}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/init_sel}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} 
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/W}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/base_output_addr}} 
restart
run all
current_wave_config {Untitled 1}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} 
restart
run all
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb_IntegralImage.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_init}} 
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store1}} 
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel}} 
restart
run all
current_wave_config {Untitled 2}
log_wave {/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel} {/tb_IntegralImage/uut/DATAPATH_INST/addr_A} {/tb_IntegralImage/uut/DATAPATH_INST/addr_B} {/tb_IntegralImage/uut/DATAPATH_INST/addr_C} {/tb_IntegralImage/uut/DATAPATH_INST/addr_D} 
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/addr_store_sel}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_A}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_B}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_C}} {{/tb_IntegralImage/uut/DATAPATH_INST/addr_D}} 
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Wadd}} 
restart
run all
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} {{/tb_IntegralImage/uut/DATAPATH_INST/J}} {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} {{/tb_IntegralImage/uut/DATAPATH_INST/Jsub}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/I}} {{/tb_IntegralImage/uut/DATAPATH_INST/J}} {{/tb_IntegralImage/uut/DATAPATH_INST/Isub}} {{/tb_IntegralImage/uut/DATAPATH_INST/Jsub}} {{/tb_IntegralImage/uut/DATAPATH_INST/A}} {{/tb_IntegralImage/uut/DATAPATH_INST/B}} {{/tb_IntegralImage/uut/DATAPATH_INST/D}} 
restart
run all
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/C}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Data_store}} 
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/memory}} 
restart
run all
restart
run all
relaunch_sim
restart
run all
relaunch_sim
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
run all
relaunch_sim
restart
run all
relaunch_sim
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
run all
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/Data_out}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/RE}} 
restart
run all
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/WE}} 
current_wave_config {Untitled 2}
add_wave {{/tb_IntegralImage/uut/DATAPATH_INST/Memory_ins/Dout}} 
restart
run all
relaunch_sim
relaunch_sim
restart
run all
relaunch_sim
restart
run all
relaunch_sim
restart
run all
