// Seed: 1642083882
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    output supply0 id_5,
    input uwire id_6
);
  assign id_5 = id_4;
  struct packed {
    logic   id_8;
    integer id_9;
  } id_10;
  ;
  wire id_11;
  wire id_12, id_13;
endmodule : SymbolIdentifier
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    output tri1 id_8,
    input uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    inout wire id_14,
    input supply0 id_15,
    input wire id_16,
    input tri1 id_17,
    input wand id_18,
    input supply1 id_19,
    input wand id_20,
    input tri1 id_21,
    input supply0 id_22,
    output logic id_23,
    input tri0 id_24,
    input supply1 id_25,
    output tri id_26,
    output wor id_27
);
  wire id_29;
  initial begin : LABEL_0
    if (-1);
  end
  module_0 modCall_1 (
      id_0,
      id_8,
      id_5,
      id_27,
      id_14,
      id_2,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire id_30;
  always id_23 <= 1;
  wire id_31, id_32;
endmodule
