// Seed: 2222766244
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(negedge id_3) 1)
  else $display(1);
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3
    , id_26,
    input tri id_4,
    output wire id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    output wand id_10,
    input tri id_11,
    output wand id_12,
    output tri1 id_13,
    input wire id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri0 id_17,
    output wand id_18,
    output uwire id_19,
    input wand id_20,
    output tri0 id_21,
    input supply1 id_22,
    output wor id_23,
    output tri0 id_24
);
  wire id_27;
  module_0(
      id_26, id_27
  );
  wand id_28 = 1;
endmodule
