# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../Compartido/xci/WCLK" \
"../../../../vivado_project.srcs/sources_1/imports/Ejercicio3/module_2bit_counter.sv" \
"../../../../../../Ejercicio3/tb_module_2bit_counter.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
