{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738943240927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738943240927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 18:47:20 2025 " "Processing started: Fri Feb  7 18:47:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738943240927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943240927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943240927 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1738943241185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246155 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDISS " "Found entity 2: IDISS" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246155 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/Pipes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246155 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/Pipes.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246156 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(24) " "Verilog HDL information at registerFile.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/registerFile.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738943246158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.v 1 1 " "Found 1 design units, including 1 entities, in source file rob.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/ROB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rat.v 1 1 " "Found 1 design units, including 1 entities, in source file rat.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAT " "Found entity 1: RAT" {  } { { "RAT.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/RAT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station.v" { { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "reservation_station.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/reservation_station.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246167 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InstructionQueue.v(27) " "Verilog HDL information at InstructionQueue.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "InstructionQueue.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738943246168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionqueue.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionQueue " "Found entity 1: InstructionQueue" {  } { { "InstructionQueue.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/InstructionQueue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(1) " "Verilog HDL Declaration information at processor.v(1): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738943246169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station_ls.v 1 1 " "Found 1 design units, including 1 entities, in source file reservation_station_ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 reservation_station_LS " "Found entity 1: reservation_station_LS" {  } { { "reservation_station_LS.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/reservation_station_LS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file store_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_buffer " "Found entity 1: store_buffer" {  } { { "store_buffer.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/store_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file double_datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_dataMemory " "Found entity 1: double_dataMemory" {  } { { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738943246216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"adder:PCAdder\"" {  } { { "processor.v" "PCAdder" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246251 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738943246251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_11g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11g1 " "Found entity 1: altsyncram_11g1" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11g1 instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated " "Elaborating entity \"altsyncram_11g1\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionQueue InstructionQueue:IQ " "Elaborating entity \"InstructionQueue\" for hierarchy \"InstructionQueue:IQ\"" {  } { { "processor.v" "IQ" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:cu " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:cu\"" {  } { { "processor.v" "cu" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:immMux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:immMux\"" {  } { { "processor.v" "immMux" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se\"" {  } { { "processor.v" "se" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"ROB:rob\"" {  } { { "processor.v" "rob" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAT RAT:rat " "Elaborating entity \"RAT\" for hierarchy \"RAT:rat\"" {  } { { "processor.v" "rat" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:immVal " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:immVal\"" {  } { { "processor.v" "immVal" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station:rs_arithmetic " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station:rs_arithmetic\"" {  } { { "processor.v" "rs_arithmetic" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station_LS reservation_station_LS:RS_LS " "Elaborating entity \"reservation_station_LS\" for hierarchy \"reservation_station_LS:RS_LS\"" {  } { { "processor.v" "RS_LS" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_buffer store_buffer:SW_buffer " "Elaborating entity \"store_buffer\" for hierarchy \"store_buffer:SW_buffer\"" {  } { { "processor.v" "SW_buffer" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dataMemory double_dataMemory:DM " "Elaborating entity \"double_dataMemory\" for hierarchy \"double_dataMemory:DM\"" {  } { { "processor.v" "DM" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram double_dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"double_dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "double_dataMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "double_dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"double_dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "double_dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"double_dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738943246393 ""}  } { { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738943246393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7l2 " "Found entity 1: altsyncram_q7l2" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738943246426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943246426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7l2 double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated " "Elaborating entity \"altsyncram_q7l2\" for hierarchy \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943246428 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[0\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[1\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[2\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[3\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[4\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[5\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[6\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[7\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[8\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[9\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[10\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[11\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[12\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[13\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[14\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[15\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[16\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[17\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[18\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[19\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[20\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[21\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[22\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[23\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[24\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[25\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[26\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[27\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[28\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[29\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[30\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[31\] " "Synthesized away node \"double_dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_q7l2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_q7l2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_q7l2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "double_dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/double_dataMemory.v" 98 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|double_dataMemory:DM|altsyncram:altsyncram_component|altsyncram_q7l2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[8\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[9\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[10\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[11\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[12\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[13\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[14\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[15\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[16\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[17\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[18\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[19\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[20\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[21\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[22\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[23\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[24\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[25\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[26\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[27\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[28\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[29\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[30\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[31\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_11g1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_11g1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/db/altsyncram_11g1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1738943246816 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_11g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1738943246816 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1738943246816 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738943247024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738943247073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5067 " "5067 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1738943247282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943247355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738943247433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738943247433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738943247499 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738943247499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738943247499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738943247499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738943247520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 18:47:27 2025 " "Processing ended: Fri Feb  7 18:47:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738943247520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738943247520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738943247520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738943247520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1738943248501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738943248501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 18:47:28 2025 " "Processing started: Fri Feb  7 18:47:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738943248501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1738943248501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1738943248501 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1738943248568 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1738943248569 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1738943248569 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1738943248628 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738943248633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738943248660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738943248660 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738943248787 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738943248792 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738943248882 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738943248882 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738943248883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1738943248883 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738943248884 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738943248884 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738943248884 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738943248884 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1738943248884 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1738943249060 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1738943249300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1738943249300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1738943249301 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1738943249301 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1738943249301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738943249311 ""}  } { { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738943249311 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738943249311 ""}  } { { "processor.v" "" { Text "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/processor.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738943249311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738943249539 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738943249539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738943249539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738943249540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738943249540 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738943249540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738943249540 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738943249540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738943249548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1738943249548 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738943249548 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 0 10 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1738943249550 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1738943249550 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1738943249550 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738943249551 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1738943249551 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1738943249551 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738943249563 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1738943249566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738943250370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738943250403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738943250416 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738943251939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738943251939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738943252207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1738943252902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738943252902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1738943253052 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738943253052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738943253055 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1738943253178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738943253186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738943253329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738943253329 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738943253540 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738943253874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738943254078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5637 " "Peak virtual memory: 5637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738943254340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 18:47:34 2025 " "Processing ended: Fri Feb  7 18:47:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738943254340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738943254340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738943254340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738943254340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1738943255171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738943255171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 18:47:35 2025 " "Processing started: Fri Feb  7 18:47:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738943255171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1738943255171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1738943255171 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1738943256256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1738943256328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738943257058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 18:47:37 2025 " "Processing ended: Fri Feb  7 18:47:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738943257058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738943257058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738943257058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1738943257058 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1738943257640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1738943258007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738943258008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 18:47:37 2025 " "Processing started: Fri Feb  7 18:47:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738943258008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258008 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738943258077 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1738943258193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1738943258375 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258375 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738943258375 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258375 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258376 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738943258376 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738943258382 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738943258388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738943258389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.293 " "Worst-case setup slack is -1.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.293              -8.443 clk  " "   -1.293              -8.443 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738943258394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738943258396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 clk  " "   -3.000             -17.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258397 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738943258403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738943258417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738943258653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738943258687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.072 " "Worst-case setup slack is -1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.072              -6.821 clk  " "   -1.072              -6.821 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk  " "    0.320               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738943258695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738943258697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 clk  " "   -3.000             -17.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258698 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738943258705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738943258809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.087 " "Worst-case setup slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk  " "    0.087               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738943258815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738943258817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738943258817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.220 clk  " "   -3.000             -13.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738943258818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738943258818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738943259294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738943259294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738943259323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 18:47:39 2025 " "Processing ended: Fri Feb  7 18:47:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738943259323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738943259323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738943259323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738943259323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1738943260157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738943260158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  7 18:47:40 2025 " "Processing started: Fri Feb  7 18:47:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738943260158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738943260158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738943260158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vo C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/simulation/modelsim/ simulation " "Generated file processor.vo in folder \"C:/Users/amr/Desktop/Quartus/minimum 2/josdc/Innovation Phase/oo attempt/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738943260505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738943260529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  7 18:47:40 2025 " "Processing ended: Fri Feb  7 18:47:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738943260529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738943260529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738943260529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738943260529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738943261138 ""}
