<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.12.02.08:22:59"
 outputDirectory="D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AS066H2F34I1HG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_ABCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_ABCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_ABCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_ALRCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_ALRCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_ALRCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_MCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_MCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AD1939_MCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AXI_CLK_BRIDGE_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AXI_CLK_BRIDGE_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AXI_CLK_BRIDGE_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DDR_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DDR_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DDR_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EMIF_0_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HPS_I2C1_SCL_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HPS_I2C1_SCL_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HPS_I2C1_SCL_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="ad1939_abclk" kind="clock" start="0">
   <property name="clockRate" value="12288000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ad1939_abclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ad1939_alrclk" kind="clock" start="0">
   <property name="clockRate" value="192000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ad1939_alrclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ad1939_mclk" kind="clock" start="0">
   <property name="clockRate" value="12288000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ad1939_mclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ad1939_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="ad1939_physical_ad1939_adc_asdata1"
       direction="input"
       role="ad1939_adc_asdata1"
       width="1" />
   <port
       name="ad1939_physical_ad1939_adc_asdata2"
       direction="input"
       role="ad1939_adc_asdata2"
       width="1" />
   <port
       name="ad1939_physical_ad1939_dac_dsdata1"
       direction="output"
       role="ad1939_dac_dsdata1"
       width="1" />
   <port
       name="ad1939_physical_ad1939_dac_dsdata2"
       direction="output"
       role="ad1939_dac_dsdata2"
       width="1" />
   <port
       name="ad1939_physical_ad1939_dac_dbclk"
       direction="output"
       role="ad1939_dac_dbclk"
       width="1" />
   <port
       name="ad1939_physical_ad1939_dac_dlrclk"
       direction="output"
       role="ad1939_dac_dlrclk"
       width="1" />
  </interface>
  <interface name="ad4020_left_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="ad4020_left_physical_cnv"
       direction="output"
       role="cnv"
       width="1" />
   <port
       name="ad4020_left_physical_miso"
       direction="input"
       role="miso"
       width="1" />
   <port
       name="ad4020_left_physical_mosi"
       direction="output"
       role="mosi"
       width="1" />
   <port
       name="ad4020_left_physical_sclk"
       direction="output"
       role="sclk"
       width="1" />
  </interface>
  <interface name="ad4020_right_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="ad4020_right_physical_cnv"
       direction="output"
       role="cnv"
       width="1" />
   <port
       name="ad4020_right_physical_miso"
       direction="input"
       role="miso"
       width="1" />
   <port
       name="ad4020_right_physical_mosi"
       direction="output"
       role="mosi"
       width="1" />
   <port
       name="ad4020_right_physical_sclk"
       direction="output"
       role="sclk"
       width="1" />
  </interface>
  <interface name="ad5791_left_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="ad5791_left_physical_ad5791_clr_n_out"
       direction="output"
       role="ad5791_clr_n_out"
       width="1" />
   <port
       name="ad5791_left_physical_ad5791_ldac_n_out"
       direction="output"
       role="ad5791_ldac_n_out"
       width="1" />
   <port
       name="ad5791_left_physical_ad5791_miso_out"
       direction="input"
       role="ad5791_miso_out"
       width="1" />
   <port
       name="ad5791_left_physical_ad5791_mosi_in"
       direction="output"
       role="ad5791_mosi_in"
       width="1" />
   <port
       name="ad5791_left_physical_ad5791_sclk_out"
       direction="output"
       role="ad5791_sclk_out"
       width="1" />
   <port
       name="ad5791_left_physical_ad5791_sync_n_out"
       direction="output"
       role="ad5791_sync_n_out"
       width="1" />
  </interface>
  <interface name="ad5791_right_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="ad5791_right_physical_ad5791_clr_n_out"
       direction="output"
       role="ad5791_clr_n_out"
       width="1" />
   <port
       name="ad5791_right_physical_ad5791_ldac_n_out"
       direction="output"
       role="ad5791_ldac_n_out"
       width="1" />
   <port
       name="ad5791_right_physical_ad5791_miso_out"
       direction="input"
       role="ad5791_miso_out"
       width="1" />
   <port
       name="ad5791_right_physical_ad5791_mosi_in"
       direction="output"
       role="ad5791_mosi_in"
       width="1" />
   <port
       name="ad5791_right_physical_ad5791_sclk_out"
       direction="output"
       role="ad5791_sclk_out"
       width="1" />
   <port
       name="ad5791_right_physical_ad5791_sync_n_out"
       direction="output"
       role="ad5791_sync_n_out"
       width="1" />
  </interface>
  <interface name="ad7768_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ad7768_physical_ad7768_dout_in"
       direction="input"
       role="ad7768_dout_in"
       width="4" />
   <port
       name="ad7768_physical_ad7768_drdy_in"
       direction="input"
       role="ad7768_drdy_in"
       width="1" />
   <port
       name="ad7768_physical_ad7768_dclk_in"
       direction="input"
       role="ad7768_dclk_in"
       width="1" />
  </interface>
  <interface name="addr_sel_in" kind="conduit" start="0">
   <property name="associatedClock" value="clk_100" />
   <property name="associatedReset" value="reset" />
   <port name="addr_sel_in_add_sel" direction="input" role="add_sel" width="3" />
  </interface>
  <interface name="axi_clk_bridge_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="axi_clk_bridge_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clk_100" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ddr_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ddr_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="emif_0_global_reset_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="emif_0_global_reset_n_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="emif_0_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="emif_0_mem_mem_ck" direction="output" role="mem_ck" width="1" />
   <port
       name="emif_0_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="emif_0_mem_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="emif_0_mem_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port name="emif_0_mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="emif_0_mem_mem_bg" direction="output" role="mem_bg" width="1" />
   <port name="emif_0_mem_mem_cke" direction="output" role="mem_cke" width="1" />
   <port
       name="emif_0_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port name="emif_0_mem_mem_odt" direction="output" role="mem_odt" width="1" />
   <port
       name="emif_0_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port name="emif_0_mem_mem_par" direction="output" role="mem_par" width="1" />
   <port
       name="emif_0_mem_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port name="emif_0_mem_mem_dqs" direction="bidir" role="mem_dqs" width="8" />
   <port
       name="emif_0_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port name="emif_0_mem_mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port
       name="emif_0_mem_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="8" />
  </interface>
  <interface name="emif_0_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="emif_0_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_0_pll_extra_clk_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="emif_0_pll_extra_clk_0_pll_extra_clk_0"
       direction="output"
       role="pll_extra_clk_0"
       width="1" />
  </interface>
  <interface name="emif_0_pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="emif_0_pll_locked_pll_locked"
       direction="output"
       role="pll_locked"
       width="1" />
  </interface>
  <interface name="emif_0_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="emif_0_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="emif_0_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="emif_0_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="emif_0_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="emif_a10_hps_0_global_reset_reset_sink" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="emif_a10_hps_0_global_reset_reset_sink_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hps_0_h2f_reset" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hps_0_h2f_reset_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hps_i2c1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hps_i2c1_sda_i" direction="input" role="sda_i" width="1" />
   <port name="hps_i2c1_sda_oe" direction="output" role="sda_oe" width="1" />
  </interface>
  <interface name="hps_i2c1_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="hps_i2c1_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="hps_i2c1_scl_in" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="hps_i2c1_scl_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="hps_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hps_io_hps_io_phery_emac1_TX_CLK"
       direction="output"
       role="hps_io_phery_emac1_TX_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_TXD0"
       direction="output"
       role="hps_io_phery_emac1_TXD0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_TXD1"
       direction="output"
       role="hps_io_phery_emac1_TXD1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_TXD2"
       direction="output"
       role="hps_io_phery_emac1_TXD2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_TXD3"
       direction="output"
       role="hps_io_phery_emac1_TXD3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_RX_CTL"
       direction="input"
       role="hps_io_phery_emac1_RX_CTL"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_TX_CTL"
       direction="output"
       role="hps_io_phery_emac1_TX_CTL"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_RX_CLK"
       direction="input"
       role="hps_io_phery_emac1_RX_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_RXD0"
       direction="input"
       role="hps_io_phery_emac1_RXD0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_RXD1"
       direction="input"
       role="hps_io_phery_emac1_RXD1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_RXD2"
       direction="input"
       role="hps_io_phery_emac1_RXD2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_RXD3"
       direction="input"
       role="hps_io_phery_emac1_RXD3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_MDIO"
       direction="bidir"
       role="hps_io_phery_emac1_MDIO"
       width="1" />
   <port
       name="hps_io_hps_io_phery_emac1_MDC"
       direction="output"
       role="hps_io_phery_emac1_MDC"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_CMD"
       direction="bidir"
       role="hps_io_phery_sdmmc_CMD"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D0"
       direction="bidir"
       role="hps_io_phery_sdmmc_D0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D1"
       direction="bidir"
       role="hps_io_phery_sdmmc_D1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D2"
       direction="bidir"
       role="hps_io_phery_sdmmc_D2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_D3"
       direction="bidir"
       role="hps_io_phery_sdmmc_D3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_sdmmc_CCLK"
       direction="output"
       role="hps_io_phery_sdmmc_CCLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA0"
       direction="bidir"
       role="hps_io_phery_usb1_DATA0"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA1"
       direction="bidir"
       role="hps_io_phery_usb1_DATA1"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA2"
       direction="bidir"
       role="hps_io_phery_usb1_DATA2"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA3"
       direction="bidir"
       role="hps_io_phery_usb1_DATA3"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA4"
       direction="bidir"
       role="hps_io_phery_usb1_DATA4"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA5"
       direction="bidir"
       role="hps_io_phery_usb1_DATA5"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA6"
       direction="bidir"
       role="hps_io_phery_usb1_DATA6"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DATA7"
       direction="bidir"
       role="hps_io_phery_usb1_DATA7"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_CLK"
       direction="input"
       role="hps_io_phery_usb1_CLK"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_STP"
       direction="output"
       role="hps_io_phery_usb1_STP"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_DIR"
       direction="input"
       role="hps_io_phery_usb1_DIR"
       width="1" />
   <port
       name="hps_io_hps_io_phery_usb1_NXT"
       direction="input"
       role="hps_io_phery_usb1_NXT"
       width="1" />
   <port
       name="hps_io_hps_io_phery_uart1_RX"
       direction="input"
       role="hps_io_phery_uart1_RX"
       width="1" />
   <port
       name="hps_io_hps_io_phery_uart1_TX"
       direction="output"
       role="hps_io_phery_uart1_TX"
       width="1" />
   <port
       name="hps_io_hps_io_phery_i2c0_SDA"
       direction="bidir"
       role="hps_io_phery_i2c0_SDA"
       width="1" />
   <port
       name="hps_io_hps_io_phery_i2c0_SCL"
       direction="bidir"
       role="hps_io_phery_i2c0_SCL"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio2_io6"
       direction="bidir"
       role="hps_io_gpio_gpio2_io6"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio2_io8"
       direction="bidir"
       role="hps_io_gpio_gpio2_io8"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio0_io0"
       direction="bidir"
       role="hps_io_gpio_gpio0_io0"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio0_io1"
       direction="bidir"
       role="hps_io_gpio_gpio0_io1"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio0_io6"
       direction="bidir"
       role="hps_io_gpio_gpio0_io6"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio0_io11"
       direction="bidir"
       role="hps_io_gpio_gpio0_io11"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io12"
       direction="bidir"
       role="hps_io_gpio_gpio1_io12"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io13"
       direction="bidir"
       role="hps_io_gpio_gpio1_io13"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io14"
       direction="bidir"
       role="hps_io_gpio_gpio1_io14"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io15"
       direction="bidir"
       role="hps_io_gpio_gpio1_io15"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io16"
       direction="bidir"
       role="hps_io_gpio_gpio1_io16"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io17"
       direction="bidir"
       role="hps_io_gpio_gpio1_io17"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io18"
       direction="bidir"
       role="hps_io_gpio_gpio1_io18"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io19"
       direction="bidir"
       role="hps_io_gpio_gpio1_io19"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io20"
       direction="bidir"
       role="hps_io_gpio_gpio1_io20"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io21"
       direction="bidir"
       role="hps_io_gpio_gpio1_io21"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io22"
       direction="bidir"
       role="hps_io_gpio_gpio1_io22"
       width="1" />
   <port
       name="hps_io_hps_io_gpio_gpio1_io23"
       direction="bidir"
       role="hps_io_gpio_gpio1_io23"
       width="1" />
  </interface>
  <interface name="hps_spim0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hps_spim0_mosi_o" direction="output" role="mosi_o" width="1" />
   <port name="hps_spim0_miso_i" direction="input" role="miso_i" width="1" />
   <port name="hps_spim0_ss_in_n" direction="input" role="ss_in_n" width="1" />
   <port name="hps_spim0_mosi_oe" direction="output" role="mosi_oe" width="1" />
   <port name="hps_spim0_ss0_n_o" direction="output" role="ss0_n_o" width="1" />
   <port name="hps_spim0_ss1_n_o" direction="output" role="ss1_n_o" width="1" />
   <port name="hps_spim0_ss2_n_o" direction="output" role="ss2_n_o" width="1" />
   <port name="hps_spim0_ss3_n_o" direction="output" role="ss3_n_o" width="1" />
  </interface>
  <interface name="hps_spim0_sclk_out" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="hps_spim0_sclk_out_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="mclk_pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mclk_pll_locked_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="mem_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="mem_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="mem_mem_a" direction="output" role="mem_a" width="17" />
   <port name="mem_mem_act_n" direction="output" role="mem_act_n" width="1" />
   <port name="mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="mem_mem_bg" direction="output" role="mem_bg" width="1" />
   <port name="mem_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="mem_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="mem_mem_odt" direction="output" role="mem_odt" width="1" />
   <port
       name="mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port name="mem_mem_par" direction="output" role="mem_par" width="1" />
   <port name="mem_mem_alert_n" direction="input" role="mem_alert_n" width="1" />
   <port name="mem_mem_dqs" direction="bidir" role="mem_dqs" width="5" />
   <port name="mem_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="5" />
   <port name="mem_mem_dq" direction="bidir" role="mem_dq" width="40" />
   <port name="mem_mem_dbi_n" direction="bidir" role="mem_dbi_n" width="5" />
  </interface>
  <interface name="mic_array0_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array0_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array0_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array0_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array0_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array0_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array10_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array10_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array10_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array10_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array10_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array10_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array11_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array11_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array11_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array11_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array11_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array11_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array12_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array12_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array12_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array12_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array12_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array12_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array13_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array13_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array13_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array13_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array13_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array13_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array14_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array14_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array14_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array14_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array14_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array14_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array15_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array15_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array15_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array15_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array15_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array15_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array1_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array1_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array1_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array1_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array1_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array1_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array2_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array2_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array2_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array2_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array2_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array2_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array3_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array3_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array3_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array3_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array3_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array3_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array4_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array4_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array4_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array4_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array4_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array4_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array5_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array5_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array5_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array5_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array5_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array5_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array6_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array6_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array6_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array6_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array6_physical_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array6_physical_1_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array7_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array7_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array7_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array7_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array7_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array7_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array8_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array8_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array8_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array8_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array8_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array8_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="mic_array9_control" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array9_control_busy_out"
       direction="output"
       role="busy_out"
       width="1" />
  </interface>
  <interface name="mic_array9_physical" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port
       name="mic_array9_physical_serial_data_in"
       direction="input"
       role="serial_data_in"
       width="1" />
   <port
       name="mic_array9_physical_serial_data_out"
       direction="output"
       role="serial_data_out"
       width="1" />
   <port
       name="mic_array9_physical_serial_clk_out"
       direction="output"
       role="serial_clk_out"
       width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_oct_rzqin" direction="input" role="oct_rzqin" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="som_config_pio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="som_config_pio_export"
       direction="input"
       role="export"
       width="5" />
  </interface>
 </perimeter>
 <entity kind="audioblade_system" version="1.0" name="audioblade_system">
  <parameter name="AUTO_AD1939_MCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AD1939_ABCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_AXI_CLK_BRIDGE_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AXI_CLK_BRIDGE_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_AD1939_ABCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DDR_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_HPS_I2C1_SCL_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DDR_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_AD1939_MCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_EMIF_0_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AD1939_ALRCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AD1939_ABCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1606922562" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_HPS_I2C1_SCL_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DDR_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_EMIF_0_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_AD1939_ALRCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_AXI_CLK_BRIDGE_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AD1939_MCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_HPS_I2C1_SCL_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AD1939_ALRCLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_irq_mapper_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_pio_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_iopll_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\mux_ddr_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_a10_hps_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_FPGA_Microphone_Encoder_Decoder_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD7768_v1_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD5791_v1_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\audioblade_system_rst_controller_002_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\audioblade_system_rst_controller_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\synth\audioblade_system_rst_controller.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\synth\audioblade_system_rst_controller_002.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\synth\audioblade_system.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_irq_mapper_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_pio_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_iopll_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\mux_ddr_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_a10_hps_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_180\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_FPGA_Microphone_Encoder_Decoder_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD7768_v1_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD5791_v1_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\audioblade_system_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\audioblade_system_rst_controller_002_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\audioblade_system_rst_controller_pkg.vhd"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\synth\audioblade_system_rst_controller.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\synth\audioblade_system_rst_controller_002.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\synth\audioblade_system.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/hwtcl/altera_emif_a10_hps/altera_emif_a10_hps_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/hps/altera_hps_arria10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/NIH3Repo/component_library/microphone_array/FE_FPGA_Microphone_Encoder_Decoder_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file path="D:/NIH3Repo/component_library/ad5791/FE_AD5791_v1_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
   <file
       path="D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/ur_ear_fpga_sim_dataplane_avalon_hw.tcl" />
   <file
       path="D:/NIH3Repo/component_library/ad1939/FE_Qsys_AD1939_Audio_Blade_v1_hw.tcl" />
   <file path="D:/NIH3Repo/component_library/ad7768/FE_AD7768_v1_hw.tcl" />
   <file path="D:/NIH3Repo/component_library/include/mux_ddr_hw.tcl" />
   <file path="D:/NIH3Repo/component_library/ad4020/FE_AD4020_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_a10_hps_180_ejzkfmy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_arch_nf_180_es4upsa"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_hps_180_zmlrihi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_hps_io_180_of6hmti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_62dhioi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_hnufizi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_d4sniia"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_v3lgypq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_jats3da"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_2q47q3i"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_jxs3q3q"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_width_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_reioipy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_xdoo6gq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_gil3sua"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_pio_180_4xcd3ea"</message>
   <message level="Info" culprit="som_config">Starting RTL generation for module 'audioblade_system_altera_avalon_pio_180_4xcd3ea'</message>
   <message level="Info" culprit="som_config">  Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audioblade_system_altera_avalon_pio_180_4xcd3ea --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0010_som_config_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0010_som_config_gen//audioblade_system_altera_avalon_pio_180_4xcd3ea_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="som_config">Done RTL generation for module 'audioblade_system_altera_avalon_pio_180_4xcd3ea'</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_nzcyb6q"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_agpsntq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: FE_FPGA_Microphone_Encoder_Decoder"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_2zdh4ci"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_zd5hm5y"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_lxmadiq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_iv666ga"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_width_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_goyglzq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_ay6xe7y"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_dqbhvfa"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_180_hqphmvy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_arch_nf_180_6fyzjwi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_l5dmrei"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen//audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_u2irali"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_wixceeq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: FE_AD5791_v1"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_cgdcaea"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_iipikvi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_iopll_180_bgd33sq"</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">IN HDL WRAP: reset refclk locked outclk0 outclk1 outclk2 outclk3 outclk4</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">--hdl_params: c_cnt_bypass_en0 c_cnt_bypass_en1 c_cnt_bypass_en2 c_cnt_bypass_en3 c_cnt_bypass_en4 c_cnt_bypass_en5 c_cnt_bypass_en6 c_cnt_bypass_en7 c_cnt_bypass_en8 c_cnt_hi_div0 c_cnt_hi_div1 c_cnt_hi_div2 c_cnt_hi_div3 c_cnt_hi_div4 c_cnt_hi_div5 c_cnt_hi_div6 c_cnt_hi_div7 c_cnt_hi_div8 c_cnt_in_src0 c_cnt_in_src1 c_cnt_in_src2 c_cnt_in_src3 c_cnt_in_src4 c_cnt_in_src5 c_cnt_in_src6 c_cnt_in_src7 c_cnt_in_src8 c_cnt_lo_div0 c_cnt_lo_div1 c_cnt_lo_div2 c_cnt_lo_div3 c_cnt_lo_div4 c_cnt_lo_div5 c_cnt_lo_div6 c_cnt_lo_div7 c_cnt_lo_div8 c_cnt_odd_div_duty_en0 c_cnt_odd_div_duty_en1 c_cnt_odd_div_duty_en2 c_cnt_odd_div_duty_en3 c_cnt_odd_div_duty_en4 c_cnt_odd_div_duty_en5 c_cnt_odd_div_duty_en6 c_cnt_odd_div_duty_en7 c_cnt_odd_div_duty_en8 c_cnt_ph_mux_prst0 c_cnt_ph_mux_prst1 c_cnt_ph_mux_prst2 c_cnt_ph_mux_prst3 c_cnt_ph_mux_prst4 c_cnt_ph_mux_prst5 c_cnt_ph_mux_prst6 c_cnt_ph_mux_prst7 c_cnt_ph_mux_prst8 c_cnt_prst0 c_cnt_prst1 c_cnt_prst2 c_cnt_prst3 c_cnt_prst4 c_cnt_prst5 c_cnt_prst6 c_cnt_prst7 c_cnt_prst8 clock_name_0 clock_name_1 clock_name_2 clock_name_3 clock_name_4 clock_name_5 clock_name_6 clock_name_7 clock_name_8 clock_name_global_0 clock_name_global_1 clock_name_global_2 clock_name_global_3 clock_name_global_4 clock_name_global_5 clock_name_global_6 clock_name_global_7 clock_name_global_8 duty_cycle0 duty_cycle1 duty_cycle2 duty_cycle3 duty_cycle4 duty_cycle5 duty_cycle6 duty_cycle7 duty_cycle8 m_cnt_bypass_en m_cnt_hi_div m_cnt_lo_div m_cnt_odd_div_duty_en n_cnt_bypass_en n_cnt_hi_div n_cnt_lo_div n_cnt_odd_div_duty_en number_of_clocks operation_mode output_clock_frequency0 output_clock_frequency1 output_clock_frequency2 output_clock_frequency3 output_clock_frequency4 output_clock_frequency5 output_clock_frequency6 output_clock_frequency7 output_clock_frequency8 phase_shift0 phase_shift1 phase_shift2 phase_shift3 phase_shift4 phase_shift5 phase_shift6 phase_shift7 phase_shift8 pll_bw_sel pll_bwctrl pll_cp_current pll_extclk_0_cnt_src pll_extclk_1_cnt_src pll_fbclk_mux_1 pll_fbclk_mux_2 pll_m_cnt_in_src pll_output_clk_frequency pll_slf_rst pll_subtype pll_type reference_clock_frequency</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">altera_pll_ports ports: refclk1 {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} rst {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} fbclk {DIRECT_MAPPING false MAPPING_FUNCTION map_fbclk_port TIE_OFF {}} fboutclk {DIRECT_MAPPING false MAPPING_FUNCTION map_fboutclk_port TIE_OFF {}} zdbfbclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} locked {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} loaden {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} phase_done {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} reconfig_to_pll {DIRECT_MAPPING false MAPPING_FUNCTION map_reconfig_to_port TIE_OFF {}} refclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} scanclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} phout {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} num_phase_shifts {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 3'b0} cntsel {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 5'b0} clkbad {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} extclk_out {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} lvds_clk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} outclk {DIRECT_MAPPING false MAPPING_FUNCTION map_outclk_port TIE_OFF {}} phase_en {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} extswitch {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} cascade_out {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} activeclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} adjpllin {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} updn {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} reconfig_from_pll {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }}</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">module ports: rst refclk locked outclk_0 outclk_1 outclk_2 outclk_3 outclk_4</message>
   <message level="Info" culprit="audioblade_system">"Generating: ur_ear_fpga_sim_dataplane_avalon"</message>
   <message level="Info" culprit="audioblade_system">"Generating: AD1939_hps_audio_blade"</message>
   <message level="Info" culprit="audioblade_system">"Generating: FE_AD7768_v1"</message>
   <message level="Info" culprit="audioblade_system">"Generating: mux_ddr"</message>
   <message level="Info" culprit="audioblade_system">"Generating: FE_AD4020_v1"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_irq_mapper_180_vrecy4a"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_br73nbi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_alyigqi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_caevfly"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_ww4pkiq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_az2o3ti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_6yqffvy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_6w2neaq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_yxpioly"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_n6zzczq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_uoxykti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_aogbhry"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_traffic_limiter"</message>
  </messages>
 </entity>
 <entity kind="FE_AD4020" version="1.0" name="FE_AD4020_v1">
  <parameter name="input_clk_freq" value="71000000" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\FE_AD4020_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\spi_abstract.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\spi_commands.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\spi_clk_delay.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\FE_AD4020_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\spi_abstract.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\spi_commands.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD4020_10\synth\spi_clk_delay.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/NIH3Repo/component_library/ad4020/FE_AD4020_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="FE_AD4020_Left,FE_AD4020_Right" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: FE_AD4020_v1"</message>
  </messages>
 </entity>
 <entity kind="FE_AD5791_v1" version="1.0" name="FE_AD5791_v1">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD5791_v1_10\synth\FE_AD5791_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD5791_v1_10\synth\FE_AD5791_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/NIH3Repo/component_library/ad5791/FE_AD5791_v1_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system"
     as="FE_AD5791_v1_Left,FE_AD5791_v1_Right" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: FE_AD5791_v1"</message>
  </messages>
 </entity>
 <entity kind="FE_AD7768_v1" version="1.0" name="FE_AD7768_v1">
  <parameter name="n_channels" value="4" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD7768_v1_10\synth\FE_AD7768_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_AD7768_v1_10\synth\FE_AD7768_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/NIH3Repo/component_library/ad7768/FE_AD7768_v1_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="FE_AD7768_v1_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: FE_AD7768_v1"</message>
  </messages>
 </entity>
 <entity
   kind="FE_FPGA_Microphone_Encoder_Decoder"
   version="1.0"
   name="FE_FPGA_Microphone_Encoder_Decoder">
  <parameter name="mic_data_width" value="24" />
  <parameter name="cfg_data_width" value="16" />
  <parameter name="bme_data_width" value="96" />
  <parameter name="ch_width" value="4" />
  <parameter name="rgb_data_width" value="16" />
  <parameter name="avalon_data_width" value="32" />
  <parameter name="n_mics" value="16" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_FPGA_Microphone_Encoder_Decoder_10\synth\FE_FPGA_Microphone_Encoder_Decoder.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_FPGA_Microphone_Encoder_Decoder_10\synth\Generic_Shift_Container.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_FPGA_Microphone_Encoder_Decoder_10\synth\FE_FPGA_Microphone_Encoder_Decoder.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_FPGA_Microphone_Encoder_Decoder_10\synth\Generic_Shift_Container.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/NIH3Repo/component_library/microphone_array/FE_FPGA_Microphone_Encoder_Decoder_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system"
     as="FE_FPGA_Microphone_Encoder_Decoder_0,FE_FPGA_Microphone_Encoder_Decoder_1,FE_FPGA_Microphone_Encoder_Decoder_10,FE_FPGA_Microphone_Encoder_Decoder_11,FE_FPGA_Microphone_Encoder_Decoder_12,FE_FPGA_Microphone_Encoder_Decoder_13,FE_FPGA_Microphone_Encoder_Decoder_14,FE_FPGA_Microphone_Encoder_Decoder_15,FE_FPGA_Microphone_Encoder_Decoder_2,FE_FPGA_Microphone_Encoder_Decoder_3,FE_FPGA_Microphone_Encoder_Decoder_4,FE_FPGA_Microphone_Encoder_Decoder_5,FE_FPGA_Microphone_Encoder_Decoder_6,FE_FPGA_Microphone_Encoder_Decoder_7,FE_FPGA_Microphone_Encoder_Decoder_8,FE_FPGA_Microphone_Encoder_Decoder_9" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: FE_FPGA_Microphone_Encoder_Decoder"</message>
  </messages>
 </entity>
 <entity
   kind="FE_Qsys_AD1939_Audio_Blade_v1"
   version="1.0"
   name="AD1939_hps_audio_blade">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\AD1939_hps_audio_blade_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\Parallel2Serial_32bits.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\Serial2Parallel_32bits.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\AD1939_hps_audio_blade_v1.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\Parallel2Serial_32bits.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\FE_Qsys_AD1939_Audio_Blade_v1_10\synth\Serial2Parallel_32bits.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/NIH3Repo/component_library/ad1939/FE_Qsys_AD1939_Audio_Blade_v1_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="FE_Qsys_AD1939_Audio_Blade_v1_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: AD1939_hps_audio_blade"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_hps"
   version="18.0"
   name="audioblade_system_altera_arria10_hps_180_zmlrihi">
  <parameter name="F2H_SDRAM5_CLOCK_FREQ" value="100" />
  <parameter name="EMAC2_CLK" value="250" />
  <parameter name="S2FINTERRUPT_QSPI_Enable" value="false" />
  <parameter name="CLK_S2F_USER1_SOURCE" value="0" />
  <parameter name="EMAC_PTP_REF_CLK" value="100" />
  <parameter name="F2H_FREE_CLK_Enable" value="false" />
  <parameter name="SPIS1_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK" value="2.5" />
  <parameter name="NOCDIV_CS_TRACECLK" value="0" />
  <parameter name="S2FINTERRUPT_L4TIMER_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_HMC_Enable" value="false" />
  <parameter name="CLK_SDMMC_SOURCE" value="0" />
  <parameter name="H2F_COLD_RST_Enable" value="true" />
  <parameter name="F2SDRAM2_ENABLED" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN" value="100" />
  <parameter
     name="DB_port_pins"
     value="spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN" value="100" />
  <parameter name="F2H_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="MAINPLLGRP_VCO_NUMER" value="239" />
  <parameter name="SDMMC_REF_CLK" value="200" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT" value="100" />
  <parameter name="CLK_EMACA_SOURCE" value="1" />
  <parameter name="PERPLLGRP_EMACB_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT" value="100" />
  <parameter name="MAINPLLGRP_HMC_PLL_REF_CNT" value="900" />
  <parameter name="UART1_Mode" value="No_flow_control" />
  <parameter name="SPIM1_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_CLOCKPERIPHERAL_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIM1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_UART1_Enable" value="false" />
  <parameter name="I2C0_Mode" value="default" />
  <parameter name="EMAC1_SWITCH_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC2_Enable" value="false" />
  <parameter name="hps_device_family" value="Arria 10" />
  <parameter name="NOCDIV_L4MPCLK" value="1" />
  <parameter name="S2FINTERRUPT_I2C1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_SPIS1_Enable" value="false" />
  <parameter name="S2FINTERRUPT_USB0_Enable" value="false" />
  <parameter name="EMAC2_PTP" value="false" />
  <parameter name="H2F_USER0_CLK_FREQ" value="100" />
  <parameter name="L4_SYS_FREE_CLK" value="1" />
  <parameter name="H2F_CTI_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN" value="100" />
  <parameter name="USB1_Mode" value="default" />
  <parameter name="NOCDIV_CS_ATCLK" value="0" />
  <parameter name="EMAC0_SWITCH_Enable" value="false" />
  <parameter name="PERI_PLL_MANUAL_VCO_FREQ" value="2000" />
  <parameter name="DEFAULT_MPU_CLK" value="1500" />
  <parameter name="QSPI_Mode" value="N/A" />
  <parameter name="PERPLLGRP_SDMMC_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN" value="100" />
  <parameter name="F2H_DBG_RST_Enable" value="false" />
  <parameter name="USB0_PinMuxing" value="Unused" />
  <parameter name="EMAC0SEL" value="0" />
  <parameter name="MAINPLLGRP_GPIO_DB_CNT" value="900" />
  <parameter name="S2FINTERRUPT_GPIO_Enable" value="false" />
  <parameter name="OVERIDE_PERI_PLL" value="false" />
  <parameter name="DISABLE_PERI_PLL" value="false" />
  <parameter name="Quad_1_Save" value="" />
  <parameter name="pin_muxing_check" value="" />
  <parameter name="MAINPLLGRP_EMAC_PTP_CNT" value="900" />
  <parameter name="H2F_DEBUG_APB_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK" value="100" />
  <parameter name="quartus_ini_hps_ip_enable_test_interface" value="false" />
  <parameter name="MAINPLLGRP_S2F_USER0_CNT" value="29" />
  <parameter name="TESTIOCTRL_MAINCLKSEL" value="8" />
  <parameter name="Quad_2_Save" value="" />
  <parameter
     name="DB_iface_ports"
     value="emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}" />
  <parameter name="F2SDRAM_ADDRESS_WIDTH" value="32" />
  <parameter name="SPIS1_PinMuxing" value="Unused" />
  <parameter name="SDMMC_Mode" value="4-bit" />
  <parameter name="H2F_AXI_CLOCK_FREQ" value="0" />
  <parameter name="JAVA_ERROR_MSG" value="" />
  <parameter name="quartus_ini_hps_ip_override_sdmmc_4bit" value="false" />
  <parameter name="H2F_LW_AXI_CLOCK_FREQ" value="100000000" />
  <parameter name="EMAC2_SWITCH_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN" value="100" />
  <parameter name="BSEL" value="1" />
  <parameter name="quartus_ini_hps_ip_overide_f2sdram_delay" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN" value="100" />
  <parameter name="HMC_PLL_REF_CLK" value="800" />
  <parameter name="I2C1_PinMuxing" value="FPGA" />
  <parameter name="F2SINTERRUPT_Enable" value="true" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK" value="100" />
  <parameter name="SPIM0_PinMuxing" value="FPGA" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK" value="100" />
  <parameter
     name="test_iface_definition"
     value="DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output" />
  <parameter name="NOCDIV_CS_PDBGCLK" value="1" />
  <parameter name="MAINPLLGRP_PERIPH_REF_CNT" value="900" />
  <parameter name="SPIS0_PinMuxing" value="Unused" />
  <parameter name="F2SDRAM_READY_LATENCY" value="true" />
  <parameter name="CLK_MPU_CNT" value="0" />
  <parameter name="EMIF_BYPASS_CHECK" value="false" />
  <parameter name="S2FINTERRUPT_SDMMC_Enable" value="false" />
  <parameter name="PERPLLGRP_EMACA_CNT" value="11" />
  <parameter
     name="HPS_IO_Enable"
     value="SDMMC:D0,SDMMC:CMD,SDMMC:CCLK,SDMMC:D1,SDMMC:D2,SDMMC:D3,GPIO,NONE,GPIO,NONE,NONE,NONE,UART1:TX,UART1:RX,GPIO,GPIO,NONE,NONE,I2C0:SDA,I2C0:SCL,GPIO,NONE,MDIO1:MDIO,MDIO1:MDC,NONE,GPIO,USB1:CLK,USB1:STP,USB1:DIR,USB1:DATA0,USB1:DATA1,USB1:NXT,USB1:DATA2,USB1:DATA3,USB1:DATA4,USB1:DATA5,USB1:DATA6,USB1:DATA7,EMAC1:TX_CLK,EMAC1:TX_CTL,EMAC1:RX_CLK,EMAC1:RX_CTL,EMAC1:TXD0,EMAC1:TXD1,EMAC1:RXD0,EMAC1:RXD1,EMAC1:TXD2,EMAC1:TXD3,EMAC1:RXD2,EMAC1:RXD3,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO,GPIO" />
  <parameter name="CLK_MAIN_PLL_SOURCE2" value="0" />
  <parameter name="I2C0_PinMuxing" value="IO" />
  <parameter name="DEBUG_APB_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC0_Enable" value="false" />
  <parameter name="JAVA_WARNING_MSG" value="" />
  <parameter name="device_name" value="10AS066H2F34I1HG" />
  <parameter name="MPU_CLK_VCCL" value="1" />
  <parameter name="INTERNAL_OSCILLATOR_ENABLE" value="60" />
  <parameter name="CLK_EMAC_PTP_SOURCE" value="1" />
  <parameter name="USB1_PinMuxing" value="IO" />
  <parameter name="F2S_Width" value="6" />
  <parameter name="MAINPLLGRP_S2F_USER1_CNT" value="900" />
  <parameter name="UART1_PinMuxing" value="IO" />
  <parameter name="S2FINTERRUPT_DMA_Enable" value="false" />
  <parameter name="PERPLLGRP_S2F_USER1_CNT" value="900" />
  <parameter name="F2H_SDRAM3_CLOCK_FREQ" value="100" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="F2H_SDRAM1_CLOCK_FREQ" value="100" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK" value="100" />
  <parameter name="pin_muxing" value="" />
  <parameter name="S2FINTERRUPT_I2CEMAC1_Enable" value="false" />
  <parameter name="PERPLLGRP_VCO_DENOM" value="1" />
  <parameter name="PERI_PLL_AUTO_VCO_FREQ" value="2000" />
  <parameter name="CLK_NOC_CNT" value="0" />
  <parameter name="S2FINTERRUPT_SPIM0_Enable" value="false" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN" value="100" />
  <parameter name="S2FINTERRUPT_SYSTEMMANAGER_Enable" value="false" />
  <parameter name="SECURITY_MODULE_Enable" value="false" />
  <parameter
     name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK"
     value="100" />
  <parameter name="F2H_SDRAM2_CLOCK_FREQ" value="100" />
  <parameter name="PERPLLGRP_HMC_PLL_REF_CNT" value="900" />
  <parameter name="CONFIG_HPS_DIV_GPIO" value="32000" />
  <parameter name="LWH2F_Enable" value="2" />
  <parameter name="F2H_FREE_CLK_FREQ" value="200" />
  <parameter name="H2F_USER1_CLK_Enable" value="false" />
  <parameter name="NAND_Mode" value="N/A" />
  <parameter name="TRACE_Mode" value="N/A" />
  <parameter name="CLK_S2F_USER0_SOURCE" value="0" />
  <parameter name="CM_PinMuxing" value="Unused" />
  <parameter name="EMAC1_PinMuxing" value="IO" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK" value="2.5" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN" value="0" />
  <parameter name="GPIO_REF_CLK" value="4" />
  <parameter name="PERPLLGRP_S2F_USER0_CNT" value="900" />
  <parameter name="H2F_TPIU_CLOCK_IN_FREQ" value="100" />
  <parameter name="CUSTOM_MPU_CLK" value="800" />
  <parameter name="H2F_PENDING_RST_Enable" value="false" />
  <parameter name="SPIM0_Mode" value="Single_slave_selects" />
  <parameter name="QSPI_PinMuxing" value="Unused" />
  <parameter name="F2H_WARM_RST_Enable" value="false" />
  <parameter name="SDMMC_PinMuxing" value="IO" />
  <parameter name="HPS_DIV_GPIO_FREQ" value="125" />
  <parameter name="TRACE_PinMuxing" value="Unused" />
  <parameter
     name="PIN_TO_BALL_MAP"
     value="Q2_1,J20,Q2_2,H20,Q2_3,J17,Q2_4,H17,Q2_5,G21,Q2_6,F21,Q2_7,G18,Q2_8,H18,Q2_10,G17,Q2_9,F18,Q2_11,J19,Q2_12,H19,D_4,B15,D_5,C17,D_6,D15,D_7,B17,D_8,D16,D_9,A16,Q3_1,E17,Q3_2,E18,Q3_3,G20,Q3_4,F20,Q3_5,E21,Q3_6,D21,Q3_7,F19,Q3_8,E19,D_10,G15,Q3_9,D22,D_11,E16,D_12,G16,D_13,A15,D_14,C15,D_15,F16,D_16,F15,D_17,H15,Q3_10,C22,Q4_1,C18,Q3_11,C20,Q4_2,D17,Q3_12,D20,Q4_3,A18,Q4_4,B18,Q4_5,A19,Q4_6,A20,Q4_7,B22,Q4_8,A21,Q4_9,B21,Q1_10,L19,Q1_1,M17,Q1_11,L20,Q1_2,M18,Q1_12,M20,Q1_3,K18,Q1_4,L18,Q1_5,M21,Q1_6,L21,Q1_7,K21,Q1_8,J21,Q1_9,K19,Q4_10,B20,Q4_11,C19,Q4_12,D19" />
  <parameter name="H2F_USER1_CLK_FREQ" value="400" />
  <parameter name="SPIS0_Mode" value="N/A" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK" value="100" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN" value="100" />
  <parameter name="EMAC0_CLK" value="250" />
  <parameter name="S2FINTERRUPT_I2CEMAC2_Enable" value="false" />
  <parameter name="EMAC2SEL" value="0" />
  <parameter name="MAINPLLGRP_EMACA_CNT" value="900" />
  <parameter name="F2SDRAM2_DELAY" value="4" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK" value="100" />
  <parameter name="UART0_PinMuxing" value="Unused" />
  <parameter name="PLL_CLK3" value="Unused" />
  <parameter name="I2CEMAC2_PinMuxing" value="Unused" />
  <parameter name="PLL_CLK4" value="Unused" />
  <parameter name="CLK_GPIO_SOURCE" value="1" />
  <parameter name="DMA_Enable" value="No,No,No,No,No,No,No,No" />
  <parameter name="L3_MAIN_FREE_CLK" value="500" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT" value="100" />
  <parameter name="PERPLLGRP_NOC_CNT" value="900" />
  <parameter name="EMAC2_PinMuxing" value="Unused" />
  <parameter name="S2FINTERRUPT_I2C0_Enable" value="false" />
  <parameter name="F2SDRAM1_ENABLED" value="false" />
  <parameter name="S2FINTERRUPT_USB1_Enable" value="false" />
  <parameter name="PERPLLGRP_GPIO_DB_CNT" value="749" />
  <parameter name="I2C1_Mode" value="default" />
  <parameter name="quartus_ini_hps_ip_boot_from_fpga_ready" value="false" />
  <parameter name="CLK_EMACB_SOURCE" value="1" />
  <parameter name="S2FINTERRUPT_SPIS0_Enable" value="false" />
  <parameter name="STM_Enable" value="false" />
  <parameter name="H2F_USER0_CLK_Enable" value="true" />
  <parameter name="NAND_PinMuxing" value="Unused" />
  <parameter name="quartus_ini_hps_ip_enable_a10_advanced_options" value="false" />
  <parameter name="F2SDRAM_PORT_CONFIG" value="6" />
  <parameter name="S2FINTERRUPT_CTI_Enable" value="false" />
  <parameter name="CLK_NOC_SOURCE" value="0" />
  <parameter name="BOOT_FROM_FPGA_Enable" value="false" />
  <parameter name="EMAC0_PTP" value="false" />
  <parameter name="UART0_Mode" value="N/A" />
  <parameter
     name="DB_periph_ifaces"
     value="@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}" />
  <parameter name="S2F_Width" value="6" />
  <parameter name="RUN_INTERNAL_BUILD_CHECKS" value="0" />
  <parameter name="USE_DEFAULT_MPU_CLK" value="false" />
  <parameter name="EMAC2_Mode" value="N/A" />
  <parameter name="GP_Enable" value="false" />
  <parameter name="BSEL_EN" value="false" />
  <parameter name="CM_Mode" value="N/A" />
  <parameter name="MAINPLLGRP_SDMMC_CNT" value="14" />
  <parameter name="I2CEMAC1_Mode" value="N/A" />
  <parameter name="PERPLLGRP_VCO_NUMER" value="239" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN" value="100" />
  <parameter name="CTI_Enable" value="false" />
  <parameter name="SPIM1_PinMuxing" value="Unused" />
  <parameter name="USB0_Mode" value="N/A" />
  <parameter name="EMAC1SEL" value="0" />
  <parameter name="EMAC1_Mode" value="RGMII_with_MDIO" />
  <parameter name="F2SDRAM0_ENABLED" value="true" />
  <parameter name="F2H_COLD_RST_Enable" value="false" />
  <parameter name="I2CEMAC0_Mode" value="N/A" />
  <parameter name="I2CEMAC0_PinMuxing" value="Unused" />
  <parameter name="JTAG_Enable" value="false" />
  <parameter name="MAINPLLGRP_MPU_CNT" value="1" />
  <parameter name="TEST_Enable" value="false" />
  <parameter name="MPU_EVENTS_Enable" value="false" />
  <parameter name="MAINPLLGRP_EMACB_CNT" value="900" />
  <parameter name="Quad_3_Save" value="" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK" value="100" />
  <parameter name="EMAC0_Mode" value="N/A" />
  <parameter name="PERPLLGRP_MPU_CNT" value="900" />
  <parameter name="FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK" value="100" />
  <parameter name="S2FINTERRUPT_WATCHDOG_Enable" value="false" />
  <parameter name="NOCDIV_L4MAINCLK" value="0" />
  <parameter name="TESTIOCTRL_DEBUGCLKSEL" value="16" />
  <parameter name="eosc1_clk_mhz" value="25.0" />
  <parameter name="PLL_CLK1" value="Unused" />
  <parameter name="PLL_CLK2" value="Unused" />
  <parameter name="EMAC1_CLK" value="250" />
  <parameter name="I2CEMAC2_Mode" value="N/A" />
  <parameter name="PLL_CLK0" value="Unused" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN" value="100" />
  <parameter name="EMIF_CONDUIT_Enable" value="true" />
  <parameter name="MAINPLLGRP_NOC_CNT" value="5" />
  <parameter name="eosc1_clk_hz" value="0" />
  <parameter name="S2FINTERRUPT_I2CEMAC0_Enable" value="false" />
  <parameter name="S2FINTERRUPT_EMAC1_Enable" value="false" />
  <parameter name="CLK_HMC_PLL_SOURCE" value="0" />
  <parameter name="F2H_SDRAM4_CLOCK_FREQ" value="100" />
  <parameter name="S2FINTERRUPT_FPGAMANAGER_Enable" value="false" />
  <parameter name="F2H_SDRAM0_CLOCK_FREQ" value="100" />
  <parameter name="EMAC1_PTP" value="false" />
  <parameter name="dev_database" value="" />
  <parameter name="CLK_PERI_PLL_SOURCE2" value="0" />
  <parameter name="S2FINTERRUPT_SYSTIMER_Enable" value="false" />
  <parameter name="DMA_PeriphId_DERIVED" value="0,1,2,3,4,5,6,7" />
  <parameter name="I2CEMAC1_PinMuxing" value="Unused" />
  <parameter name="PERPLLGRP_EMAC_PTP_CNT" value="29" />
  <parameter name="NOCDIV_L4SPCLK" value="2" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN" value="100" />
  <parameter name="CLK_MPU_SOURCE" value="0" />
  <parameter name="quartus_ini_hps_ip_enable_jtag" value="false" />
  <parameter name="S2FINTERRUPT_NAND_Enable" value="false" />
  <parameter name="EMAC0_PinMuxing" value="Unused" />
  <parameter name="quartus_ini_hps_ip_enable_sdmmc_clk_in" value="false" />
  <parameter name="TESTIOCTRL_PERICLKSEL" value="8" />
  <parameter name="MAINPLLGRP_VCO_DENOM" value="1" />
  <parameter name="S2FINTERRUPT_UART0_Enable" value="false" />
  <parameter name="Quad_4_Save" value="" />
  <parameter name="FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN" value="100" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_180\synth\audioblade_system_altera_arria10_hps_180_zmlrihi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_180\synth\audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_180\synth\audioblade_system_altera_arria10_hps_180_zmlrihi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_180\synth\audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/hps/altera_hps_arria10_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="arria10_hps_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_hps_180_zmlrihi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_hps_io_180_of6hmti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_62dhioi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_hnufizi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif"
   version="18.0"
   name="audioblade_system_altera_emif_180_hqphmvy">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="19.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.171474003509201" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="false" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.16803950907323917" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="false" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="1" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="70.7" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.423766651781771" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.142200242799049" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="I1" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="19" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="false" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="300.0" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1200.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.00803950907323917" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="I1 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="104.16666666666667" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="104.16666666666667" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="104.16666666666667" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="39" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
     value="0.00682426337929178" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_TINIT_CK" value="600000" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="1" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value=",," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0054713984999832" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="104" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="104" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="104" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.524260455969802" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.00682426337929178" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="300.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="300.0" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="9360" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="16" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="16" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="false" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="104.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="104.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="104.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="332832" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_MR6" value="395367" />
  <parameter name="MEM_DDR4_MR1" value="66819" />
  <parameter name="MEM_DDR4_MR0" value="2160" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="MEM_DDR4_MR2" value="131112" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="16" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="1" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="11.2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="11.2" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="26" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="150.0" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="300.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="300.0" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_5" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VHDL" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="1" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_5" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="420" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="300.0" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="300.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="16" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="audioblade_system_emif_0" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="21.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_180\synth\audioblade_system_altera_emif_180_hqphmvy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_180\synth\audioblade_system_altera_emif_180_hqphmvy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_180\synth\audioblade_system_altera_emif_180_hqphmvy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_180\synth\audioblade_system_altera_emif_180_hqphmvy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="emif_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_180_hqphmvy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_arch_nf_180_6fyzjwi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_l5dmrei"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen//audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_a10_hps"
   version="18.0"
   name="audioblade_system_altera_emif_a10_hps_180_ejzkfmy">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="19.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.629645021322697" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="true" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.00702600796212221" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="70.7" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.0" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.4" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="I1" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="false" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10_HPS" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="19" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="false" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="300.0" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1200.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="6" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.00702600796212221" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_R_CS_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="I1 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="104.16666666666667" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="104.16666666666667" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="104.16666666666667" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RATE_ENUM" value="RATE_HALF" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="39" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
     value="0.00363630535370237" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="true" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_TINIT_CK" value="600000" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value=",," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.00626847769365872" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="104" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="104" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="104" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.629749023117685" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.00363630535370237" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="600.0" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="9360" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="40" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="16" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="5" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="16" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="true" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
     value="0.00702600796212221" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="104.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="104.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="104.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="332832" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_MR6" value="395367" />
  <parameter name="MEM_DDR4_MR1" value="66819" />
  <parameter name="MEM_DDR4_MR0" value="2160" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="MEM_DDR4_MR2" value="131112" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="16" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="22.5" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="36" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="150.0" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="5" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="600.0" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="false" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_5" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VHDL" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="1" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_5" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="420" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="600.0" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="600.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="16" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="audioblade_system_emif_a10_hps_0" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_HALF" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="5" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_a10_hps_180\synth\audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_a10_hps_180\synth\audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_a10_hps_180\synth\audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_a10_hps_180\synth\audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/hwtcl/altera_emif_a10_hps/altera_emif_a10_hps_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="emif_a10_hps_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_a10_hps_180_ejzkfmy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_arch_nf_180_es4upsa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.0"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="64" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_avalon_mm_clock_crossing_bridge.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_avalon_dc_fifo.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_avalon_dc_fifo.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_avalon_mm_clock_crossing_bridge.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_avalon_dc_fifo.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_dcfifo_synchronizer_bundle.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_clock_crossing_bridge_180\synth\altera_avalon_dc_fifo.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="mm_clock_crossing_bridge_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_mm_clock_crossing_bridge"</message>
  </messages>
 </entity>
 <entity kind="mux_ddr" version="1.0" name="mux_ddr">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\mux_ddr_10\synth\mux_ddr.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\mux_ddr_10\synth\mux_ddr_hw.tcl"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\mux_ddr_10\synth\mux_ddr.v"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\mux_ddr_10\synth\mux_ddr_hw.tcl"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/NIH3Repo/component_library/include/mux_ddr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="mux_ddr_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: mux_ddr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_iopll"
   version="18.0"
   name="audioblade_system_altera_iopll_180_bgd33sq">
  <parameter name="gui_clock_name_string12" value="outclk12" />
  <parameter name="hp_actual_phase_shift_fp5" value="0.0" />
  <parameter name="gui_clock_name_string11" value="outclk11" />
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="hp_actual_phase_shift_fp6" value="0.0" />
  <parameter name="gui_clock_name_string14" value="outclk14" />
  <parameter name="hp_actual_phase_shift_fp7" value="0.0" />
  <parameter name="gui_clock_name_string13" value="outclk13" />
  <parameter name="hp_actual_phase_shift_fp8" value="0.0" />
  <parameter name="gui_clock_name_string16" value="outclk16" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="hp_actual_phase_shift_fp9" value="0.0" />
  <parameter name="gui_clock_name_string15" value="outclk15" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="gui_clock_name_string17" value="outclk17" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="gui_actual_phase_shift_deg4" value="0.0" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="gui_actual_phase_shift_deg5" value="0.0" />
  <parameter name="gui_pll_cascading_mode" value="adjpllin" />
  <parameter name="gui_actual_phase_shift_deg6" value="0.0" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter name="gui_actual_phase_shift_deg7" value="0.0" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="hp_actual_phase_shift_fp0" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg0" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp1" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg1" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp2" value="0.0" />
  <parameter name="gui_clock_name_string10" value="outclk10" />
  <parameter name="gui_actual_phase_shift_deg2" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp3" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg3" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp4" value="0.0" />
  <parameter name="gui_parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="gui_new_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_vco_frequency" value="600.0" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="hp_actual_output_clock_frequency_fp17" value="100.0" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="hp_actual_output_clock_frequency_fp16" value="100.0" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="hp_actual_output_clock_frequency_fp15" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp14" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp13" value="100.0" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_actual_phase_shift_deg8" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp12" value="100.0" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_actual_phase_shift_deg9" value="0.0" />
  <parameter name="hp_actual_output_clock_frequency_fp11" value="100.0" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="hp_actual_output_clock_frequency_fp10" value="100.0" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="gui_mif_gen_options" value="Generate New MIF File" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="pll_extclk_0_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="c_cnt_in_src9" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range10" value="100.0" />
  <parameter name="c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50.0" />
  <parameter name="c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range16" value="100.0" />
  <parameter name="gui_duty_cycle6" value="50.0" />
  <parameter name="c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range15" value="100.0" />
  <parameter name="gui_duty_cycle5" value="50.0" />
  <parameter name="c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50.0" />
  <parameter name="c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_actual_output_clock_frequency_range17" value="100.0" />
  <parameter name="gui_duty_cycle7" value="50.0" />
  <parameter name="c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_actual_output_clock_frequency_range12" value="100.0" />
  <parameter name="gui_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range11" value="100.0" />
  <parameter name="gui_duty_cycle1" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range14" value="100.0" />
  <parameter name="gui_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency_range13" value="100.0" />
  <parameter name="gui_duty_cycle3" value="50.0" />
  <parameter name="gui_use_NDFB_modes" value="false" />
  <parameter name="gui_duty_cycle0" value="50.0" />
  <parameter name="gui_lock_setting" value="Low Lock Time" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_actual_phase_shift_range6" value="0.0" />
  <parameter name="gui_actual_phase_shift_range5" value="0.0" />
  <parameter
     name="gui_actual_phase_shift_range4"
     value="0.0,115.6,231.2,346.8,462.4,578.0" />
  <parameter
     name="gui_actual_phase_shift_range3"
     value="0.0,115.6,231.2,346.8,462.4,578.0" />
  <parameter
     name="gui_actual_phase_shift_range2"
     value="0.0,115.6,231.2,346.8,462.4,578.0" />
  <parameter name="system_part_trait_speed_grade" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter
     name="gui_actual_phase_shift_range1"
     value="0.0,115.6,231.2,346.8,462.4,578.0" />
  <parameter
     name="gui_actual_phase_shift_range0"
     value="0.0,115.6,231.2,346.8,462.4,578.0" />
  <parameter name="gui_pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_mif_config_name" value="unnamed" />
  <parameter name="gui_actual_phase_shift_range9" value="0.0" />
  <parameter name="gui_actual_phase_shift_range8" value="0.0" />
  <parameter name="gui_actual_phase_shift_range7" value="0.0" />
  <parameter name="gui_phase_shift15" value="0.0" />
  <parameter name="gui_phase_shift16" value="0.0" />
  <parameter name="gui_phase_shift13" value="0.0" />
  <parameter name="gui_phase_shift14" value="0.0" />
  <parameter name="gui_phase_shift11" value="0.0" />
  <parameter name="gui_phase_shift12" value="0.0" />
  <parameter name="pll_fractional_cout" value="1" />
  <parameter name="gui_phase_shift10" value="0.0" />
  <parameter name="hp_number_of_family_allowable_clocks" value="9" />
  <parameter name="gui_actual_output_clock_frequency17" value="100.0" />
  <parameter name="gui_actual_duty_cycle0" value="50.0" />
  <parameter name="gui_actual_duty_cycle1" value="50.0" />
  <parameter name="gui_fix_vco_frequency" value="false" />
  <parameter name="gui_actual_duty_cycle6" value="50.0" />
  <parameter name="gui_actual_duty_cycle7" value="50.0" />
  <parameter name="gui_actual_duty_cycle8" value="50.0" />
  <parameter name="gui_actual_duty_cycle9" value="50.0" />
  <parameter name="gui_actual_duty_cycle2" value="50.0" />
  <parameter name="gui_actual_duty_cycle3" value="50.0" />
  <parameter name="gui_actual_duty_cycle4" value="50.0" />
  <parameter name="gui_actual_duty_cycle5" value="50.0" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="system_info_device_speed_grade" value="1" />
  <parameter name="gui_actual_output_clock_frequency12" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency11" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency10" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency16" value="100.0" />
  <parameter name="gui_debug_mode" value="false" />
  <parameter name="gui_actual_output_clock_frequency15" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency14" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency13" value="100.0" />
  <parameter name="lock_mode" value="low_lock_time" />
  <parameter name="gui_phase_shift17" value="0.0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="gui_device_component" value="10AS066H2F34I1HG" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="false" />
  <parameter name="gui_divide_factor_c4" value="6" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="6" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="6" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="gui_divide_factor_c1" value="6" />
  <parameter name="gui_divide_factor_c0" value="6" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="iossm_nios_sim_clk_period_ps" value="1333" />
  <parameter name="gui_clock_name_global" value="false" />
  <parameter name="gui_clock_to_compensate" value="0" />
  <parameter name="gui_divide_factor_c9" value="6" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="gui_divide_factor_c8" value="6" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="6" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="6" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="6" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_pll_freqcal_en" value="true" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="pll_tclk_mux_en" value="false" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Low" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="clock_name_global" value="false" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="clock_to_compensate" value="0" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="44" />
  <parameter name="gui_actual_phase_shift9" value="0.0" />
  <parameter name="gui_actual_phase_shift8" value="0.0" />
  <parameter name="gui_actual_phase_shift7" value="0.0" />
  <parameter name="pll_m_cnt_basic" value="1" />
  <parameter name="gui_actual_phase_shift6" value="0.0" />
  <parameter name="gui_actual_phase_shift5" value="0.0" />
  <parameter name="gui_actual_phase_shift4" value="0.0" />
  <parameter name="gui_actual_phase_shift3" value="0.0" />
  <parameter name="gui_actual_phase_shift2" value="0.0" />
  <parameter name="gui_actual_phase_shift1" value="0.0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="cal_code_hex_file" value="iossm.hex" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="100.0" />
  <parameter name="gui_actual_duty_cycle_range15" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency4" value="67.584000" />
  <parameter name="gui_actual_duty_cycle_range16" value="50.0" />
  <parameter name="gui_use_locked" value="true" />
  <parameter name="gui_actual_output_clock_frequency3" value="37.287724" />
  <parameter name="gui_actual_duty_cycle_range17" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency2" value="67.584000" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency9" value="100.0" />
  <parameter name="gui_actual_duty_cycle_range11" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency8" value="100.0" />
  <parameter name="gui_actual_duty_cycle_range12" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_duty_cycle_range13" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_duty_cycle_range14" value="50.0" />
  <parameter name="pll_type" value="Arria 10" />
  <parameter name="gui_actual_duty_cycle_range10" value="50.0" />
  <parameter name="gui_actual_output_clock_frequency1" value="33.792000" />
  <parameter name="gui_actual_output_clock_frequency0" value="98.304000" />
  <parameter name="gui_actual_phase_shift0" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range12" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range11" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range10" value="0.0" />
  <parameter name="pll_cal_done" value="false" />
  <parameter name="gui_actual_phase_shift_deg_range17" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range16" value="0.0" />
  <parameter name="pll_output_clk_frequency" value="1081.344000 MHz" />
  <parameter name="gui_actual_phase_shift_deg_range15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg_range14" value="0.0" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="gui_actual_phase_shift_deg_range13" value="0.0" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0.0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0.0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0.0" />
  <parameter name="gui_phase_shift3" value="0.0" />
  <parameter name="gui_phase_shift4" value="0.0" />
  <parameter name="gui_phase_shift5" value="0.0" />
  <parameter name="gui_phase_shift6" value="0.0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0.0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0.0" />
  <parameter name="gui_phase_shift9" value="0.0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="cal_error" value="cal_clean" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg15" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg16" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg17" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_actual_phase_shift_deg11" value="0.0" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_actual_phase_shift_deg12" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_actual_phase_shift_deg13" value="0.0" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="gui_actual_phase_shift_deg14" value="0.0" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_cal_converge" value="false" />
  <parameter name="pll_m_cnt" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range5" value="0.0" />
  <parameter
     name="gui_actual_phase_shift_deg_range4"
     value="0.0,2.8,5.6,8.4,11.3,14.1" />
  <parameter
     name="gui_actual_phase_shift_deg_range3"
     value="0.0,1.6,3.1,4.7,6.2,7.8" />
  <parameter name="parameter_table_hex_file" value="seq_params_sim.hex" />
  <parameter
     name="gui_actual_phase_shift_deg_range2"
     value="0.0,2.8,5.6,8.4,11.3,14.1" />
  <parameter
     name="gui_actual_phase_shift_deg_range1"
     value="0.0,1.4,2.8,4.2,5.6,7.0" />
  <parameter
     name="mifTable_names"
     value="The MIF file specified does not yet exist" />
  <parameter
     name="gui_actual_phase_shift_deg_range0"
     value="0.0,4.1,8.2,12.3,16.4,20.5" />
  <parameter name="gui_number_of_clocks" value="5" />
  <parameter name="gui_actual_phase_shift_deg_range9" value="0.0" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range8" value="0.0" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range7" value="0.0" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="gui_actual_phase_shift_deg_range6" value="0.0" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_c_cnt_in_src8" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src4" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src5" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src6" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src7" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="pll_bw_sel" value="Low" />
  <parameter name="gui_c_cnt_in_src0" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src1" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_c_cnt_in_src2" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_c_cnt_in_src3" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_output_clock_frequency0" value="98.304" />
  <parameter name="gui_actual_phase_shift_range15" value="0.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range14" value="0.0" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range13" value="0.0" />
  <parameter name="pll_bwctrl" value="pll_bw_res_setting5" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range12" value="0.0" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="gclk" />
  <parameter name="gui_actual_phase_shift_range17" value="0.0" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_actual_phase_shift_range16" value="0.0" />
  <parameter name="gui_multiply_factor" value="6" />
  <parameter name="gui_actual_phase_shift_range11" value="0.0" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_phase_shift_range10" value="0.0" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="gui_device_family" value="Arria 10" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_actual_duty_cycle17" value="50.0" />
  <parameter name="gui_fixed_vco_frequency" value="600.0" />
  <parameter name="gui_divide_factor_c14" value="6" />
  <parameter name="gui_divide_factor_c15" value="6" />
  <parameter name="gui_divide_factor_c16" value="6" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="6" />
  <parameter
     name="hp_parameter_update_message"
     value="{altera_iopll::util::pll_send_message DEBUG {-- in update gui_device_family }} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_device_component }} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_device_speed_grade }} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_dps_cntr}} {altera_iopll::util::pll_send_message DEBUG { -- in update_gui_extclkout_source}} {altera_iopll::util::pll_send_message DEBUG { -- in update_gui_cascade_outclk_index}} {altera_iopll::util::pll_send_message DEBUG { -- in update gui_clock_to_compensate}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_vco_frequency}} {altera_iopll::util::pll_send_message DEBUG { -- Updating all outclk values in order, starting with freq 0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency1}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency2}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency3}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency4}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift1}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift2}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift3}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift4}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle1}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle2}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle3}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle4}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency5}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift5}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle5}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency6}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift6}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle6}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency7}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift7}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle7}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency8}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift8}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle8}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_device_family }} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_device_component }} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_device_speed_grade }} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_dps_cntr}} {altera_iopll::util::pll_send_message DEBUG { -- in update_gui_extclkout_source}} {altera_iopll::util::pll_send_message DEBUG { -- in update_gui_cascade_outclk_index}} {altera_iopll::util::pll_send_message DEBUG { -- in update gui_clock_to_compensate}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_vco_frequency}} {altera_iopll::util::pll_send_message DEBUG { -- Updating all outclk values in order, starting with freq 0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency1}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency2}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency3}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency4}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift1}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift2}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift3}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift4}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle0}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle1}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle2}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle3}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle4}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency5}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift5}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle5}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency6}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift6}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle6}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency7}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift7}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle7}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_output_clock_frequency8}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_phase_shift8}} {altera_iopll::util::pll_send_message DEBUG {-- in update gui_actual_duty_cycle8}}" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_actual_duty_cycle10" value="50.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_actual_duty_cycle12" value="50.0" />
  <parameter name="pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_actual_duty_cycle11" value="50.0" />
  <parameter name="gui_divide_factor_c10" value="6" />
  <parameter name="gui_output_clock_frequency3" value="37.28772" />
  <parameter name="gui_actual_duty_cycle14" value="50.0" />
  <parameter name="gui_divide_factor_c11" value="6" />
  <parameter name="gui_output_clock_frequency4" value="67.584" />
  <parameter name="gui_actual_duty_cycle13" value="50.0" />
  <parameter name="gui_divide_factor_c12" value="6" />
  <parameter name="gui_output_clock_frequency1" value="33.792" />
  <parameter name="gui_actual_duty_cycle16" value="50.0" />
  <parameter name="gui_divide_factor_c13" value="6" />
  <parameter name="gui_output_clock_frequency2" value="67.584" />
  <parameter name="gui_actual_duty_cycle15" value="50.0" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="hp_actual_duty_cycle_fp17" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp14" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp13" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp16" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp15" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp10" value="50.0" />
  <parameter name="gui_enable_output_counter_cascading" value="false" />
  <parameter name="hp_actual_duty_cycle_fp12" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp11" value="50.0" />
  <parameter name="hp_actual_output_clock_frequency_fp7" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp6" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp9" value="100.0" />
  <parameter name="hp_actual_output_clock_frequency_fp8" value="100.0" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter
     name="hp_actual_output_clock_frequency_fp3"
     value="37.287724137931036" />
  <parameter name="hp_actual_output_clock_frequency_fp2" value="67.584" />
  <parameter name="hp_actual_output_clock_frequency_fp5" value="100.0" />
  <parameter name="gui_pll_cal_done" value="false" />
  <parameter name="hp_actual_output_clock_frequency_fp4" value="67.584" />
  <parameter name="hp_actual_output_clock_frequency_fp1" value="33.792" />
  <parameter name="hp_actual_output_clock_frequency_fp0" value="98.304" />
  <parameter name="gui_extclkout_0_source" value="C0" />
  <parameter
     name="gui_actual_output_clock_frequency_range4"
     value="56.912842,60.074667,63.608471,67.584000,72.089600,77.238857" />
  <parameter name="system_info_device_component" value="10AS066H2F34I1HG" />
  <parameter name="gui_actual_output_clock_frequency_range5" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range6" value="100.0" />
  <parameter name="gui_actual_output_clock_frequency_range7" value="100.0" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter
     name="gui_actual_output_clock_frequency_range0"
     value="97.426286,97.484800,97.536000,98.304000,99.072000,99.123200" />
  <parameter
     name="gui_actual_output_clock_frequency_range1"
     value="33.567220,33.630316,33.704229,33.792000,33.897931,34.028308" />
  <parameter
     name="gui_actual_output_clock_frequency_range2"
     value="56.912842,60.074667,63.608471,67.584000,72.089600,77.238857" />
  <parameter
     name="gui_actual_output_clock_frequency_range3"
     value="33.792000,34.882065,36.044800,37.287724,38.619429,40.049778" />
  <parameter name="gui_actual_output_clock_frequency_range8" value="100.0" />
  <parameter name="clock_name_1" value="ad5791_spi_clk" />
  <parameter name="gui_actual_output_clock_frequency_range9" value="100.0" />
  <parameter name="clock_name_2" value="ad5791_2spi_clk" />
  <parameter name="clock_name_0" value="sys_clk" />
  <parameter name="reference_clock_frequency" value="12.288 MHz" />
  <parameter name="clock_name_5" value="" />
  <parameter name="clock_name_6" value="" />
  <parameter name="clock_name_3" value="mic_array_clk" />
  <parameter name="clock_name_4" value="ad4020_clk" />
  <parameter name="clock_name_7" value="" />
  <parameter name="clock_name_8" value="" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_en_extclkout_ports" value="false" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_en_lvds_ports" value="Disabled" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_existing_mif_file_path" value="~/pll.mif" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="mifTable_values" value="" />
  <parameter name="c_cnt_hi_div0" value="6" />
  <parameter name="clock_name_global_0" value="false" />
  <parameter name="c_cnt_hi_div1" value="16" />
  <parameter name="c_cnt_hi_div2" value="8" />
  <parameter name="c_cnt_hi_div3" value="15" />
  <parameter name="c_cnt_hi_div4" value="8" />
  <parameter name="clock_name_global_5" value="false" />
  <parameter
     name="parameterTable_names"
     value="M-Counter Divide Setting,N-Counter Divide Setting,VCO Frequency,C-Counter-0 Divide Setting,C-Counter-1 Divide Setting,C-Counter-2 Divide Setting,C-Counter-3 Divide Setting,C-Counter-4 Divide Setting,C-Counter-5 Divide Setting,C-Counter-6 Divide Setting,C-Counter-7 Divide Setting,C-Counter-8 Divide Setting,PLL Auto Reset,M-Counter Hi Divide,M-Counter Lo Divide,M-Counter Even Duty Enable,M-Counter Bypass Enable,N-Counter Hi Divide,N-Counter Lo Divide,N-Counter Even Duty Enable,N-Counter Bypass Enable,C-Counter-0 Hi Divide,C-Counter-1 Hi Divide,C-Counter-2 Hi Divide,C-Counter-3 Hi Divide,C-Counter-4 Hi Divide,C-Counter-5 Hi Divide,C-Counter-6 Hi Divide,C-Counter-7 Hi Divide,C-Counter-8 Hi Divide,C-Counter-0 Lo Divide,C-Counter-1 Lo Divide,C-Counter-2 Lo Divide,C-Counter-3 Lo Divide,C-Counter-4 Lo Divide,C-Counter-5 Lo Divide,C-Counter-6 Lo Divide,C-Counter-7 Lo Divide,C-Counter-8 Lo Divide,C-Counter-0 Even Duty Enable,C-Counter-1 Even Duty Enable,C-Counter-2 Even Duty Enable,C-Counter-3 Even Duty Enable,C-Counter-4 Even Duty Enable,C-Counter-5 Even Duty Enable,C-Counter-6 Even Duty Enable,C-Counter-7 Even Duty Enable,C-Counter-8 Even Duty Enable,C-Counter-0 Bypass Enable,C-Counter-1 Bypass Enable,C-Counter-2 Bypass Enable,C-Counter-3 Bypass Enable,C-Counter-4 Bypass Enable,C-Counter-5 Bypass Enable,C-Counter-6 Bypass Enable,C-Counter-7 Bypass Enable,C-Counter-8 Bypass Enable,C-Counter-0 Preset,C-Counter-1 Preset,C-Counter-2 Preset,C-Counter-3 Preset,C-Counter-4 Preset,C-Counter-5 Preset,C-Counter-6 Preset,C-Counter-7 Preset,C-Counter-8 Preset,C-Counter-0 Phase Mux Preset,C-Counter-1 Phase Mux Preset,C-Counter-2 Phase Mux Preset,C-Counter-3 Phase Mux Preset,C-Counter-4 Phase Mux Preset,C-Counter-5 Phase Mux Preset,C-Counter-6 Phase Mux Preset,C-Counter-7 Phase Mux Preset,C-Counter-8 Phase Mux Preset,Charge Pump Current,Bandwidth Control" />
  <parameter name="clock_name_global_6" value="false" />
  <parameter name="clock_name_global_7" value="false" />
  <parameter name="clock_name_global_8" value="false" />
  <parameter name="clock_name_global_1" value="false" />
  <parameter name="clock_name_global_2" value="false" />
  <parameter name="clock_name_global_3" value="false" />
  <parameter name="m_cnt_hi_div" value="44" />
  <parameter name="clock_name_global_4" value="false" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="system_info_device_family" value="Arria 10" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter name="gui_extclkout_1_source" value="C0" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="c_cnt_in_src17" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src16" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src15" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="hp_actual_vco_frequency_fp" value="600.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="pll_lock_fltr_cfg" value="100" />
  <parameter name="c_cnt_odd_div_duty_en0" value="true" />
  <parameter name="pll_freqcal_req_flag" value="true" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="pll_freqcal_en" value="true" />
  <parameter name="c_cnt_in_src11" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_sel" value="pll_tclk_m_src" />
  <parameter name="c_cnt_in_src10" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="gui_pll_tclk_mux_en" value="false" />
  <parameter name="gui_include_iossm" value="false" />
  <parameter name="pll_vco_div" value="1" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="true" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="gui_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="pll_unlock_fltr_cfg" value="2" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_cal_code_hex_file" value="iossm.hex" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="gui_pll_freqcal_req_flag" value="true" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="gui_pll_type" value="S10_Simple" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="gui_pll_vco_freq_band_0" value="pll_freq_clk0_disabled" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="gui_pll_vco_freq_band_1" value="pll_freq_clk1_disabled" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="pll_vco_freq_band_1" value="pll_freq_clk1_disabled" />
  <parameter name="hp_actual_phase_shift_fp14" value="0.0" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="hp_actual_phase_shift_fp15" value="0.0" />
  <parameter name="c_cnt_lo_div3" value="14" />
  <parameter name="hp_actual_phase_shift_fp16" value="0.0" />
  <parameter name="c_cnt_lo_div4" value="8" />
  <parameter name="pll_vco_freq_band_0" value="pll_freq_clk0_disabled" />
  <parameter name="hp_actual_phase_shift_fp17" value="0.0" />
  <parameter name="c_cnt_lo_div1" value="16" />
  <parameter name="c_cnt_lo_div2" value="8" />
  <parameter name="c_cnt_lo_div0" value="5" />
  <parameter name="hp_actual_phase_shift_fp10" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp11" value="0.0" />
  <parameter name="hp_actual_phase_shift_fp12" value="0.0" />
  <parameter
     name="parameterTable_values"
     value="88,1,1081.344000 MHz,11,32,16,29,16,1,1,1,1,false,44,44,false,false,256,256,false,true,6,16,8,15,8,256,256,256,256,5,16,8,14,8,256,256,256,256,true,false,false,true,false,false,false,false,false,false,false,false,false,false,true,true,true,true,1,1,1,1,1,1,1,1,1,0,0,0,0,0,0,0,0,0,pll_cp_setting21,pll_bw_res_setting5" />
  <parameter name="hp_actual_phase_shift_fp13" value="0.0" />
  <parameter name="pll_cp_current" value="pll_cp_setting21" />
  <parameter name="gui_usr_device_speed_grade" value="1" />
  <parameter name="gui_duty_cycle11" value="50.0" />
  <parameter name="gui_duty_cycle10" value="50.0" />
  <parameter name="gui_duty_cycle13" value="50.0" />
  <parameter name="gui_duty_cycle12" value="50.0" />
  <parameter name="gui_duty_cycle15" value="50.0" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle14" value="50.0" />
  <parameter name="gui_duty_cycle17" value="50.0" />
  <parameter name="gui_duty_cycle16" value="50.0" />
  <parameter name="gui_actual_phase_shift16" value="0.0" />
  <parameter name="hp_actual_duty_cycle_fp0" value="50.0" />
  <parameter name="gui_actual_phase_shift17" value="0.0" />
  <parameter name="include_iossm" value="false" />
  <parameter name="hp_actual_duty_cycle_fp1" value="50.0" />
  <parameter name="gui_actual_phase_shift14" value="0.0" />
  <parameter name="gui_actual_phase_shift15" value="0.0" />
  <parameter name="gui_actual_phase_shift12" value="0.0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift13" value="0.0" />
  <parameter name="gui_actual_phase_shift10" value="0.0" />
  <parameter name="gui_actual_phase_shift11" value="0.0" />
  <parameter name="hp_actual_duty_cycle_fp8" value="50.0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="hp_actual_duty_cycle_fp9" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp6" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp7" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp4" value="50.0" />
  <parameter name="pll_extclk_1_cnt_src" value="pll_extclk_cnt_src_vss" />
  <parameter name="hp_actual_duty_cycle_fp5" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp2" value="50.0" />
  <parameter name="hp_actual_duty_cycle_fp3" value="50.0" />
  <parameter name="hp_previous_num_clocks" value="1" />
  <parameter name="gui_cal_error" value="cal_clean" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="number_of_clocks" value="5" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter
     name="gui_actual_duty_cycle_range2"
     value="40.63,43.75,46.88,50.0,53.13,56.25" />
  <parameter
     name="gui_actual_duty_cycle_range3"
     value="44.83,46.55,48.28,50.0,51.72,53.45" />
  <parameter
     name="gui_actual_duty_cycle_range0"
     value="36.36,40.91,45.45,50.0,54.55,59.09" />
  <parameter
     name="gui_actual_duty_cycle_range1"
     value="45.31,46.88,48.44,50.0,51.56,53.13" />
  <parameter name="hp_qsys_scripting_mode" value="false" />
  <parameter name="gui_actual_duty_cycle_range6" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range7" value="50.0" />
  <parameter
     name="gui_actual_duty_cycle_range4"
     value="40.63,43.75,46.88,50.0,53.13,56.25" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_actual_duty_cycle_range5" value="50.0" />
  <parameter name="gui_clock_name_string9" value="outclk9" />
  <parameter name="gui_clock_name_string8" value="outclk8" />
  <parameter name="gui_actual_duty_cycle_range8" value="50.0" />
  <parameter name="gui_actual_duty_cycle_range9" value="50.0" />
  <parameter name="cal_converge" value="false" />
  <parameter name="gui_clock_name_string1" value="ad5791_spi_clk" />
  <parameter name="gui_clock_name_string0" value="sys_clk" />
  <parameter name="gui_clock_name_string3" value="mic_array_clk" />
  <parameter name="gui_clock_name_string2" value="ad5791_2spi_clk" />
  <parameter name="gui_clock_name_string5" value="outclk5" />
  <parameter name="gui_clock_name_string4" value="ad4020_clk" />
  <parameter name="gui_clock_name_string7" value="outclk7" />
  <parameter name="gui_clock_name_string6" value="outclk6" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 ps" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 ps" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 ps" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 ps" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="output_clock_frequency0" value="98.304000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="output_clock_frequency3" value="37.287724 MHz" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="output_clock_frequency4" value="67.584000 MHz" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="output_clock_frequency1" value="33.792000 MHz" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="67.584000 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="gui_fractional_cout" value="32" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="gui_reference_clock_frequency" value="12.288" />
  <parameter name="c_cnt_bypass_en3" value="false" />
  <parameter name="c_cnt_bypass_en4" value="false" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_iopll_180\synth\audioblade_system_altera_iopll_180_bgd33sq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_iopll_180\synth\audioblade_system_altera_iopll_180_bgd33sq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_iopll/top/altera_iopll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="pll_using_AD1939_MCLK" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_iopll_180_bgd33sq"</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">IN HDL WRAP: reset refclk locked outclk0 outclk1 outclk2 outclk3 outclk4</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">--hdl_params: c_cnt_bypass_en0 c_cnt_bypass_en1 c_cnt_bypass_en2 c_cnt_bypass_en3 c_cnt_bypass_en4 c_cnt_bypass_en5 c_cnt_bypass_en6 c_cnt_bypass_en7 c_cnt_bypass_en8 c_cnt_hi_div0 c_cnt_hi_div1 c_cnt_hi_div2 c_cnt_hi_div3 c_cnt_hi_div4 c_cnt_hi_div5 c_cnt_hi_div6 c_cnt_hi_div7 c_cnt_hi_div8 c_cnt_in_src0 c_cnt_in_src1 c_cnt_in_src2 c_cnt_in_src3 c_cnt_in_src4 c_cnt_in_src5 c_cnt_in_src6 c_cnt_in_src7 c_cnt_in_src8 c_cnt_lo_div0 c_cnt_lo_div1 c_cnt_lo_div2 c_cnt_lo_div3 c_cnt_lo_div4 c_cnt_lo_div5 c_cnt_lo_div6 c_cnt_lo_div7 c_cnt_lo_div8 c_cnt_odd_div_duty_en0 c_cnt_odd_div_duty_en1 c_cnt_odd_div_duty_en2 c_cnt_odd_div_duty_en3 c_cnt_odd_div_duty_en4 c_cnt_odd_div_duty_en5 c_cnt_odd_div_duty_en6 c_cnt_odd_div_duty_en7 c_cnt_odd_div_duty_en8 c_cnt_ph_mux_prst0 c_cnt_ph_mux_prst1 c_cnt_ph_mux_prst2 c_cnt_ph_mux_prst3 c_cnt_ph_mux_prst4 c_cnt_ph_mux_prst5 c_cnt_ph_mux_prst6 c_cnt_ph_mux_prst7 c_cnt_ph_mux_prst8 c_cnt_prst0 c_cnt_prst1 c_cnt_prst2 c_cnt_prst3 c_cnt_prst4 c_cnt_prst5 c_cnt_prst6 c_cnt_prst7 c_cnt_prst8 clock_name_0 clock_name_1 clock_name_2 clock_name_3 clock_name_4 clock_name_5 clock_name_6 clock_name_7 clock_name_8 clock_name_global_0 clock_name_global_1 clock_name_global_2 clock_name_global_3 clock_name_global_4 clock_name_global_5 clock_name_global_6 clock_name_global_7 clock_name_global_8 duty_cycle0 duty_cycle1 duty_cycle2 duty_cycle3 duty_cycle4 duty_cycle5 duty_cycle6 duty_cycle7 duty_cycle8 m_cnt_bypass_en m_cnt_hi_div m_cnt_lo_div m_cnt_odd_div_duty_en n_cnt_bypass_en n_cnt_hi_div n_cnt_lo_div n_cnt_odd_div_duty_en number_of_clocks operation_mode output_clock_frequency0 output_clock_frequency1 output_clock_frequency2 output_clock_frequency3 output_clock_frequency4 output_clock_frequency5 output_clock_frequency6 output_clock_frequency7 output_clock_frequency8 phase_shift0 phase_shift1 phase_shift2 phase_shift3 phase_shift4 phase_shift5 phase_shift6 phase_shift7 phase_shift8 pll_bw_sel pll_bwctrl pll_cp_current pll_extclk_0_cnt_src pll_extclk_1_cnt_src pll_fbclk_mux_1 pll_fbclk_mux_2 pll_m_cnt_in_src pll_output_clk_frequency pll_slf_rst pll_subtype pll_type reference_clock_frequency</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">altera_pll_ports ports: refclk1 {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} rst {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} fbclk {DIRECT_MAPPING false MAPPING_FUNCTION map_fbclk_port TIE_OFF {}} fboutclk {DIRECT_MAPPING false MAPPING_FUNCTION map_fboutclk_port TIE_OFF {}} zdbfbclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} locked {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} loaden {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} phase_done {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} reconfig_to_pll {DIRECT_MAPPING false MAPPING_FUNCTION map_reconfig_to_port TIE_OFF {}} refclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} scanclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} phout {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} num_phase_shifts {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 3'b0} cntsel {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 5'b0} clkbad {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} extclk_out {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} lvds_clk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} outclk {DIRECT_MAPPING false MAPPING_FUNCTION map_outclk_port TIE_OFF {}} phase_en {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} extswitch {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} cascade_out {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} activeclk {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }} adjpllin {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} updn {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF 1'b0} reconfig_from_pll {DIRECT_MAPPING true MAPPING_FUNCTION {} TIE_OFF { }}</message>
   <message level="Debug" culprit="pll_using_AD1939_MCLK">module ports: rst refclk locked outclk_0 outclk_1 outclk_2 outclk_3 outclk_4</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="18.0"
   name="audioblade_system_altera_avalon_pio_180_4xcd3ea">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="5" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_pio_180\synth\audioblade_system_altera_avalon_pio_180_4xcd3ea.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_pio_180\synth\audioblade_system_altera_avalon_pio_180_4xcd3ea.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="som_config" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_pio_180_4xcd3ea"</message>
   <message level="Info" culprit="som_config">Starting RTL generation for module 'audioblade_system_altera_avalon_pio_180_4xcd3ea'</message>
   <message level="Info" culprit="som_config">  Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audioblade_system_altera_avalon_pio_180_4xcd3ea --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0010_som_config_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0010_som_config_gen//audioblade_system_altera_avalon_pio_180_4xcd3ea_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="som_config">Done RTL generation for module 'audioblade_system_altera_avalon_pio_180_4xcd3ea'</message>
  </messages>
 </entity>
 <entity
   kind="ur_ear_fpga_sim"
   version="1.0"
   name="ur_ear_fpga_sim_dataplane_avalon">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\fixed_resize_pkg.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane_pkg.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\outer_hair_cell\ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_calc_tau.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_write_address_generator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\control_path\ur_ear_fpga_sim_control_path_control_path.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\iir_10th_order\ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\iir_10th_order\ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\iir_10th_order\ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_calc_temp.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c1_chirp_filter\ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c1_chirp_filter\ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c1_chirp_filter\ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\inner_hair_cell\ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\inner_hair_cell\ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\filter_path\ur_ear_fpga_sim_filter_path_filter_path.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\auditory_nerve\ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\accumulator\ur_ear_fpga_sim_accumulator_accumulator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\initialize_signal\ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\initialize_signal\ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_calc_Tref.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_redocking_site.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Redock_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_spike_generator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\synapse_model\ur_ear_fpga_sim_synapse_model_synapse_model.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\synapse_spike_generator\ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_Avalon_Data_Processing.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane_avalon.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane_tc.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_UR_EAR_FPGA.vhd"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\fixed_resize_pkg.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane_pkg.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\cp_wideband_gammatone_filter\ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nl_boltzman_function\ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_lowpass_filter\ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ohc_nonlinear_filter\ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\outer_hair_cell\ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_calc_tau.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_tau\ur_ear_fpga_sim_calc_tau_write_address_generator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\control_path\ur_ear_fpga_sim_control_path_control_path.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\iir_10th_order\ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\iir_10th_order\ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\iir_10th_order\ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_phase_temp\ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_coeff\ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_calc_temp.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_temp\ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\calc_c1_coefficients\ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c1_chirp_filter\ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c1_chirp_filter\ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c1_chirp_filter\ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\c2_wideband_filter\ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_nl_log\ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ihc_lowpass_filter\ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\inner_hair_cell\ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\inner_hair_cell\ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\filter_path\ur_ear_fpga_sim_filter_path_filter_path.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\auditory_nerve\ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\accumulator\ur_ear_fpga_sim_accumulator_accumulator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\initialize_signal\ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\initialize_signal\ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_calc_Tref.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_redocking_site.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Redock_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\redocking_site\ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\spike_generator\ur_ear_fpga_sim_spike_generator_spike_generator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\nl_pla_filter\ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\power_law_adapter\ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\synapse_model\ur_ear_fpga_sim_synapse_model_synapse_model.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\synapse_spike_generator\ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_Avalon_Data_Processing.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane_avalon.vhd"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_dataplane_tc.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_nfp_convert_double2single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\ur_ear_fpga_sim_10\synth\ur_ear_fpga_sim_UR_EAR_FPGA.vhd"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/ur_ear_fpga_sim_dataplane_avalon_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="ur_ear_fpga_sim_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: ur_ear_fpga_sim_dataplane_avalon"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.0"
   name="audioblade_system_altera_mm_interconnect_180_d4sniia">
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_clock_crossing_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {128};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mux_ddr_0_altera_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BEGIN_BURST} {105};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_CACHE_H} {119};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_CACHE_L} {116};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {103};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_SRC_ID_H} {107};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_SRC_ID_L} {107};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_DEST_ID_H} {108};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_DEST_ID_L} {108};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_THREAD_ID_L} {109};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_QOS_L} {106};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_QOS_H} {106};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_DATA_SIDEBAND_H} {104};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {PKT_DATA_SIDEBAND_L} {104};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ST_DATA_W} {125};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ID} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mux_ddr_0_altera_axi_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_clock_crossing_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {664};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {662};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {661};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_LOCK} {612};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BEGIN_BURST} {645};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_H} {655};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_L} {653};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_H} {607};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_POSTED} {609};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_READ} {611};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_H} {647};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_L} {647};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_H} {648};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_L} {648};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_DATA_W} {665};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {666};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {129};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router} {PKT_DEST_ID_H} {108};set_instance_parameter_value {router} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {125};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {108};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {108};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {125};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {607};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {655};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {653};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {648};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {648};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {611};set_instance_parameter_value {router_002} {ST_DATA_W} {665};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_ADDR_H} {607};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BEGIN_BURST} {645};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {614};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_WRITE} {610};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_READ} {611};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ST_DATA_W} {665};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {125};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {125};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {125};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {125};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_ADDR_H} {607};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {610};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {633};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {627};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {661};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {662};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {664};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_ST_DATA_W} {665};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_ADDR_H} {607};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {626};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {614};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {608};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {636};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {634};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {661};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {660};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {613};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {638};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {637};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {662};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {664};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_ST_DATA_W} {665};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {125};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {125};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {125};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {125};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {125};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {125};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {125};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {125};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {mux_ddr_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {axi_clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {axi_clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {axi_clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rsp_mux.src} {mux_ddr_0_altera_axi_master_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mux_ddr_0_altera_axi_master_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {mux_ddr_0_altera_axi_master_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/mux_ddr_0_altera_axi_master_agent.read_rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_agent.m0} {mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_0_s0_agent.rf_source} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mux_ddr_0_altera_axi_master_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mux_ddr_0_altera_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_burst_adapter.source0} {mm_clock_crossing_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_burst_adapter.source0/mm_clock_crossing_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {router_002.src} {mm_clock_crossing_bridge_0_s0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/mm_clock_crossing_bridge_0_s0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_0_s0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_0_s0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_cmd_width_adapter.src} {mm_clock_crossing_bridge_0_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_cmd_width_adapter.src/mm_clock_crossing_bridge_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_master_agent.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_cmd_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_master_agent.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_reset_reset_bridge.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_translator.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_burst_adapter.cr0} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_rsp_width_adapter.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_cmd_width_adapter.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.clk} {clock};add_interface {mux_ddr_0_altera_axi_master} {axi} {slave};set_interface_property {mux_ddr_0_altera_axi_master} {EXPORT_OF} {mux_ddr_0_altera_axi_master_agent.altera_axi_slave};add_interface {axi_clk_bridge_out_clk} {clock} {slave};set_interface_property {axi_clk_bridge_out_clk} {EXPORT_OF} {axi_clk_bridge_out_clk_clock_bridge.in_clk};add_interface {clk_1_clk} {clock} {slave};set_interface_property {clk_1_clk} {EXPORT_OF} {clk_1_clk_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {mux_ddr_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mux_ddr_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mux_ddr_0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_0_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_0_s0} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_0.s0} {0};set_module_assignment {interconnect_id.mux_ddr_0.altera_axi_master} {0};" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_d4sniia.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_d4sniia.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_d4sniia"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_v3lgypq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_jats3da"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_2q47q3i"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_jxs3q3q"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_width_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_reioipy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_xdoo6gq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_gil3sua"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.0"
   name="audioblade_system_altera_mm_interconnect_180_2zdh4ci">
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {arria10_hps_0_h2f_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {RDATA_WIDTH} {128};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {WDATA_WIDTH} {128};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {READ_ISSUING_CAPABILITY} {8};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BEGIN_BURST} {211};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_CACHE_H} {225};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_CACHE_L} {222};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {209};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {205};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_PROTECTION_H} {221};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_PROTECTION_L} {219};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BURST_SIZE_H} {202};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BURST_SIZE_L} {200};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BURST_TYPE_H} {204};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BURST_TYPE_L} {203};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_RESPONSE_STATUS_L} {226};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_RESPONSE_STATUS_H} {227};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BURSTWRAP_H} {199};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BURSTWRAP_L} {191};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BYTE_CNT_H} {190};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_SRC_ID_H} {213};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_SRC_ID_L} {213};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_DEST_ID_H} {214};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_DEST_ID_L} {214};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_THREAD_ID_H} {218};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_THREAD_ID_L} {215};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_QOS_L} {212};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_QOS_H} {212};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {228};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {230};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_DATA_SIDEBAND_H} {210};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {PKT_DATA_SIDEBAND_L} {210};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ST_DATA_W} {231};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ID} {0};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mux_ddr_0.altera_axi_slave&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {arria10_hps_0_h2f_axi_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {mux_ddr_0_altera_axi_slave_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_QOS_H} {104};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_QOS_L} {104};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_THREAD_ID_H} {110};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_THREAD_ID_L} {107};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_CACHE_H} {117};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_CACHE_L} {114};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_DATA_SIDEBAND_H} {102};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_DATA_SIDEBAND_L} {102};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_ADDR_SIDEBAND_H} {101};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_ADDR_SIDEBAND_L} {97};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_PROTECTION_H} {113};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_PROTECTION_L} {111};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_SRC_ID_H} {105};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_SRC_ID_L} {105};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_DEST_ID_H} {106};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_DEST_ID_L} {106};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {ADDR_WIDTH} {29};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {AXI_SLAVE_ID_W} {4};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {ID} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_agent} {USE_ADDR_USER} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {175};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {221};set_instance_parameter_value {router} {PKT_PROTECTION_L} {219};set_instance_parameter_value {router} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router} {PKT_TRANS_READ} {179};set_instance_parameter_value {router} {ST_DATA_W} {231};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {175};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {221};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {219};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {214};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {214};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_001} {ST_DATA_W} {231};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {113};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {111};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {106};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {106};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {123};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {113};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {111};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {106};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {106};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {123};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {OUT_NARROW_SIZE} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {OUT_FIXED} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {OUT_COMPLETE_WRAP} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {OUT_BYTE_CNT_H} {80};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {OUT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BEGIN_BURST} {103};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_BURSTWRAP_L} {83};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {OUT_NARROW_SIZE} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {OUT_FIXED} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {OUT_COMPLETE_WRAP} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {OUT_BYTE_CNT_H} {80};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {OUT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {231};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {231};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {231};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {231};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {231};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {231};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {231};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {231};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {83};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {190};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {202};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {200};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {227};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {226};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {204};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {203};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {228};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {230};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_ST_DATA_W} {231};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {91};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {83};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {190};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {202};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {200};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {227};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {226};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {204};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {203};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {228};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {230};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_ST_DATA_W} {231};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {190};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {199};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {191};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {202};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {200};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {227};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {226};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {204};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {203};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {228};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {230};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_ST_DATA_W} {231};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {190};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {199};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {191};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {202};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {200};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {227};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {226};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {204};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {203};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {228};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {230};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_ST_DATA_W} {231};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {82};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {94};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {92};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {119};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {118};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {96};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {95};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {120};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {122};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_ST_DATA_W} {123};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {231};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {231};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {231};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {231};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {231};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {231};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {231};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {231};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {arria10_hps_0_h2f_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {arria10_hps_0_h2f_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {arria10_hps_0_h2f_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {arria10_hps_0_h2f_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {arria10_hps_0_h2f_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mux_ddr_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mux_ddr_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {axi_clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {axi_clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {axi_clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rsp_mux.src} {arria10_hps_0_h2f_axi_master_agent.write_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/arria10_hps_0_h2f_axi_master_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {arria10_hps_0_h2f_axi_master_agent.read_rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/arria10_hps_0_h2f_axi_master_agent.read_rp} {qsys_mm.response};add_connection {arria10_hps_0_h2f_axi_master_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {arria10_hps_0_h2f_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {mux_ddr_0_altera_axi_slave_agent.write_rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {mux_ddr_0_altera_axi_slave_agent.read_rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {mux_ddr_0_altera_axi_slave_wr_burst_adapter.source0} {mux_ddr_0_altera_axi_slave_agent.write_cp} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_wr_burst_adapter.source0/mux_ddr_0_altera_axi_slave_agent.write_cp} {qsys_mm.command};add_connection {mux_ddr_0_altera_axi_slave_rd_burst_adapter.source0} {mux_ddr_0_altera_axi_slave_agent.read_cp} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_rd_burst_adapter.source0/mux_ddr_0_altera_axi_slave_agent.read_cp} {qsys_mm.command};add_connection {router_002.src} {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter.src} {mux_ddr_0_altera_axi_slave_wr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter.src/mux_ddr_0_altera_axi_slave_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter.src} {mux_ddr_0_altera_axi_slave_rd_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter.src/mux_ddr_0_altera_axi_slave_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {arria10_hps_0_h2f_axi_master_agent.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {arria10_hps_0_h2f_axi_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_agent.reset_sink} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_wr_burst_adapter.cr0_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_rd_burst_adapter.cr0_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter.clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {mux_ddr_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {arria10_hps_0_h2f_axi_master_agent.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {axi_clk_bridge_out_clk_clock_bridge.out_clk} {arria10_hps_0_h2f_axi_reset_reset_bridge.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_agent.clock_sink} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_wr_burst_adapter.cr0} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_rd_burst_adapter.cr0} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {mux_ddr_0_reset_reset_bridge.clk} {clock};add_interface {arria10_hps_0_h2f_axi_master} {axi} {slave};set_interface_property {arria10_hps_0_h2f_axi_master} {EXPORT_OF} {arria10_hps_0_h2f_axi_master_agent.altera_axi_slave};add_interface {mux_ddr_0_altera_axi_slave} {axi} {master};set_interface_property {mux_ddr_0_altera_axi_slave} {EXPORT_OF} {mux_ddr_0_altera_axi_slave_agent.altera_axi_master};add_interface {axi_clk_bridge_out_clk} {clock} {slave};set_interface_property {axi_clk_bridge_out_clk} {EXPORT_OF} {axi_clk_bridge_out_clk_clock_bridge.in_clk};add_interface {clk_1_clk} {clock} {slave};set_interface_property {clk_1_clk} {EXPORT_OF} {clk_1_clk_clock_bridge.in_clk};add_interface {arria10_hps_0_h2f_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {arria10_hps_0_h2f_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {arria10_hps_0_h2f_axi_reset_reset_bridge.in_reset};add_interface {mux_ddr_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mux_ddr_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mux_ddr_0_reset_reset_bridge.in_reset};set_module_assignment {interconnect_id.arria10_hps_0.h2f_axi_master} {0};set_module_assignment {interconnect_id.mux_ddr_0.altera_axi_slave} {0};" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_2zdh4ci.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_2zdh4ci.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_2zdh4ci"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_zd5hm5y"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_lxmadiq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_iv666ga"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_width_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_goyglzq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_ay6xe7y"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_dqbhvfa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.0"
   name="audioblade_system_altera_mm_interconnect_180_alyigqi">
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ur_ear_fpga_sim_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_SETUP_WAIT} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {som_config_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {som_config_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {som_config_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {som_config_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {som_config_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {som_config_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {som_config_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {som_config_s1_translator} {UAV_ADDRESS_W} {21};set_instance_parameter_value {som_config_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {som_config_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {som_config_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {som_config_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {som_config_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {som_config_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {som_config_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {som_config_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {som_config_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {som_config_s1_translator} {USE_READ} {0};set_instance_parameter_value {som_config_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {som_config_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {som_config_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {som_config_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {som_config_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {som_config_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {som_config_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {som_config_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {som_config_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {som_config_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {som_config_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {som_config_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {som_config_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {som_config_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {som_config_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {som_config_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {som_config_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {som_config_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {som_config_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {som_config_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {som_config_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {som_config_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {som_config_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {som_config_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {som_config_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {som_config_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {som_config_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {som_config_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {som_config_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {som_config_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {arria10_hps_0_h2f_lw_axi_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ADDR_WIDTH} {21};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ADDR_USER_WIDTH} {5};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {WRITE_ISSUING_CAPABILITY} {8};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {READ_ISSUING_CAPABILITY} {8};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_H} {86};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_TRANS_EXCLUSIVE} {62};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_DEST_ID_H} {91};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_THREAD_ID_L} {92};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_QOS_L} {89};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_QOS_H} {89};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_H} {87};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {PKT_DATA_SIDEBAND_L} {87};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ID} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ur_ear_fpga_sim_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;som_config_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000011c000&quot;
   end=&quot;0x0000000000011c020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {ur_ear_fpga_sim_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_DEST_ID_H} {91};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {som_config_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {som_config_s1_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {som_config_s1_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {som_config_s1_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {som_config_s1_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {som_config_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {som_config_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {som_config_s1_agent} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {som_config_s1_agent} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {som_config_s1_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {som_config_s1_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {som_config_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {som_config_s1_agent} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {som_config_s1_agent} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {som_config_s1_agent} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {som_config_s1_agent} {PKT_ADDR_H} {56};set_instance_parameter_value {som_config_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {som_config_s1_agent} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {som_config_s1_agent} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {som_config_s1_agent} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {som_config_s1_agent} {PKT_TRANS_READ} {60};set_instance_parameter_value {som_config_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {som_config_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {som_config_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {som_config_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {som_config_s1_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {som_config_s1_agent} {PKT_SRC_ID_L} {90};set_instance_parameter_value {som_config_s1_agent} {PKT_DEST_ID_H} {91};set_instance_parameter_value {som_config_s1_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {som_config_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {som_config_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {som_config_s1_agent} {ST_DATA_W} {108};set_instance_parameter_value {som_config_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {som_config_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {som_config_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {som_config_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {som_config_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {som_config_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {som_config_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {som_config_s1_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {som_config_s1_agent} {ID} {0};set_instance_parameter_value {som_config_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {som_config_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {som_config_s1_agent} {ECC_ENABLE} {0};add_instance {som_config_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {som_config_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {som_config_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {som_config_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router} {START_ADDRESS} {0x20 0x11c000 };set_instance_parameter_value {router} {END_ADDRESS} {0x30 0x11c020 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {56};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {91};set_instance_parameter_value {router} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router} {PKT_TRANS_READ} {60};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x20 0x11c000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x30 0x11c020 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {56};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {91};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {56};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {91};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {56};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {91};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {60};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_H} {91};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_DEST_ID_L} {91};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_H} {90};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PKT_THREAD_ID_L} {92};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PIPELINED} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {ST_DATA_W} {108};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_wr_limiter} {REORDER} {0};add_instance {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_H} {91};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_DEST_ID_L} {91};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_H} {90};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_SRC_ID_L} {90};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_POSTED} {58};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PKT_THREAD_ID_L} {92};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {MAX_BURST_LENGTH} {16};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PIPELINED} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {ST_DATA_W} {108};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_master_rd_limiter} {REORDER} {0};add_instance {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {som_config_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_ADDR_H} {56};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BEGIN_BURST} {88};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BYTE_CNT_H} {69};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BYTE_CNT_L} {63};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_BURSTWRAP_L} {70};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {57};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_TRANS_WRITE} {59};set_instance_parameter_value {som_config_s1_burst_adapter} {PKT_TRANS_READ} {60};set_instance_parameter_value {som_config_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {som_config_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {ST_DATA_W} {108};set_instance_parameter_value {som_config_s1_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {som_config_s1_burst_adapter} {OUT_BYTE_CNT_H} {65};set_instance_parameter_value {som_config_s1_burst_adapter} {OUT_BURSTWRAP_H} {76};set_instance_parameter_value {som_config_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};set_instance_parameter_value {som_config_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {som_config_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {som_config_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {som_config_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {61};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {108};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {arria10_hps_0_h2f_lw_axi_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {arria10_hps_0_h2f_lw_axi_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ur_ear_fpga_sim_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ur_ear_fpga_sim_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ur_ear_fpga_sim_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ur_ear_fpga_sim_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ur_ear_fpga_sim_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {pll_using_AD1939_MCLK_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_using_AD1939_MCLK_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {98304000};set_instance_parameter_value {pll_using_AD1939_MCLK_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ur_ear_fpga_sim_0_avalon_slave_agent.m0} {ur_ear_fpga_sim_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent.m0/ur_ear_fpga_sim_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent.m0/ur_ear_fpga_sim_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ur_ear_fpga_sim_0_avalon_slave_agent.m0/ur_ear_fpga_sim_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ur_ear_fpga_sim_0_avalon_slave_agent.rf_source} {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo.out} {ur_ear_fpga_sim_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {ur_ear_fpga_sim_0_avalon_slave_agent.rdata_fifo_src} {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo.out} {ur_ear_fpga_sim_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {som_config_s1_agent.m0} {som_config_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {som_config_s1_agent.m0/som_config_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {som_config_s1_agent.m0/som_config_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {som_config_s1_agent.m0/som_config_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {som_config_s1_agent.rf_source} {som_config_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {som_config_s1_agent_rsp_fifo.out} {som_config_s1_agent.rf_sink} {avalon_streaming};add_connection {som_config_s1_agent.rdata_fifo_src} {som_config_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {som_config_s1_agent_rdata_fifo.out} {som_config_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {arria10_hps_0_h2f_lw_axi_master_agent.write_cp} {router.sink} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_lw_axi_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {arria10_hps_0_h2f_lw_axi_master_agent.read_cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_lw_axi_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {ur_ear_fpga_sim_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ur_ear_fpga_sim_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {som_config_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {som_config_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {arria10_hps_0_h2f_lw_axi_master_wr_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/arria10_hps_0_h2f_lw_axi_master_wr_limiter.cmd_sink} {qsys_mm.command};add_connection {arria10_hps_0_h2f_lw_axi_master_wr_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_lw_axi_master_wr_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {arria10_hps_0_h2f_lw_axi_master_wr_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/arria10_hps_0_h2f_lw_axi_master_wr_limiter.rsp_sink} {qsys_mm.response};add_connection {arria10_hps_0_h2f_lw_axi_master_wr_limiter.rsp_src} {arria10_hps_0_h2f_lw_axi_master_agent.write_rp} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_lw_axi_master_wr_limiter.rsp_src/arria10_hps_0_h2f_lw_axi_master_agent.write_rp} {qsys_mm.response};add_connection {router_001.src} {arria10_hps_0_h2f_lw_axi_master_rd_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/arria10_hps_0_h2f_lw_axi_master_rd_limiter.cmd_sink} {qsys_mm.command};add_connection {arria10_hps_0_h2f_lw_axi_master_rd_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_lw_axi_master_rd_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {arria10_hps_0_h2f_lw_axi_master_rd_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/arria10_hps_0_h2f_lw_axi_master_rd_limiter.rsp_sink} {qsys_mm.response};add_connection {arria10_hps_0_h2f_lw_axi_master_rd_limiter.rsp_src} {arria10_hps_0_h2f_lw_axi_master_agent.read_rp} {avalon_streaming};preview_set_connection_tag {arria10_hps_0_h2f_lw_axi_master_rd_limiter.rsp_src/arria10_hps_0_h2f_lw_axi_master_agent.read_rp} {qsys_mm.response};add_connection {cmd_mux.src} {ur_ear_fpga_sim_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ur_ear_fpga_sim_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {ur_ear_fpga_sim_0_avalon_slave_burst_adapter.source0} {ur_ear_fpga_sim_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {ur_ear_fpga_sim_0_avalon_slave_burst_adapter.source0/ur_ear_fpga_sim_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {som_config_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/som_config_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {som_config_s1_burst_adapter.source0} {som_config_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {som_config_s1_burst_adapter.source0/som_config_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {arria10_hps_0_h2f_lw_axi_master_wr_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {arria10_hps_0_h2f_lw_axi_master_rd_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {som_config_s1_translator.reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {arria10_hps_0_h2f_lw_axi_master_agent.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {som_config_s1_agent.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {som_config_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {som_config_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {arria10_hps_0_h2f_lw_axi_master_wr_limiter.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {arria10_hps_0_h2f_lw_axi_master_rd_limiter.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {som_config_s1_burst_adapter.cr0_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {ur_ear_fpga_sim_0_avalon_slave_translator.reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {ur_ear_fpga_sim_0_avalon_slave_agent.clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {ur_ear_fpga_sim_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {ur_ear_fpga_sim_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_1_clk_clock_bridge.out_clk} {som_config_s1_translator.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {arria10_hps_0_h2f_lw_axi_master_agent.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {som_config_s1_agent.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {som_config_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {som_config_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {arria10_hps_0_h2f_lw_axi_master_wr_limiter.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {arria10_hps_0_h2f_lw_axi_master_rd_limiter.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {som_config_s1_burst_adapter.cr0} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {ur_ear_fpga_sim_0_avalon_slave_translator.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {ur_ear_fpga_sim_0_avalon_slave_agent.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {ur_ear_fpga_sim_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {pll_using_AD1939_MCLK_outclk0_clock_bridge.out_clk} {ur_ear_fpga_sim_0_reset_reset_bridge.clk} {clock};add_interface {arria10_hps_0_h2f_lw_axi_master} {axi} {slave};set_interface_property {arria10_hps_0_h2f_lw_axi_master} {EXPORT_OF} {arria10_hps_0_h2f_lw_axi_master_agent.altera_axi_slave};add_interface {clk_1_clk} {clock} {slave};set_interface_property {clk_1_clk} {EXPORT_OF} {clk_1_clk_clock_bridge.in_clk};add_interface {pll_using_AD1939_MCLK_outclk0} {clock} {slave};set_interface_property {pll_using_AD1939_MCLK_outclk0} {EXPORT_OF} {pll_using_AD1939_MCLK_outclk0_clock_bridge.in_clk};add_interface {arria10_hps_0_h2f_lw_axi_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {arria10_hps_0_h2f_lw_axi_reset_reset_bridge_in_reset} {EXPORT_OF} {arria10_hps_0_h2f_lw_axi_reset_reset_bridge.in_reset};add_interface {ur_ear_fpga_sim_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ur_ear_fpga_sim_0_reset_reset_bridge_in_reset} {EXPORT_OF} {ur_ear_fpga_sim_0_reset_reset_bridge.in_reset};add_interface {som_config_s1} {avalon} {master};set_interface_property {som_config_s1} {EXPORT_OF} {som_config_s1_translator.avalon_anti_slave_0};add_interface {ur_ear_fpga_sim_0_avalon_slave} {avalon} {master};set_interface_property {ur_ear_fpga_sim_0_avalon_slave} {EXPORT_OF} {ur_ear_fpga_sim_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.arria10_hps_0.h2f_lw_axi_master} {0};set_module_assignment {interconnect_id.som_config.s1} {0};set_module_assignment {interconnect_id.ur_ear_fpga_sim_0.avalon_slave} {1};" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_alyigqi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_alyigqi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="mm_interconnect_2" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_alyigqi"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_caevfly"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_ww4pkiq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_az2o3ti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_agent"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_6yqffvy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_6w2neaq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_yxpioly"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_n6zzczq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_uoxykti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_aogbhry"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_traffic_limiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.0"
   name="audioblade_system_altera_mm_interconnect_180_nzcyb6q">
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_clock_crossing_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_DATA_W} {512};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {emif_0_ctrl_amm_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_DATA_W} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READDATA} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READ} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_LOCK} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {emif_0_ctrl_amm_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_0_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {emif_0_emif_usr_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {emif_0_emif_usr_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {300000000};set_instance_parameter_value {emif_0_emif_usr_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_0_m0_translator.avalon_universal_master_0} {emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_0_m0_translator.avalon_universal_master_0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_0_m0_translator.avalon_universal_master_0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_0_m0_translator.avalon_universal_master_0/emif_0_ctrl_amm_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_0_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_0_m0_reset_reset_bridge.out_reset} {emif_0_ctrl_amm_0_translator.reset} {reset};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_m0_translator.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {emif_0_ctrl_amm_0_translator.clk} {clock};add_connection {emif_0_emif_usr_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_m0_reset_reset_bridge.clk} {clock};add_interface {emif_0_emif_usr_clk} {clock} {slave};set_interface_property {emif_0_emif_usr_clk} {EXPORT_OF} {emif_0_emif_usr_clk_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_0_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_0_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_0_m0_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_0_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_0_m0} {EXPORT_OF} {mm_clock_crossing_bridge_0_m0_translator.avalon_anti_master_0};add_interface {emif_0_ctrl_amm_0} {avalon} {master};set_interface_property {emif_0_ctrl_amm_0} {EXPORT_OF} {emif_0_ctrl_amm_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.emif_0.ctrl_amm_0} {0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_0.m0} {0};" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_nzcyb6q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_nzcyb6q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="mm_interconnect_3" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_nzcyb6q"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="18.0"
   name="audioblade_system_altera_irq_mapper_180_vrecy4a">
  <parameter name="NUM_RCVRS" value="0" />
  <parameter name="IRQ_MAP" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_irq_mapper_180\synth\audioblade_system_altera_irq_mapper_180_vrecy4a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_irq_mapper_180\synth\audioblade_system_altera_irq_mapper_180_vrecy4a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system" as="irq_mapper,irq_mapper_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_irq_mapper_180_vrecy4a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="audioblade_system_altera_avalon_st_adapter_180_bbxpcfy">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="audioblade_system"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_agpsntq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="audioblade_system_altera_avalon_st_adapter_180_u2irali">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_u2irali.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_u2irali.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="avalon_st_adapter_002" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_u2irali"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_wixceeq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="audioblade_system_altera_avalon_st_adapter_180_o2kdrqa">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="avalon_st_adapter_003" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_br73nbi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="audioblade_system_altera_avalon_st_adapter_180_cgdcaea">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="4" />
  <parameter name="outErrorWidth" value="2" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="0" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="audioblade_system" as="avalon_st_adapter_004" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_cgdcaea"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_iipikvi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_interface_generator"
   version="14.0"
   name="audioblade_system_altera_arria10_interface_generator_140_hnufizi">
  <parameter name="qipEntries" value="" />
  <parameter
     name="interfaceDefinition"
     value="constraints {{create_clock -period 10.0 [get_pins -compatibility_mode *|fpga_interfaces|s2f_user0_clk*]} {create_clock -name hps_spim0_sclk_out -period 10.0 [get_nodes *spim_0_clk]} {create_clock -name hps_i2c_internal -period 2500.000 [get_registers {*~l4_sp_clk.reg}]}} instances {interrupts {signal_widths {} parameters {} location HPSINTERFACEINTERRUPTS_X78_Y180_N96 entity_name twentynm_hps_interface_interrupts signal_default_terminations {} signal_terminations {}} @orderednames {clocks_resets debug_apb boot_from_fpga emif_interface fpga2hps hps2fpga_light_weight hps2fpga f2sdram interrupts peripheral_spim0 peripheral_i2c1} debug_apb {signal_widths {F2S_PCLKENDBG 1 F2S_DBGAPB_DISABLE 1} parameters {} location HPSINTERFACEDBGAPB_X78_Y170_N96 entity_name twentynm_hps_interface_dbg_apb signal_default_terminations {F2S_PCLKENDBG 0 F2S_DBGAPB_DISABLE 0} signal_terminations {F2S_PCLKENDBG {0:0 0} F2S_DBGAPB_DISABLE {0:0 0}}} fpga2hps {parameters {DWIDTH 128} signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} entity_name twentynm_hps_rl_interface_fpga2hps location {} signal_terminations {port_size_config_1 {0:0 1} port_size_config_2 {0:0 1} port_size_config_3 {0:0 1} port_size_config_0 {0:0 0}} signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0}} boot_from_fpga {signal_widths {f2s_bsel 3 f2s_boot_from_fpga_on_failure 1 f2s_bsel_en 1 f2s_boot_from_fpga_ready 1} parameters {} location HPSINTERFACEBOOTFROMFPGA_X79_Y172_N96 entity_name twentynm_hps_interface_boot_from_fpga signal_default_terminations {f2s_bsel 0 f2s_boot_from_fpga_on_failure 0 f2s_bsel_en 0 f2s_boot_from_fpga_ready 0} signal_terminations {f2s_bsel {2:0 1} f2s_boot_from_fpga_on_failure {0:0 0} f2s_bsel_en {0:0 0} f2s_boot_from_fpga_ready {0:0 0}}} peripheral_spim0 {signal_widths {} parameters {} location HPSINTERFACEPERIPHERALSPIMASTER_X78_Y195_N96 entity_name twentynm_hps_interface_peripheral_spi_master signal_default_terminations {} signal_terminations {}} f2sdram {signal_widths {fpga2sdram2_w_data 128 fpga2sdram2_ar_len 4 fpga2sdram2_w_last 1 f2s_sdram2_aw_clk 1 fpga2sdram2_aw_prot 3 f2s_sdram2_b_clk 1 f2s_sdram2_r_clk 1 fpga2sdram2_w_valid 1 fpga2sdram2_aw_user 5 fpga2sdram2_aw_len 4 fpga2sdram2_ar_cache 4 fpga2sdram2_ar_prot 3 fpga2sdram2_aw_lock 2 f2s_sdram2_rst_n 1 fpga2sdram2_ar_user 5 fpga2sdram2_w_strb 16 fpga2sdram_port_size_config 4 f2s_sdram2_w_clk 1 fpga2sdram2_ar_valid 1 fpga2sdram2_aw_addr 32 fpga2sdram2_ar_burst 2 fpga2sdram2_aw_size 3 fpga2sdram2_aw_cache 4 fpga2sdram2_ar_lock 2 fpga2sdram2_w_id 4 f2s_sdram2_clk 1 fpga2sdram2_aw_id 4 fpga2sdram2_ar_addr 32 fpga2sdram2_ar_size 3 fpga2sdram2_r_ready 1 f2s_sdram2_ar_clk 1 fpga2sdram2_b_ready 1 fpga2sdram2_ar_id 4 fpga2sdram2_aw_burst 2 fpga2sdram2_aw_valid 1} parameters {DWIDTH0 128 DEPTH 4 mode 3} location {} entity_name twentynm_hps_rl_mode2_fpga2sdram signal_default_terminations {fpga2sdram2_w_data 1 fpga2sdram2_ar_len 1 fpga2sdram2_w_last 1 f2s_sdram2_aw_clk 1 fpga2sdram2_aw_prot 1 f2s_sdram2_b_clk 1 f2s_sdram2_r_clk 1 fpga2sdram2_w_valid 1 fpga2sdram2_aw_user 1 fpga2sdram2_aw_len 1 fpga2sdram2_ar_cache 1 fpga2sdram2_ar_prot 1 fpga2sdram2_aw_lock 1 f2s_sdram2_rst_n 1 fpga2sdram2_ar_user 1 fpga2sdram2_w_strb 1 fpga2sdram_port_size_config 0 f2s_sdram2_w_clk 1 fpga2sdram2_ar_valid 1 fpga2sdram2_aw_addr 1 fpga2sdram2_ar_burst 1 fpga2sdram2_aw_size 1 fpga2sdram2_aw_cache 1 fpga2sdram2_ar_lock 1 fpga2sdram2_w_id 1 f2s_sdram2_clk 1 fpga2sdram2_aw_id 1 fpga2sdram2_ar_addr 1 fpga2sdram2_ar_size 1 fpga2sdram2_r_ready 1 f2s_sdram2_ar_clk 1 fpga2sdram2_b_ready 1 fpga2sdram2_ar_id 1 fpga2sdram2_aw_burst 1 fpga2sdram2_aw_valid 1} signal_terminations {fpga2sdram2_w_data {127:0 0} fpga2sdram2_ar_len {3:0 0} fpga2sdram2_w_last {0:0 0} f2s_sdram2_aw_clk {0:0 0} fpga2sdram2_aw_prot {2:0 0} f2s_sdram2_b_clk {0:0 0} f2s_sdram2_r_clk {0:0 0} fpga2sdram2_w_valid {0:0 0} fpga2sdram2_aw_user {4:0 0} fpga2sdram2_aw_len {3:0 0} fpga2sdram2_ar_cache {3:0 0} fpga2sdram2_ar_prot {2:0 0} fpga2sdram2_aw_lock {1:0 0} f2s_sdram2_rst_n {0:0 0} fpga2sdram2_ar_user {4:0 0} fpga2sdram2_w_strb {15:0 0} fpga2sdram_port_size_config {3:0 14} f2s_sdram2_w_clk {0:0 0} fpga2sdram2_ar_valid {0:0 0} fpga2sdram2_aw_addr {31:0 0} fpga2sdram2_ar_burst {1:0 0} fpga2sdram2_aw_size {2:0 0} fpga2sdram2_aw_cache {3:0 0} fpga2sdram2_ar_lock {1:0 0} fpga2sdram2_w_id {3:0 0} f2s_sdram2_clk {0:0 0} fpga2sdram2_aw_id {3:0 0} fpga2sdram2_ar_addr {31:0 0} fpga2sdram2_ar_size {2:0 0} fpga2sdram2_r_ready {0:0 0} f2s_sdram2_ar_clk {0:0 0} fpga2sdram2_b_ready {0:0 0} fpga2sdram2_ar_id {3:0 0} fpga2sdram2_aw_burst {1:0 0} fpga2sdram2_aw_valid {0:0 0}}} emif_interface {signal_widths {} parameters {} location HPSINTERFACEDDR_X78_Y171_N96 entity_name a10_hps_emif_interface signal_default_terminations {} signal_terminations {}} hps2fpga_light_weight {parameters {DWIDTH 32} signal_widths {port_size_config_1 1 port_size_config_0 1} entity_name twentynm_hps_rl_interface_hps2fpga_light_weight location {} signal_terminations {port_size_config_1 {0:0 1} port_size_config_0 {0:0 1}} signal_default_terminations {port_size_config_1 0 port_size_config_0 0}} peripheral_i2c1 {signal_widths {} parameters {} location HPSINTERFACEPERIPHERALI2C_X78_Y188_N96 entity_name twentynm_hps_interface_peripheral_i2c signal_default_terminations {} signal_terminations {}} hps2fpga {parameters {DWIDTH 128} signal_widths {port_size_config_1 1 port_size_config_2 1 port_size_config_3 1 port_size_config_0 1} entity_name twentynm_hps_rl_interface_hps2fpga location {} signal_terminations {port_size_config_1 {0:0 1} port_size_config_2 {0:0 1} port_size_config_3 {0:0 1} port_size_config_0 {0:0 0}} signal_default_terminations {port_size_config_1 0 port_size_config_2 0 port_size_config_3 0 port_size_config_0 0}} clocks_resets {parameters {} signal_widths {f2s_cold_rst_req_n 1 f2s_free_clk 1 f2s_pending_rst_ack 1 f2s_warm_rst_req_n 1 f2s_dbg_rst_req_n 1} entity_name twentynm_hps_interface_clocks_resets location HPSINTERFACECLOCKSRESETS_X78_Y168_N96 signal_terminations {f2s_cold_rst_req_n {0:0 1} f2s_free_clk {0:0 0} f2s_pending_rst_ack {0:0 1} f2s_warm_rst_req_n {0:0 1} f2s_dbg_rst_req_n {0:0 1}} signal_default_terminations {f2s_cold_rst_req_n 1 f2s_free_clk 1 f2s_pending_rst_ack 1 f2s_warm_rst_req_n 1 f2s_dbg_rst_req_n 1}}} interfaces {@orderednames {h2f_reset h2f_cold_reset h2f_user0_clock emif f2h_axi_clock f2h_axi_reset f2h_axi_slave h2f_lw_axi_clock h2f_lw_axi_reset h2f_lw_axi_master h2f_axi_clock h2f_axi_reset h2f_axi_master f2sdram0_clock f2sdram0_reset f2sdram0_data f2h_irq0 f2h_irq1 spim0 spim0_sclk_out i2c1_scl_in i2c1_clk i2c1} h2f_reset {properties {associatedResetSinks none synchronousEdges none} direction Output type reset signals {@orderednames h2f_rst_n h2f_rst_n {width 1 properties {} instance_name clocks_resets internal_name s2f_user3_clk direction Output role reset_n fragments {}}}} h2f_cold_reset {properties {associatedResetSinks none synchronousEdges none} direction Output type reset signals {@orderednames h2f_cold_rst_n h2f_cold_rst_n {width 1 properties {} instance_name clocks_resets internal_name s2f_user2_clk direction Output role reset_n fragments {}}}} h2f_user0_clock {properties {clockRate 100000000 clockRateKnown true} direction Output type clock signals {@orderednames s2f_user0_clk s2f_user0_clk {width 1 properties {} instance_name clocks_resets internal_name s2f_user0_clk direction Output role clk fragments {}}}} emif {properties {} direction Output type conduit signals {@orderednames {emif_emif_to_hps emif_hps_to_emif emif_emif_to_gp emif_gp_to_emif} emif_emif_to_hps {width 4096 properties {} instance_name emif_interface internal_name emif_to_hps direction Input role emif_to_hps fragments {}} emif_hps_to_emif {width 4096 properties {} instance_name emif_interface internal_name hps_to_emif direction Output role hps_to_emif fragments {}} emif_emif_to_gp {width 1 properties {} instance_name emif internal_name emif_emif_to_gp direction Input role emif_to_gp fragments {}} emif_gp_to_emif {width 2 properties {} instance_name emif internal_name emif_gp_to_emif direction Output role gp_to_emif fragments {}}}} f2h_axi_clock {properties {} direction Input type clock signals {@orderednames f2h_axi_clk f2h_axi_clk {width 1 properties {} instance_name f2h_axi_clock internal_name f2h_axi_clk direction Input role clk fragments @intermediate(0:0)}}} f2h_axi_reset {properties {associatedClock f2h_axi_clock} direction Input type reset signals {@orderednames f2h_axi_rst f2h_axi_rst {width 1 properties {} instance_name fpga2hps internal_name rst_n direction Input role reset_n fragments {}}}} f2h_axi_slave {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2h_axi_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2h_axi_reset} direction slave type axi signals {@orderednames {f2h_AWID f2h_AWADDR f2h_AWLEN f2h_AWSIZE f2h_AWBURST f2h_AWLOCK f2h_AWCACHE f2h_AWPROT f2h_AWVALID f2h_AWREADY f2h_AWUSER f2h_WID f2h_WDATA f2h_WSTRB f2h_WLAST f2h_WVALID f2h_WREADY f2h_BID f2h_BRESP f2h_BVALID f2h_BREADY f2h_ARID f2h_ARADDR f2h_ARLEN f2h_ARSIZE f2h_ARBURST f2h_ARLOCK f2h_ARCACHE f2h_ARPROT f2h_ARVALID f2h_ARREADY f2h_ARUSER f2h_RID f2h_RDATA f2h_RRESP f2h_RLAST f2h_RVALID f2h_RREADY} f2h_AWID {width 4 properties {} instance_name fpga2hps internal_name aw_id direction Input role awid fragments {}} f2h_AWADDR {width 32 properties {} instance_name fpga2hps internal_name aw_addr direction Input role awaddr fragments {}} f2h_AWLEN {width 4 properties {} instance_name fpga2hps internal_name aw_len direction Input role awlen fragments {}} f2h_AWSIZE {width 3 properties {} instance_name fpga2hps internal_name aw_size direction Input role awsize fragments {}} f2h_AWBURST {width 2 properties {} instance_name fpga2hps internal_name aw_burst direction Input role awburst fragments {}} f2h_AWLOCK {width 2 properties {} instance_name fpga2hps internal_name aw_lock direction Input role awlock fragments {}} f2h_AWCACHE {width 4 properties {} instance_name fpga2hps internal_name aw_cache direction Input role awcache fragments {}} f2h_AWPROT {width 3 properties {} instance_name fpga2hps internal_name aw_prot direction Input role awprot fragments {}} f2h_AWVALID {width 1 properties {} instance_name fpga2hps internal_name aw_valid direction Input role awvalid fragments {}} f2h_AWREADY {width 1 properties {} instance_name fpga2hps internal_name aw_ready direction Output role awready fragments {}} f2h_AWUSER {width 5 properties {} instance_name fpga2hps internal_name aw_user direction Input role awuser fragments {}} f2h_WID {width 4 properties {} instance_name fpga2hps internal_name w_id direction Input role wid fragments {}} f2h_WDATA {width 128 properties {} instance_name fpga2hps internal_name w_data direction Input role wdata fragments {}} f2h_WSTRB {width 16 properties {} instance_name fpga2hps internal_name w_strb direction Input role wstrb fragments {}} f2h_WLAST {width 1 properties {} instance_name fpga2hps internal_name w_last direction Input role wlast fragments {}} f2h_WVALID {width 1 properties {} instance_name fpga2hps internal_name w_valid direction Input role wvalid fragments {}} f2h_WREADY {width 1 properties {} instance_name fpga2hps internal_name w_ready direction Output role wready fragments {}} f2h_BID {width 4 properties {} instance_name fpga2hps internal_name b_id direction Output role bid fragments {}} f2h_BRESP {width 2 properties {} instance_name fpga2hps internal_name b_resp direction Output role bresp fragments {}} f2h_BVALID {width 1 properties {} instance_name fpga2hps internal_name b_valid direction Output role bvalid fragments {}} f2h_BREADY {width 1 properties {} instance_name fpga2hps internal_name b_ready direction Input role bready fragments {}} f2h_ARID {width 4 properties {} instance_name fpga2hps internal_name ar_id direction Input role arid fragments {}} f2h_ARADDR {width 32 properties {} instance_name fpga2hps internal_name ar_addr direction Input role araddr fragments {}} f2h_ARLEN {width 4 properties {} instance_name fpga2hps internal_name ar_len direction Input role arlen fragments {}} f2h_ARSIZE {width 3 properties {} instance_name fpga2hps internal_name ar_size direction Input role arsize fragments {}} f2h_ARBURST {width 2 properties {} instance_name fpga2hps internal_name ar_burst direction Input role arburst fragments {}} f2h_ARLOCK {width 2 properties {} instance_name fpga2hps internal_name ar_lock direction Input role arlock fragments {}} f2h_ARCACHE {width 4 properties {} instance_name fpga2hps internal_name ar_cache direction Input role arcache fragments {}} f2h_ARPROT {width 3 properties {} instance_name fpga2hps internal_name ar_prot direction Input role arprot fragments {}} f2h_ARVALID {width 1 properties {} instance_name fpga2hps internal_name ar_valid direction Input role arvalid fragments {}} f2h_ARREADY {width 1 properties {} instance_name fpga2hps internal_name ar_ready direction Output role arready fragments {}} f2h_ARUSER {width 5 properties {} instance_name fpga2hps internal_name ar_user direction Input role aruser fragments {}} f2h_RID {width 4 properties {} instance_name fpga2hps internal_name r_id direction Output role rid fragments {}} f2h_RDATA {width 128 properties {} instance_name fpga2hps internal_name r_data direction Output role rdata fragments {}} f2h_RRESP {width 2 properties {} instance_name fpga2hps internal_name r_resp direction Output role rresp fragments {}} f2h_RLAST {width 1 properties {} instance_name fpga2hps internal_name r_last direction Output role rlast fragments {}} f2h_RVALID {width 1 properties {} instance_name fpga2hps internal_name r_valid direction Output role rvalid fragments {}} f2h_RREADY {width 1 properties {} instance_name fpga2hps internal_name r_ready direction Input role rready fragments {}}}} h2f_lw_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_lw_axi_clk h2f_lw_axi_clk {width 1 properties {} instance_name h2f_lw_axi_clock internal_name h2f_lw_axi_clk direction Input role clk fragments @intermediate(7:7)}}} h2f_lw_axi_reset {properties {associatedClock h2f_lw_axi_clock} direction Input type reset signals {@orderednames h2f_lw_axi_rst h2f_lw_axi_rst {width 1 properties {} instance_name hps2fpga_light_weight internal_name rst_n direction Input role reset_n fragments {}}}} h2f_lw_axi_master {id_width 4 address_width 21 data_width 32 properties {readIssuingCapability 8 associatedClock h2f_lw_axi_clock combinedIssuingCapability 8 associatedReset h2f_lw_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_lw_AWID h2f_lw_AWADDR h2f_lw_AWLEN h2f_lw_AWSIZE h2f_lw_AWBURST h2f_lw_AWLOCK h2f_lw_AWCACHE h2f_lw_AWPROT h2f_lw_AWVALID h2f_lw_AWREADY h2f_lw_AWUSER h2f_lw_WID h2f_lw_WDATA h2f_lw_WSTRB h2f_lw_WLAST h2f_lw_WVALID h2f_lw_WREADY h2f_lw_BID h2f_lw_BRESP h2f_lw_BVALID h2f_lw_BREADY h2f_lw_ARID h2f_lw_ARADDR h2f_lw_ARLEN h2f_lw_ARSIZE h2f_lw_ARBURST h2f_lw_ARLOCK h2f_lw_ARCACHE h2f_lw_ARPROT h2f_lw_ARVALID h2f_lw_ARREADY h2f_lw_ARUSER h2f_lw_RID h2f_lw_RDATA h2f_lw_RRESP h2f_lw_RLAST h2f_lw_RVALID h2f_lw_RREADY} h2f_lw_AWID {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_id direction Output role awid fragments {}} h2f_lw_AWADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name aw_addr direction Output role awaddr fragments {}} h2f_lw_AWLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_len direction Output role awlen fragments {}} h2f_lw_AWSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_size direction Output role awsize fragments {}} h2f_lw_AWBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_burst direction Output role awburst fragments {}} h2f_lw_AWLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name aw_lock direction Output role awlock fragments {}} h2f_lw_AWCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name aw_cache direction Output role awcache fragments {}} h2f_lw_AWPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name aw_prot direction Output role awprot fragments {}} h2f_lw_AWVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_valid direction Output role awvalid fragments {}} h2f_lw_AWREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name aw_ready direction Input role awready fragments {}} h2f_lw_AWUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name aw_user direction Output role awuser fragments {}} h2f_lw_WID {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_id direction Output role wid fragments {}} h2f_lw_WDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name w_data direction Output role wdata fragments {}} h2f_lw_WSTRB {width 4 properties {} instance_name hps2fpga_light_weight internal_name w_strb direction Output role wstrb fragments {}} h2f_lw_WLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_last direction Output role wlast fragments {}} h2f_lw_WVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_valid direction Output role wvalid fragments {}} h2f_lw_WREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name w_ready direction Input role wready fragments {}} h2f_lw_BID {width 4 properties {} instance_name hps2fpga_light_weight internal_name b_id direction Input role bid fragments {}} h2f_lw_BRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name b_resp direction Input role bresp fragments {}} h2f_lw_BVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_valid direction Input role bvalid fragments {}} h2f_lw_BREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name b_ready direction Output role bready fragments {}} h2f_lw_ARID {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_id direction Output role arid fragments {}} h2f_lw_ARADDR {width 21 properties {} instance_name hps2fpga_light_weight internal_name ar_addr direction Output role araddr fragments {}} h2f_lw_ARLEN {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_len direction Output role arlen fragments {}} h2f_lw_ARSIZE {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_size direction Output role arsize fragments {}} h2f_lw_ARBURST {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_burst direction Output role arburst fragments {}} h2f_lw_ARLOCK {width 2 properties {} instance_name hps2fpga_light_weight internal_name ar_lock direction Output role arlock fragments {}} h2f_lw_ARCACHE {width 4 properties {} instance_name hps2fpga_light_weight internal_name ar_cache direction Output role arcache fragments {}} h2f_lw_ARPROT {width 3 properties {} instance_name hps2fpga_light_weight internal_name ar_prot direction Output role arprot fragments {}} h2f_lw_ARVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_valid direction Output role arvalid fragments {}} h2f_lw_ARREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name ar_ready direction Input role arready fragments {}} h2f_lw_ARUSER {width 5 properties {} instance_name hps2fpga_light_weight internal_name ar_user direction Output role aruser fragments {}} h2f_lw_RID {width 4 properties {} instance_name hps2fpga_light_weight internal_name r_id direction Input role rid fragments {}} h2f_lw_RDATA {width 32 properties {} instance_name hps2fpga_light_weight internal_name r_data direction Input role rdata fragments {}} h2f_lw_RRESP {width 2 properties {} instance_name hps2fpga_light_weight internal_name r_resp direction Input role rresp fragments {}} h2f_lw_RLAST {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_last direction Input role rlast fragments {}} h2f_lw_RVALID {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_valid direction Input role rvalid fragments {}} h2f_lw_RREADY {width 1 properties {} instance_name hps2fpga_light_weight internal_name r_ready direction Output role rready fragments {}}}} h2f_axi_clock {properties {} direction Input type clock signals {@orderednames h2f_axi_clk h2f_axi_clk {width 1 properties {} instance_name h2f_axi_clock internal_name h2f_axi_clk direction Input role clk fragments @intermediate(14:14)}}} h2f_axi_reset {properties {associatedClock h2f_axi_clock} direction Input type reset signals {@orderednames h2f_axi_rst h2f_axi_rst {width 1 properties {} instance_name hps2fpga internal_name rst_n direction Input role reset_n fragments {}}}} h2f_axi_master {id_width 4 address_width 32 data_width 128 properties {readIssuingCapability 8 associatedClock h2f_axi_clock combinedIssuingCapability 8 associatedReset h2f_axi_reset writeIssuingCapability 8} direction master type axi signals {@orderednames {h2f_AWID h2f_AWADDR h2f_AWLEN h2f_AWSIZE h2f_AWBURST h2f_AWLOCK h2f_AWCACHE h2f_AWPROT h2f_AWVALID h2f_AWREADY h2f_AWUSER h2f_WID h2f_WDATA h2f_WSTRB h2f_WLAST h2f_WVALID h2f_WREADY h2f_BID h2f_BRESP h2f_BVALID h2f_BREADY h2f_ARID h2f_ARADDR h2f_ARLEN h2f_ARSIZE h2f_ARBURST h2f_ARLOCK h2f_ARCACHE h2f_ARPROT h2f_ARVALID h2f_ARREADY h2f_ARUSER h2f_RID h2f_RDATA h2f_RRESP h2f_RLAST h2f_RVALID h2f_RREADY} h2f_AWID {width 4 properties {} instance_name hps2fpga internal_name aw_id direction Output role awid fragments {}} h2f_AWADDR {width 32 properties {} instance_name hps2fpga internal_name aw_addr direction Output role awaddr fragments {}} h2f_AWLEN {width 4 properties {} instance_name hps2fpga internal_name aw_len direction Output role awlen fragments {}} h2f_AWSIZE {width 3 properties {} instance_name hps2fpga internal_name aw_size direction Output role awsize fragments {}} h2f_AWBURST {width 2 properties {} instance_name hps2fpga internal_name aw_burst direction Output role awburst fragments {}} h2f_AWLOCK {width 2 properties {} instance_name hps2fpga internal_name aw_lock direction Output role awlock fragments {}} h2f_AWCACHE {width 4 properties {} instance_name hps2fpga internal_name aw_cache direction Output role awcache fragments {}} h2f_AWPROT {width 3 properties {} instance_name hps2fpga internal_name aw_prot direction Output role awprot fragments {}} h2f_AWVALID {width 1 properties {} instance_name hps2fpga internal_name aw_valid direction Output role awvalid fragments {}} h2f_AWREADY {width 1 properties {} instance_name hps2fpga internal_name aw_ready direction Input role awready fragments {}} h2f_AWUSER {width 5 properties {} instance_name hps2fpga internal_name aw_user direction Output role awuser fragments {}} h2f_WID {width 4 properties {} instance_name hps2fpga internal_name w_id direction Output role wid fragments {}} h2f_WDATA {width 128 properties {} instance_name hps2fpga internal_name w_data direction Output role wdata fragments {}} h2f_WSTRB {width 16 properties {} instance_name hps2fpga internal_name w_strb direction Output role wstrb fragments {}} h2f_WLAST {width 1 properties {} instance_name hps2fpga internal_name w_last direction Output role wlast fragments {}} h2f_WVALID {width 1 properties {} instance_name hps2fpga internal_name w_valid direction Output role wvalid fragments {}} h2f_WREADY {width 1 properties {} instance_name hps2fpga internal_name w_ready direction Input role wready fragments {}} h2f_BID {width 4 properties {} instance_name hps2fpga internal_name b_id direction Input role bid fragments {}} h2f_BRESP {width 2 properties {} instance_name hps2fpga internal_name b_resp direction Input role bresp fragments {}} h2f_BVALID {width 1 properties {} instance_name hps2fpga internal_name b_valid direction Input role bvalid fragments {}} h2f_BREADY {width 1 properties {} instance_name hps2fpga internal_name b_ready direction Output role bready fragments {}} h2f_ARID {width 4 properties {} instance_name hps2fpga internal_name ar_id direction Output role arid fragments {}} h2f_ARADDR {width 32 properties {} instance_name hps2fpga internal_name ar_addr direction Output role araddr fragments {}} h2f_ARLEN {width 4 properties {} instance_name hps2fpga internal_name ar_len direction Output role arlen fragments {}} h2f_ARSIZE {width 3 properties {} instance_name hps2fpga internal_name ar_size direction Output role arsize fragments {}} h2f_ARBURST {width 2 properties {} instance_name hps2fpga internal_name ar_burst direction Output role arburst fragments {}} h2f_ARLOCK {width 2 properties {} instance_name hps2fpga internal_name ar_lock direction Output role arlock fragments {}} h2f_ARCACHE {width 4 properties {} instance_name hps2fpga internal_name ar_cache direction Output role arcache fragments {}} h2f_ARPROT {width 3 properties {} instance_name hps2fpga internal_name ar_prot direction Output role arprot fragments {}} h2f_ARVALID {width 1 properties {} instance_name hps2fpga internal_name ar_valid direction Output role arvalid fragments {}} h2f_ARREADY {width 1 properties {} instance_name hps2fpga internal_name ar_ready direction Input role arready fragments {}} h2f_ARUSER {width 5 properties {} instance_name hps2fpga internal_name ar_user direction Output role aruser fragments {}} h2f_RID {width 4 properties {} instance_name hps2fpga internal_name r_id direction Input role rid fragments {}} h2f_RDATA {width 128 properties {} instance_name hps2fpga internal_name r_data direction Input role rdata fragments {}} h2f_RRESP {width 2 properties {} instance_name hps2fpga internal_name r_resp direction Input role rresp fragments {}} h2f_RLAST {width 1 properties {} instance_name hps2fpga internal_name r_last direction Input role rlast fragments {}} h2f_RVALID {width 1 properties {} instance_name hps2fpga internal_name r_valid direction Input role rvalid fragments {}} h2f_RREADY {width 1 properties {} instance_name hps2fpga internal_name r_ready direction Output role rready fragments {}}}} f2sdram0_clock {properties {} direction Input type clock signals {@orderednames f2sdram0_clk f2sdram0_clk {width 1 properties {} instance_name f2sdram0_clock internal_name f2sdram0_clk direction Input role clk fragments @intermediate(21:21)}}} f2sdram0_reset {properties {associatedClock f2sdram0_clock} direction Input type reset signals {@orderednames f2s_sdram0_rst f2s_sdram0_rst {width 1 properties {} instance_name f2sdram internal_name f2s_sdram0_rst_n direction Input role reset_n fragments {}}}} f2sdram0_data {address_width 32 data_width 128 properties {readDataReorderingDepth 8 writeAcceptanceCapability 8 associatedClock f2sdram0_clock readAcceptanceCapability 8 combinedAcceptanceCapability 8 associatedReset f2sdram0_reset} direction slave bfm_type f2sdram type axi signals {@orderednames {f2sdram0_ARADDR f2sdram0_ARBURST f2sdram0_ARCACHE f2sdram0_ARID f2sdram0_ARLEN f2sdram0_ARLOCK f2sdram0_ARPROT f2sdram0_ARREADY f2sdram0_ARSIZE f2sdram0_ARUSER f2sdram0_ARVALID f2sdram0_AWADDR f2sdram0_AWBURST f2sdram0_AWCACHE f2sdram0_AWID f2sdram0_AWLEN f2sdram0_AWLOCK f2sdram0_AWPROT f2sdram0_AWREADY f2sdram0_AWSIZE f2sdram0_AWUSER f2sdram0_AWVALID f2sdram0_WDATA f2sdram0_WID f2sdram0_WLAST f2sdram0_WREADY f2sdram0_WSTRB f2sdram0_WVALID f2sdram0_BID f2sdram0_BREADY f2sdram0_BRESP f2sdram0_BVALID f2sdram0_RDATA f2sdram0_RID f2sdram0_RLAST f2sdram0_RREADY f2sdram0_RRESP f2sdram0_RVALID} f2sdram0_ARADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_addr direction input role araddr fragments {}} f2sdram0_ARBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_burst direction input role arburst fragments {}} f2sdram0_ARCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_cache direction input role arcache fragments {}} f2sdram0_ARID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_id direction input role arid fragments {}} f2sdram0_ARLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_len direction input role arlen fragments {}} f2sdram0_ARLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_lock direction input role arlock fragments {}} f2sdram0_ARPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_prot direction input role arprot fragments {}} f2sdram0_ARREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_ready direction output role arready fragments {}} f2sdram0_ARSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_size direction input role arsize fragments {}} f2sdram0_ARUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_user direction input role aruser fragments {}} f2sdram0_ARVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_ar_valid direction input role arvalid fragments {}} f2sdram0_AWADDR {width 32 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_addr direction input role awaddr fragments {}} f2sdram0_AWBURST {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_burst direction input role awburst fragments {}} f2sdram0_AWCACHE {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_cache direction input role awcache fragments {}} f2sdram0_AWID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_id direction input role awid fragments {}} f2sdram0_AWLEN {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_len direction input role awlen fragments {}} f2sdram0_AWLOCK {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_lock direction input role awlock fragments {}} f2sdram0_AWPROT {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_prot direction input role awprot fragments {}} f2sdram0_AWREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_ready direction output role awready fragments {}} f2sdram0_AWSIZE {width 3 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_size direction input role awsize fragments {}} f2sdram0_AWUSER {width 5 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_user direction input role awuser fragments {}} f2sdram0_AWVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_aw_valid direction input role awvalid fragments {}} f2sdram0_WDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_w_data direction input role wdata fragments {}} f2sdram0_WID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_w_id direction input role wid fragments {}} f2sdram0_WLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_last direction input role wlast fragments {}} f2sdram0_WREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_ready direction output role wready fragments {}} f2sdram0_WSTRB {width 16 properties {} instance_name f2sdram internal_name fpga2sdram0_w_strb direction input role wstrb fragments {}} f2sdram0_WVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_w_valid direction input role wvalid fragments {}} f2sdram0_BID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_b_id direction output role bid fragments {}} f2sdram0_BREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_ready direction input role bready fragments {}} f2sdram0_BRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_b_resp direction output role bresp fragments {}} f2sdram0_BVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_b_valid direction output role bvalid fragments {}} f2sdram0_RDATA {width 128 properties {} instance_name f2sdram internal_name fpga2sdram0_r_data direction output role rdata fragments {}} f2sdram0_RID {width 4 properties {} instance_name f2sdram internal_name fpga2sdram0_r_id direction output role rid fragments {}} f2sdram0_RLAST {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_last direction output role rlast fragments {}} f2sdram0_RREADY {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_ready direction input role rready fragments {}} f2sdram0_RRESP {width 2 properties {} instance_name f2sdram internal_name fpga2sdram0_r_resp direction output role rresp fragments {}} f2sdram0_RVALID {width 1 properties {} instance_name f2sdram internal_name fpga2sdram0_r_valid direction output role rvalid fragments {}}}} f2h_irq0 {properties {} direction receiver type interrupt signals {@orderednames f2h_irq_p0 f2h_irq_p0 {width 32 properties {} instance_name interrupts internal_name f2s_fpga_irq direction Input role irq fragments interrupts:f2s_fpga_irq(31:0)}}} f2h_irq1 {properties {} direction receiver type interrupt signals {@orderednames f2h_irq_p1 f2h_irq_p1 {width 32 properties {} instance_name interrupts internal_name f2s_fpga_irq direction Input role irq fragments interrupts:f2s_fpga_irq(63:32)}}} spim0 {properties {} direction Input no_export 0 type conduit signals {@orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_mosi_o {width 1 properties {} instance_name peripheral_spim0 internal_name mosi_o direction Output role mosi_o fragments {}} spim0_miso_i {width 1 properties {} instance_name peripheral_spim0 internal_name miso_i direction Input role miso_i fragments {}} spim0_ss_in_n {width 1 properties {} instance_name peripheral_spim0 internal_name ss_in_n direction Input role ss_in_n fragments {}} spim0_mosi_oe {width 1 properties {} instance_name peripheral_spim0 internal_name mosi_oe direction Output role mosi_oe fragments {}} spim0_ss0_n_o {width 1 properties {} instance_name peripheral_spim0 internal_name ss0_n_o direction Output role ss0_n_o fragments {}} spim0_ss1_n_o {width 1 properties {} instance_name peripheral_spim0 internal_name ss1_n_o direction Output role ss1_n_o fragments {}} spim0_ss2_n_o {width 1 properties {} instance_name peripheral_spim0 internal_name ss2_n_o direction Output role ss2_n_o fragments {}} spim0_ss3_n_o {width 1 properties {} instance_name peripheral_spim0 internal_name ss3_n_o direction Output role ss3_n_o fragments {}}}} spim0_sclk_out {properties {clockRate 100000000.0 clockRateKnown true} direction Output no_export 0 type clock signals {@orderednames spim0_sclk_out spim0_sclk_out {width 1 properties {} instance_name peripheral_spim0 internal_name sclk_out direction Output role clk fragments {}}}} i2c1_scl_in {properties {} direction Input no_export 0 type clock signals {@orderednames i2c1_scl_i i2c1_scl_i {width 1 properties {} instance_name peripheral_i2c1 internal_name scl_i direction Input role clk fragments {}}}} i2c1_clk {properties {clockRate 100000000.0 clockRateKnown true} direction Output no_export 0 type clock signals {@orderednames i2c1_scl_oe i2c1_scl_oe {width 1 properties {} instance_name peripheral_i2c1 internal_name scl_oe direction Output role clk fragments {}}}} i2c1 {properties {} direction Input no_export 0 type conduit signals {@orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {width 1 properties {} instance_name peripheral_i2c1 internal_name sda_i direction Input role sda_i fragments {}} i2c1_sda_oe {width 1 properties {} instance_name peripheral_i2c1 internal_name sda_oe direction Output role sda_oe fragments {}}}}} properties {} interface_sim_style {} raw_assigns {{{intermediate[1:1]} {intermediate[0:0]}} {{intermediate[2:2]} {intermediate[0:0]}} {{intermediate[3:3]} {intermediate[0:0]}} {{intermediate[4:4]} {intermediate[0:0]}} {{intermediate[5:5]} {intermediate[0:0]}} {{intermediate[6:6]} {intermediate[0:0]}} {{intermediate[8:8]} {intermediate[7:7]}} {{intermediate[9:9]} {intermediate[7:7]}} {{intermediate[10:10]} {intermediate[7:7]}} {{intermediate[11:11]} {intermediate[7:7]}} {{intermediate[12:12]} {intermediate[7:7]}} {{intermediate[13:13]} {intermediate[7:7]}} {{intermediate[15:15]} {intermediate[14:14]}} {{intermediate[16:16]} {intermediate[14:14]}} {{intermediate[17:17]} {intermediate[14:14]}} {{intermediate[18:18]} {intermediate[14:14]}} {{intermediate[19:19]} {intermediate[14:14]}} {{intermediate[20:20]} {intermediate[14:14]}} {{intermediate[22:22]} {intermediate[21:21]}} {{intermediate[23:23]} {intermediate[21:21]}} {{intermediate[24:24]} {intermediate[21:21]}} {{intermediate[25:25]} {intermediate[21:21]}} {{intermediate[26:26]} {intermediate[21:21]}} {{intermediate[27:27]} {intermediate[21:21]}}} intermediate_wire_count 28 raw_assign_sim_style {} wires_to_fragments {{intermediate 23} {input f2sdram:f2s_sdram0_w_clk(0:0)} {intermediate 24} {input f2sdram:f2s_sdram0_b_clk(0:0)} {intermediate 25} {input f2sdram:f2s_sdram0_ar_clk(0:0)} {intermediate 26} {input f2sdram:f2s_sdram0_r_clk(0:0)} {intermediate 27} {input f2sdram:f2s_sdram0_aw_clk(0:0)} {intermediate 1} {input fpga2hps:clk(0:0)} {intermediate 10} {input hps2fpga_light_weight:b_clk(0:0)} {intermediate 2} {input fpga2hps:w_clk(0:0)} {intermediate 11} {input hps2fpga_light_weight:ar_clk(0:0)} {intermediate 3} {input fpga2hps:b_clk(0:0)} {intermediate 12} {input hps2fpga_light_weight:r_clk(0:0)} {intermediate 4} {input fpga2hps:ar_clk(0:0)} {intermediate 13} {input hps2fpga_light_weight:aw_clk(0:0)} {intermediate 5} {input fpga2hps:r_clk(0:0)} {intermediate 15} {input hps2fpga:clk(0:0)} {intermediate 6} {input fpga2hps:aw_clk(0:0)} {intermediate 16} {input hps2fpga:w_clk(0:0)} {intermediate 17} {input hps2fpga:b_clk(0:0)} {intermediate 8} {input hps2fpga_light_weight:clk(0:0)} {intermediate 18} {input hps2fpga:ar_clk(0:0)} {intermediate 9} {input hps2fpga_light_weight:w_clk(0:0)} {intermediate 20} {input hps2fpga:aw_clk(0:0)} {intermediate 19} {input hps2fpga:r_clk(0:0)} {intermediate 22} {input f2sdram:f2s_sdram0_clk(0:0)}} wire_sim_style {}" />
  <parameter name="ignoreSimulation" value="false" />
  <parameter name="hps_parameter_map" value="" />
  <parameter name="device" value="10AS066H2F34I1HG" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\audioblade_system_altera_arria10_interface_generator_140_hnufizi.sdc"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_arria10_hps_180_zmlrihi"
     as="fpga_interfaces" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_hnufizi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_hps_io"
   version="18.0"
   name="audioblade_system_altera_arria10_hps_io_180_of6hmti">
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter
     name="hps_parameter_map"
     value="H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 5 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 14 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 0 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 0 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 4-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 29 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing Unused S2F_Width 6 TRACE_Mode N/A I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1500 H2F_COLD_RST_Enable true FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 100 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 100 H2F_USER0_CLK_Enable true FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 1 H2F_PENDING_RST_Enable false I2C0_PinMuxing IO S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode default S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing Unused QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 239 EMAC0_PinMuxing Unused SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 900 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_SYSTIMER_Enable false S2FINTERRUPT_EMAC2_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 100000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 1 EMAC1_Mode RGMII_with_MDIO USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 100 MAINPLLGRP_PERIPH_REF_CNT 900 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 29 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 100000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable false MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 749 NOCDIV_CS_TRACECLK 0 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 J20 Q2_2 H20 Q2_3 J17 Q2_4 H17 Q2_5 G21 Q2_6 F21 Q2_7 G18 Q2_8 H18 Q2_10 G17 Q2_9 F18 Q2_11 J19 Q2_12 H19 D_4 B15 D_5 C17 D_6 D15 D_7 B17 D_8 D16 D_9 A16 Q3_1 E17 Q3_2 E18 Q3_3 G20 Q3_4 F20 Q3_5 E21 Q3_6 D21 Q3_7 F19 Q3_8 E19 D_10 G15 Q3_9 D22 D_11 E16 D_12 G16 D_13 A15 D_14 C15 D_15 F16 D_16 F15 D_17 H15 Q3_10 C22 Q4_1 C18 Q3_11 C20 Q4_2 D17 Q3_12 D20 Q4_3 A18 Q4_4 B18 Q4_5 A19 Q4_6 A20 Q4_7 B22 Q4_8 A21 Q4_9 B21 Q1_10 L19 Q1_1 M17 Q1_11 L20 Q1_2 M18 Q1_12 M20 Q1_3 K18 Q1_4 L18 Q1_5 M21 Q1_6 L21 Q1_7 K21 Q1_8 J21 Q1_9 K19 Q4_10 B20 Q4_11 C19 Q4_12 D19} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 GPIO NONE GPIO NONE NONE NONE UART1:TX UART1:RX GPIO GPIO NONE NONE I2C0:SDA I2C0:SCL GPIO NONE MDIO1:MDIO MDIO1:MDC NONE GPIO USB1:CLK USB1:STP USB1:DIR USB1:DATA0 USB1:DATA1 USB1:NXT USB1:DATA2 USB1:DATA3 USB1:DATA4 USB1:DATA5 USB1:DATA6 USB1:DATA7 EMAC1:TX_CLK EMAC1:TX_CTL EMAC1:RX_CLK EMAC1:RX_CTL EMAC1:TXD0 EMAC1:TXD1 EMAC1:RXD0 EMAC1:RXD1 EMAC1:TXD2 EMAC1:TXD3 EMAC1:RXD2 EMAC1:RXD3 GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing Unused FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 0 USB0_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode Single_slave_selects FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 239 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing IO S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode N/A S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing FPGA PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable false CUSTOM_MPU_CLK 800 L3_MAIN_FREE_CLK 500 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS066H2F34I1HG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED false MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing FPGA NAND_Mode N/A quartus_ini_hps_ip_override_sdmmc_4bit false PERPLLGRP_EMACA_CNT 11 Quad_2_Save {} S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing IO SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode default STM_Enable false" />
  <parameter
     name="border_description"
     value="constraints {} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_i2c0 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y211_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac1 phery_sdmmc phery_usb1 phery_uart1 phery_i2c0 gpio} phery_usb1 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y171_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac1 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y208_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac1_TX_CLK hps_io_phery_emac1_TXD0 hps_io_phery_emac1_TXD1 hps_io_phery_emac1_TXD2 hps_io_phery_emac1_TXD3 hps_io_phery_emac1_RX_CTL hps_io_phery_emac1_TX_CTL hps_io_phery_emac1_RX_CLK hps_io_phery_emac1_RXD0 hps_io_phery_emac1_RXD1 hps_io_phery_emac1_RXD2 hps_io_phery_emac1_RXD3 hps_io_phery_emac1_MDIO hps_io_phery_emac1_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_CCLK hps_io_phery_usb1_DATA0 hps_io_phery_usb1_DATA1 hps_io_phery_usb1_DATA2 hps_io_phery_usb1_DATA3 hps_io_phery_usb1_DATA4 hps_io_phery_usb1_DATA5 hps_io_phery_usb1_DATA6 hps_io_phery_usb1_DATA7 hps_io_phery_usb1_CLK hps_io_phery_usb1_STP hps_io_phery_usb1_DIR hps_io_phery_usb1_NXT hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c0_SDA hps_io_phery_i2c0_SCL hps_io_gpio_gpio2_io6 hps_io_gpio_gpio2_io8 hps_io_gpio_gpio0_io0 hps_io_gpio_gpio0_io1 hps_io_gpio_gpio0_io6 hps_io_gpio_gpio0_io11 hps_io_gpio_gpio1_io12 hps_io_gpio_gpio1_io13 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io15 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17 hps_io_gpio_gpio1_io18 hps_io_gpio_gpio1_io19 hps_io_gpio_gpio1_io20 hps_io_gpio_gpio1_io21 hps_io_gpio_gpio1_io22 hps_io_gpio_gpio1_io23} hps_io_phery_emac1_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CLK direction output role hps_io_phery_emac1_TX_CLK fragments phery_emac1:EMAC_CLK_TX(0:0)} hps_io_phery_emac1_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD0 direction output role hps_io_phery_emac1_TXD0 fragments phery_emac1:EMAC_PHY_TXD(0:0)} hps_io_phery_emac1_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD1 direction output role hps_io_phery_emac1_TXD1 fragments phery_emac1:EMAC_PHY_TXD(1:1)} hps_io_phery_emac1_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD2 direction output role hps_io_phery_emac1_TXD2 fragments phery_emac1:EMAC_PHY_TXD(2:2)} hps_io_phery_emac1_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD3 direction output role hps_io_phery_emac1_TXD3 fragments phery_emac1:EMAC_PHY_TXD(3:3)} hps_io_phery_emac1_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CTL direction input role hps_io_phery_emac1_RX_CTL fragments phery_emac1:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac1_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CTL direction output role hps_io_phery_emac1_TX_CTL fragments phery_emac1:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac1_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CLK direction input role hps_io_phery_emac1_RX_CLK fragments phery_emac1:EMAC_CLK_RX(0:0)} hps_io_phery_emac1_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD0 direction input role hps_io_phery_emac1_RXD0 fragments phery_emac1:EMAC_PHY_RXD(0:0)} hps_io_phery_emac1_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD1 direction input role hps_io_phery_emac1_RXD1 fragments phery_emac1:EMAC_PHY_RXD(1:1)} hps_io_phery_emac1_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD2 direction input role hps_io_phery_emac1_RXD2 fragments phery_emac1:EMAC_PHY_RXD(2:2)} hps_io_phery_emac1_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD3 direction input role hps_io_phery_emac1_RXD3 fragments phery_emac1:EMAC_PHY_RXD(3:3)} hps_io_phery_emac1_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDIO direction bidir role hps_io_phery_emac1_MDIO fragments phery_emac1:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac1_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDC direction output role hps_io_phery_emac1_MDC fragments phery_emac1:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb1_DATA0 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA0 direction bidir role hps_io_phery_usb1_DATA0 fragments phery_usb1:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb1_DATA1 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA1 direction bidir role hps_io_phery_usb1_DATA1 fragments phery_usb1:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb1_DATA2 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA2 direction bidir role hps_io_phery_usb1_DATA2 fragments phery_usb1:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb1_DATA3 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA3 direction bidir role hps_io_phery_usb1_DATA3 fragments phery_usb1:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb1_DATA4 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA4 direction bidir role hps_io_phery_usb1_DATA4 fragments phery_usb1:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb1_DATA5 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA5 direction bidir role hps_io_phery_usb1_DATA5 fragments phery_usb1:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb1_DATA6 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA6 direction bidir role hps_io_phery_usb1_DATA6 fragments phery_usb1:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb1_DATA7 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA7 direction bidir role hps_io_phery_usb1_DATA7 fragments phery_usb1:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_CLK direction input role hps_io_phery_usb1_CLK fragments phery_usb1:USB_ULPI_CLK(0:0)} hps_io_phery_usb1_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_STP direction output role hps_io_phery_usb1_STP fragments phery_usb1:USB_ULPI_STP(0:0)} hps_io_phery_usb1_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DIR direction input role hps_io_phery_usb1_DIR fragments phery_usb1:USB_ULPI_DIR(0:0)} hps_io_phery_usb1_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_NXT direction input role hps_io_phery_usb1_NXT fragments phery_usb1:USB_ULPI_NXT(0:0)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c0_SDA {tristate_output {{intermediate 28} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c0_SDA direction bidir role hps_io_phery_i2c0_SDA fragments phery_i2c0:I2C_DATA(0:0)} hps_io_phery_i2c0_SCL {tristate_output {{intermediate 29} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c0_SCL direction bidir role hps_io_phery_i2c0_SCL fragments phery_i2c0:I2C_CLK(0:0)} hps_io_gpio_gpio2_io6 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio2_io6 direction bidir role hps_io_gpio_gpio2_io6 fragments gpio:GPIO2_PORTA_I(6:6)} hps_io_gpio_gpio2_io8 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio2_io8 direction bidir role hps_io_gpio_gpio2_io8 fragments gpio:GPIO2_PORTA_I(8:8)} hps_io_gpio_gpio0_io0 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io0 direction bidir role hps_io_gpio_gpio0_io0 fragments gpio:GPIO0_PORTA_I(0:0)} hps_io_gpio_gpio0_io1 {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io1 direction bidir role hps_io_gpio_gpio0_io1 fragments gpio:GPIO0_PORTA_I(1:1)} hps_io_gpio_gpio0_io6 {tristate_output {{intermediate 39} {intermediate 38}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io6 direction bidir role hps_io_gpio_gpio0_io6 fragments gpio:GPIO0_PORTA_I(6:6)} hps_io_gpio_gpio0_io11 {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io11 direction bidir role hps_io_gpio_gpio0_io11 fragments gpio:GPIO0_PORTA_I(11:11)} hps_io_gpio_gpio1_io12 {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io12 direction bidir role hps_io_gpio_gpio1_io12 fragments gpio:GPIO1_PORTA_I(12:12)} hps_io_gpio_gpio1_io13 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io13 direction bidir role hps_io_gpio_gpio1_io13 fragments gpio:GPIO1_PORTA_I(13:13)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io15 {tristate_output {{intermediate 49} {intermediate 48}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io15 direction bidir role hps_io_gpio_gpio1_io15 fragments gpio:GPIO1_PORTA_I(15:15)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 51} {intermediate 50}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 53} {intermediate 52}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)} hps_io_gpio_gpio1_io18 {tristate_output {{intermediate 55} {intermediate 54}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io18 direction bidir role hps_io_gpio_gpio1_io18 fragments gpio:GPIO1_PORTA_I(18:18)} hps_io_gpio_gpio1_io19 {tristate_output {{intermediate 57} {intermediate 56}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io19 direction bidir role hps_io_gpio_gpio1_io19 fragments gpio:GPIO1_PORTA_I(19:19)} hps_io_gpio_gpio1_io20 {tristate_output {{intermediate 59} {intermediate 58}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io20 direction bidir role hps_io_gpio_gpio1_io20 fragments gpio:GPIO1_PORTA_I(20:20)} hps_io_gpio_gpio1_io21 {tristate_output {{intermediate 61} {intermediate 60}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io21 direction bidir role hps_io_gpio_gpio1_io21 fragments gpio:GPIO1_PORTA_I(21:21)} hps_io_gpio_gpio1_io22 {tristate_output {{intermediate 63} {intermediate 62}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io22 direction bidir role hps_io_gpio_gpio1_io22 fragments gpio:GPIO1_PORTA_I(22:22)} hps_io_gpio_gpio1_io23 {tristate_output {{intermediate 65} {intermediate 64}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io23 direction bidir role hps_io_gpio_gpio1_io23 fragments gpio:GPIO1_PORTA_I(23:23)}}}} properties {GENERATE_ISW 1} interface_sim_style {} raw_assigns {} intermediate_wire_count 66 raw_assign_sim_style {} wires_to_fragments {{intermediate 58} {output gpio:GPIO1_PORTA_O(20:20)} {intermediate 60} {output gpio:GPIO1_PORTA_O(21:21)} {intermediate 59} {output gpio:GPIO1_PORTA_OE(20:20)} {intermediate 61} {output gpio:GPIO1_PORTA_OE(21:21)} {intermediate 62} {output gpio:GPIO1_PORTA_O(22:22)} {intermediate 0} {output phery_emac1:EMAC_GMII_MDO_O(0:0)} {intermediate 63} {output gpio:GPIO1_PORTA_OE(22:22)} {intermediate 1} {output phery_emac1:EMAC_GMII_MDO_OE(0:0)} {intermediate 64} {output gpio:GPIO1_PORTA_O(23:23)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 65} {output gpio:GPIO1_PORTA_OE(23:23)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_usb1:USB_ULPI_DATA_O(0:0)} {intermediate 13} {output phery_usb1:USB_ULPI_DATA_OE(0:0)} {intermediate 14} {output phery_usb1:USB_ULPI_DATA_O(1:1)} {intermediate 15} {output phery_usb1:USB_ULPI_DATA_OE(1:1)} {intermediate 16} {output phery_usb1:USB_ULPI_DATA_O(2:2)} {intermediate 17} {output phery_usb1:USB_ULPI_DATA_OE(2:2)} {intermediate 18} {output phery_usb1:USB_ULPI_DATA_O(3:3)} {intermediate 19} {output phery_usb1:USB_ULPI_DATA_OE(3:3)} {intermediate 20} {output phery_usb1:USB_ULPI_DATA_O(4:4)} {intermediate 21} {output phery_usb1:USB_ULPI_DATA_OE(4:4)} {intermediate 22} {output phery_usb1:USB_ULPI_DATA_O(5:5)} {intermediate 23} {output phery_usb1:USB_ULPI_DATA_OE(5:5)} {intermediate 24} {output phery_usb1:USB_ULPI_DATA_O(6:6)} {intermediate 25} {output phery_usb1:USB_ULPI_DATA_OE(6:6)} {intermediate 26} {output phery_usb1:USB_ULPI_DATA_O(7:7)} {intermediate 27} {output phery_usb1:USB_ULPI_DATA_OE(7:7)} {intermediate 28} {output phery_i2c0:I2C_DATA_OE(0:0)} {intermediate 29} {output phery_i2c0:I2C_CLK_OE(0:0)} {intermediate 30} {output gpio:GPIO2_PORTA_O(6:6)} {intermediate 31} {output gpio:GPIO2_PORTA_OE(6:6)} {intermediate 32} {output gpio:GPIO2_PORTA_O(8:8)} {intermediate 33} {output gpio:GPIO2_PORTA_OE(8:8)} {intermediate 34} {output gpio:GPIO0_PORTA_O(0:0)} {intermediate 35} {output gpio:GPIO0_PORTA_OE(0:0)} {intermediate 36} {output gpio:GPIO0_PORTA_O(1:1)} {intermediate 37} {output gpio:GPIO0_PORTA_OE(1:1)} {intermediate 38} {output gpio:GPIO0_PORTA_O(6:6)} {intermediate 39} {output gpio:GPIO0_PORTA_OE(6:6)} {intermediate 40} {output gpio:GPIO0_PORTA_O(11:11)} {intermediate 41} {output gpio:GPIO0_PORTA_OE(11:11)} {intermediate 42} {output gpio:GPIO1_PORTA_O(12:12)} {intermediate 43} {output gpio:GPIO1_PORTA_OE(12:12)} {intermediate 44} {output gpio:GPIO1_PORTA_O(13:13)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(13:13)} {intermediate 46} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 48} {output gpio:GPIO1_PORTA_O(15:15)} {intermediate 50} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 49} {output gpio:GPIO1_PORTA_OE(15:15)} {intermediate 51} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 52} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 53} {output gpio:GPIO1_PORTA_OE(17:17)} {intermediate 54} {output gpio:GPIO1_PORTA_O(18:18)} {intermediate 55} {output gpio:GPIO1_PORTA_OE(18:18)} {intermediate 56} {output gpio:GPIO1_PORTA_O(19:19)} {intermediate 57} {output gpio:GPIO1_PORTA_OE(19:19)}} wire_sim_style {}" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_io_180\synth\audioblade_system_altera_arria10_hps_io_180_of6hmti.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_io_180\synth\audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_io_180\synth\audioblade_system_altera_arria10_hps_io_180_of6hmti.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_hps_io_180\synth\audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/hps_io/altera_hps_arria10_io_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="audioblade_system_altera_arria10_hps_180_zmlrihi"
     as="hps_io" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_hps_io_180_of6hmti"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_62dhioi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_arch_nf"
   version="18.0"
   name="audioblade_system_altera_emif_arch_nf_180_6fyzjwi">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="SEC_HMC_CFG_TCL" value="19" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PORT_AFI_BWS_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_CKE_WIDTH" value="1" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="PORT_MEM_Q_WIDTH" value="1" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="19.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PORT_MEM_DQS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_6" value="0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.171474003509201" />
  <parameter name="PORT_MEM_DQS_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PINS_C2L_DRIVEN_8" value="0" />
  <parameter name="PINS_C2L_DRIVEN_9" value="0" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PORT_MEM_RM_WIDTH" value="1" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="false" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.16803950907323917" />
  <parameter name="SILICON_REV" value="20nm4" />
  <parameter name="PRI_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PINS_INVERT_OE_12" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PINS_INVERT_OE_10" value="0" />
  <parameter name="PINS_INVERT_OE_11" value="0" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="DIAG_FAST_SIM" value="false" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="1" />
  <parameter name="PINS_C2L_DRIVEN_0" value="251457486" />
  <parameter name="PINS_C2L_DRIVEN_1" value="259007" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_2" value="234881024" />
  <parameter name="PINS_C2L_DRIVEN_3" value="1060893631" />
  <parameter name="PINS_C2L_DRIVEN_4" value="4046" />
  <parameter name="PINS_C2L_DRIVEN_5" value="0" />
  <parameter name="PINS_C2L_DRIVEN_6" value="0" />
  <parameter name="PINS_C2L_DRIVEN_7" value="0" />
  <parameter name="PLL_SIM_PHYCLK_0_FREQ_PS" value="1680" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="70.7" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT" value="28" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DBI_N_WIDTH" value="8" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_RM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CFG_N_WIDTH" value="1" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PORT_MEM_RM_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_0" value="16781320" />
  <parameter name="PORT_AFI_CS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_2" value="130138212" />
  <parameter name="SEC_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DINVA_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_1" value="92315676" />
  <parameter name="SEC_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DBI_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.423766651781771" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="SEC_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT" value="28" />
  <parameter name="PORT_CTRL_MMR_SLAVE_RDATA_WIDTH" value="32" />
  <parameter name="PHY_HMC_CLK_RATIO" value="2" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="PORT_MEM_CAS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="C2P_P2C_CLK_RATIO" value="4" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_BG" value="16" />
  <parameter name="SEQ_SIM_CPU_CLK_DIVIDE" value="1" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="NUM_OF_HMC_PORTS" value="1" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PRI_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="SEC_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.142200242799049" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="SEC_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="PLL_N_CNT_HIGH" value="256" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_0" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_1" value="0" />
  <parameter name="SEC_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="SEQ_SYNTH_CAL_CLK_DIVIDE" value="8" />
  <parameter name="PINS_DB_IN_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="PRI_RDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="SEC_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PRI_AC_TILE_INDEX" value="1" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PRI_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="PRI_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="PRI_HMC_CFG_PCH_TO_VALID" value="8" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PORT_CTRL_AMM_WDATA_WIDTH" value="512" />
  <parameter name="LANES_USAGE_1" value="5" />
  <parameter name="LANES_USAGE_0" value="765762413" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="LANES_USAGE_3" value="0" />
  <parameter name="LANES_USAGE_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_4" value="0" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PRI_HMC_CFG_ACT_TO_RDWR" value="8" />
  <parameter name="PORT_AFI_CA_WIDTH" value="1" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DATA_IN_MODE_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_DM_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PORT_MEM_DM_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_LOW" value="2" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_4" value="0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_D_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_1" value="0" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="I1" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="PORT_MEM_D_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_6" value="0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_9" value="0" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CENTER_TIDS_1" value="0" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="CENTER_TIDS_2" value="0" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="HMC_TIDS_1" value="0" />
  <parameter name="HMC_TIDS_0" value="5511685" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="CENTER_TIDS_0" value="5249028" />
  <parameter name="HMC_TIDS_2" value="0" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="64" />
  <parameter name="PORT_AFI_BG_WIDTH" value="1" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_RD_ODT_ON" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_DQ_PINLOC_9" value="45131815" />
  <parameter name="PORT_MEM_DQ_PINLOC_8" value="39883810" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_110" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_7" value="34635807" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_111" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_6" value="31484954" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_112" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_5" value="26236949" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_113" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_4" value="20990994" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_114" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_3" value="15742989" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_115" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_2" value="10494984" />
  <parameter name="PORT_MEM_DQ_PINLOC_1" value="7346179" />
  <parameter name="PORT_MEM_DQ_PINLOC_0" value="2098240" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_AFI_WDATA_DBI_N_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_116" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_117" value="0" />
  <parameter name="SEC_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_0" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_118" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_3" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_119" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="PORT_MEM_C_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_4" value="0" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="PLL_VCO_TO_MEM_CLK_FREQ_RATIO" value="1" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_120" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_121" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_122" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_123" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_124" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_125" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_126" value="0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="SEC_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="SEQ_SIM_CAL_CLK_DIVIDE" value="32" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="HMC_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PLL_C_CNT_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PRST_1" value="1" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="PLL_C_CNT_PRST_2" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_127" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PRST_3" value="1" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_128" value="0" />
  <parameter name="PLL_C_CNT_PRST_4" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_PRST_5" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_1" value="0" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH" value="9" />
  <parameter name="PLL_C_CNT_PRST_6" value="1" />
  <parameter name="PLL_C_CNT_PRST_7" value="1" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_C_CNT_PRST_8" value="1" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="2" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_5" value="0" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_0" value="0" />
  <parameter name="PRI_RDATA_LANE_INDEX" value="3" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_DQS_BURST_WIDTH" value="1" />
  <parameter name="PORT_MEM_DKB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_47" value="0" />
  <parameter name="PINS_OCT_MODE_12" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_48" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_OCT_MODE_11" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_100" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_3" value="0" />
  <parameter name="PINS_OCT_MODE_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_101" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_4" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_102" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_5" value="0" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_103" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_104" value="0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="SEQ_SYNTH_OSC_FREQ_MHZ" value="450" />
  <parameter name="PRI_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_105" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_106" value="0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_107" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_108" value="0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_109" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="DIAG_CPA_OUT_1_EN" value="false" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR4_TCL" value="19" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_QK_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_Q_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PRI_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DB_OUT_BYPASS_11" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_12" value="0" />
  <parameter name="PRI_HMC_CFG_PCH_ALL_TO_VALID" value="8" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OUT_BYPASS_10" value="0" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_1" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="PINS_PER_LANE" value="12" />
  <parameter name="PORT_MEM_K_N_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="PORT_MEM_K_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="PORT_MEM_K_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PORT_AFI_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PORT_MEM_LDA_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="false" />
  <parameter name="PORT_MEM_ODT_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_BG" value="7" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="PORT_CAL_MASTER_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PORT_AFI_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_10" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_DB_OE_BYPASS_11" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_0" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_12" value="0" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_1" value="4101" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_0" value="6302724" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_3" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_2" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_5" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_4" value="0" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_7" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_6" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_9" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_8" value="0" />
  <parameter name="PORT_MEM_RPS_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_CTRL_ECC_RDATA_ID_WIDTH" value="13" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PORT_AFI_DM_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_LOW_3" value="4" />
  <parameter name="PLL_C_CNT_LOW_2" value="2" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PLL_C_CNT_LOW_1" value="1" />
  <parameter name="PLL_C_CNT_LOW_0" value="2" />
  <parameter name="PINS_RATE_10" value="0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_RATE_12" value="0" />
  <parameter name="PINS_RATE_11" value="0" />
  <parameter name="PLL_C_CNT_LOW_8" value="256" />
  <parameter name="PLL_C_CNT_LOW_7" value="256" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_LOW_6" value="256" />
  <parameter name="PLL_C_CNT_LOW_5" value="6" />
  <parameter name="PLL_C_CNT_LOW_4" value="4" />
  <parameter name="PHY_HAS_DCC" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_EN_FULL_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_MEM_QK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DINV_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_8" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_7" value="false" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_6" value="false" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_HPS_EMIF_E2H_GP_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_5" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_4" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_3" value="false" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="LANES_USAGE_AUTOGEN_WCNT" value="4" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_2" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_1" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_6" value="0.0 MHz" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_7" value="0.0 MHz" />
  <parameter name="PRI_WDATA_TILE_INDEX" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_4" value="6672 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_5" value="10008 ps" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_8" value="0.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PORT_AFI_C_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PRI_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_DKA_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_2" value="3336 ps" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_3" value="6672 ps" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_0" value="3336 ps" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="300.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_1" value="1668 ps" />
  <parameter name="PORT_AFI_PAR_WIDTH" value="1" />
  <parameter name="PORT_CTRL_AMM_RDATA_WIDTH" value="512" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_2" value="0" />
  <parameter name="AC_PIN_MAP_SCHEME" value="use_0_1_2_lane" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH" value="24" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1200.0 MHz" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_0" value="false" />
  <parameter name="PORT_CAL_DEBUG_OUT_WDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_DQA_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_3" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_4" value="0 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_1" value="104 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_2" value="104 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_0" value="104 ps" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="4" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_AFI_ACT_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DBI_RD_ENABLE" value="true" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_7" value="0 ps" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_8" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_5" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_6" value="0 ps" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_TO_VALID" value="211" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_HPS_EMIF_H2E_WIDTH" value="4096" />
  <parameter name="SEC_WDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="PLL_N_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_MEM_CQ_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_3" value="0" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="PORT_MEM_QKB_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="PORT_MEM_QKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.00803950907323917" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PINS_INVERT_WR_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="PORT_MEM_QKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PLL_M_CNT_HIGH" value="2" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_USE_CPA_LOCK" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_5" value="0" />
  <parameter name="PORT_AFI_RRANK_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_AFI_ODT_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PRI_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PRI_HMC_CFG_WR_AP_TO_VALID" value="28" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_12" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_10" value="0" />
  <parameter name="PRI_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_A_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="I1 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_WDB_15" value="0" />
  <parameter name="PINS_WDB_14" value="0" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="PINS_WDB_13" value="54" />
  <parameter name="PINS_WDB_12" value="920202672" />
  <parameter name="PINS_WDB_11" value="920347830" />
  <parameter name="PINS_WDB_10" value="819686802" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_19" value="0" />
  <parameter name="PINS_WDB_18" value="0" />
  <parameter name="PINS_WDB_17" value="0" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_WDB_16" value="0" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_WR_AP_TO_VALID" value="28" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_WDB_26" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PINS_WDB_25" value="0" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="PINS_WDB_24" value="0" />
  <parameter name="PINS_WDB_23" value="0" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_22" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PINS_WDB_21" value="0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PINS_WDB_20" value="0" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="PINS_WDB_29" value="0" />
  <parameter name="PINS_WDB_28" value="0" />
  <parameter name="OCT_SIZE" value="3" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="PINS_WDB_27" value="0" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="PINS_WDB_37" value="0" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="PINS_WDB_36" value="0" />
  <parameter name="PINS_WDB_35" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PINS_WDB_34" value="0" />
  <parameter name="PINS_WDB_33" value="0" />
  <parameter name="PINS_WDB_32" value="0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_31" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_WDB_30" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_5" value="0" />
  <parameter name="PINS_WDB_38" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_CS_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_0" value="51201" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="PRI_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="PORT_AFI_RPS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PORT_AFI_CAS_N_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_ACT_TO_RDWR" value="8" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_USERMODE_OCT" value="false" />
  <parameter name="PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PORT_MEM_CA_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="SEC_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PORT_MEM_AP_PINLOC_0" value="0" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="SEC_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="104.16666666666667" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="104.16666666666667" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="104.16666666666667" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="REGISTER_AFI" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PORT_CTRL_ECC_READ_INFO_WIDTH" value="3" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PORT_AFI_AP_WIDTH" value="1" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="SEC_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_WDATA_WIDTH" value="32" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PINS_C2L_DRIVEN_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value="," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PLL_SIM_PHYCLK_FB_FREQ_PS" value="3360" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_PAR_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PINS_DB_IN_BYPASS_10" value="0" />
  <parameter name="SEC_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_11" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_12" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_MEM_QKB_WIDTH" value="1" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_0" value="50177" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="PORT_AFI_RAS_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CPU_CLK_DIVIDE" value="2" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_10" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_11" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_12" value="0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="SEC_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="SEC_HMC_CFG_RD_AP_TO_VALID" value="13" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="SEC_HMC_CFG_WR_TO_PCH" value="20" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="PORT_MEM_QKA_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_AFI_WDATA_DINV_WIDTH" value="1" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH" value="4" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="PRI_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="PORT_MEM_DINVB_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="SEC_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PORT_MEM_WE_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_20" value="0" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_11" value="0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_14" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="PORT_MEM_DQA_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_19" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD" value="18" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="PINS_RATE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="39" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
     value="0.00682426337929178" />
  <parameter name="PORT_MEM_QKA_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="PRI_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_AFI_RM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_0" value="0" />
  <parameter name="DIAG_ABSTRACT_PHY_RLAT" value="18" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="PLL_M_CNT_BYPASS_EN" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="SEC_WDATA_LANE_INDEX" value="3" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="15" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_3" value="0" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PRI_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="SEC_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_12" value="0" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PORT_MEM_DM_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_10" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="PORT_AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="PORT_MEM_ODT_PINLOC_3" value="0" />
  <parameter name="PORT_AFI_BA_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_ODT_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_0" value="53249" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PORT_MEM_ODT_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_4" value="0" />
  <parameter name="PRI_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="MEM_DDR4_TINIT_CK" value="600000" />
  <parameter name="PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="1" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_WIDTH" value="1" />
  <parameter name="PORT_AFI_RDATA_WIDTH" value="1" />
  <parameter name="PORT_CTRL_ECC_WRITE_INFO_WIDTH" value="15" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_K_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DQ_PINLOC_15" value="110207079" />
  <parameter name="PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH" value="3" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_16" value="115455082" />
  <parameter name="PORT_MEM_DQ_PINLOC_13" value="101808221" />
  <parameter name="PORT_MEM_DQ_PINLOC_14" value="107056226" />
  <parameter name="PORT_MEM_DQ_PINLOC_11" value="91314261" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQ_PINLOC_12" value="96562266" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0054713984999832" />
  <parameter name="PORT_MEM_DQ_PINLOC_10" value="48280620" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_DQ_PINLOC_19" value="129099897" />
  <parameter name="PORT_MEM_DQ_PINLOC_17" value="120703087" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQ_PINLOC_18" value="123851892" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="PRI_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="PRI_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="SEC_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_41" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="104" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="104" />
  <parameter name="PINS_C2L_DRIVEN_10" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_14" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="104" />
  <parameter name="PORT_MEM_A_PINLOC_13" value="0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_MEM_A_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_48" value="0" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_12" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_46" value="0" />
  <parameter name="PINS_C2L_DRIVEN_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_44" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_46" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQA_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_44" value="0" />
  <parameter name="PORT_AFI_WDATA_VALID_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PORT_MEM_DQA_PINLOC_47" value="0" />
  <parameter name="PRI_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PORT_MEM_DQA_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_4" value="0" />
  <parameter name="PINS_USAGE_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PORT_MEM_K_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_K_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_2" value="0" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_Q_PINLOC_7" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="PORT_MEM_Q_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_8" value="0" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.524260455969802" />
  <parameter name="PORT_MEM_Q_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="PORT_MEM_Q_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_Q_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="PORT_MEM_Q_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_INVERT_WR_0" value="537002016" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_1" value="2048" />
  <parameter name="PINS_INVERT_WR_2" value="536870912" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.00682426337929178" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_INVERT_WR_3" value="8390656" />
  <parameter name="PINS_INVERT_WR_4" value="32" />
  <parameter name="PINS_INVERT_WR_5" value="0" />
  <parameter name="PINS_INVERT_WR_6" value="0" />
  <parameter name="PINS_INVERT_WR_7" value="0" />
  <parameter name="PINS_INVERT_WR_8" value="0" />
  <parameter name="PINS_INVERT_WR_9" value="0" />
  <parameter name="DBI_WR_ENABLE" value="false" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH" value="8" />
  <parameter name="PORT_AFI_PE_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="PORT_MEM_DQ_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_25" value="0" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PRI_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQ_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_20" value="134347902" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_21" value="133249" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_21" value="0" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_26" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQA_PINLOC_29" value="0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PRI_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_30" value="0" />
  <parameter name="PORT_AFI_LBK0_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_USAGE_10" value="0" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="PINS_USAGE_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_37" value="0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_41" value="0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PORT_MEM_DQ_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_42" value="0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="PORT_MEM_DQ_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_40" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_34" value="0" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="PORT_MEM_DKA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_32" value="0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PORT_MEM_DKA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_37" value="0" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="SEC_RDATA_TILE_INDEX" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PRI_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="PORT_MEM_DKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_CTRL_AMM_BCOUNT_WIDTH" value="7" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="SEC_HMC_CFG_ACT_TO_PCH" value="20" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="SEC_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="SEC_HMC_CFG_4_ACT_TO_ACT" value="12" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PLL_VCO_FREQ_PS_STR" value="834 ps" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PORT_MEM_REF_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT" value="129" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR_FROM_API" value="3336 ps" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR5" value="5152" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="300.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="300.0" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="9360" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKB_WIDTH" value="1" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_1" value="0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_0" value="0" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_CTRL_SELF_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="16" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_BG" value="7" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PORT_MEM_DQS_PINLOC_12" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_11" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DQS_PINLOC_10" value="0" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="PRI_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PRI_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="PRI_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_1" value="145895565" />
  <parameter name="PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_0" value="149044251" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_3" value="139597959" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_2" value="142746762" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_5" value="83972192" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_4" value="113369220" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="PINS_GPIO_MODE_11" value="0" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="PINS_GPIO_MODE_10" value="0" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PINS_GPIO_MODE_12" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_7" value="55630906" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_6" value="75572298" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_9" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_8" value="25202736" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PRI_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PLL_FBCLK_MUX_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="PRI_HMC_CFG_ACT_TO_PCH" value="20" />
  <parameter name="PLL_FBCLK_MUX_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="PORT_MEM_LBK0_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT" value="11" />
  <parameter name="PORT_MEM_D_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_12" value="0" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PORT_MEM_D_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_17" value="0" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_MEM_D_PINLOC_16" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_D_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_18" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PORT_CTRL_ECC_CMD_INFO_WIDTH" value="3" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_QK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_4" value="0" />
  <parameter name="PREAMBLE_MODE" value="preamble_one_cycle" />
  <parameter name="PORT_MEM_QK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_0" value="0" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR" value="3336 ps" />
  <parameter name="PORT_MEM_QK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_23" value="0" />
  <parameter name="PRI_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PORT_MEM_D_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_21" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_27" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="PORT_MEM_D_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_25" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="16" />
  <parameter name="PINS_DB_OE_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="SEC_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="SEC_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_BA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="PORT_MEM_BA_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_BA_PINLOC_0" value="86066178" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="false" />
  <parameter name="PORT_HPS_EMIF_E2H_WIDTH" value="4096" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_0" value="52225" />
  <parameter name="PRI_HMC_CFG_PDN_TO_VALID" value="5" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="PORT_MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_1" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_0" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_3" value="false" />
  <parameter name="PORT_CTRL_USER_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="PLL_C_CNT_BYPASS_EN_2" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_5" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_4" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_7" value="true" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_C_CNT_BYPASS_EN_6" value="true" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="PLL_C_CNT_BYPASS_EN_8" value="true" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_ARF_TO_VALID" value="211" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_A_PINLOC_4" value="79768647" />
  <parameter name="PORT_MEM_A_PINLOC_5" value="82917453" />
  <parameter name="PORT_MEM_A_PINLOC_2" value="70322241" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_A_PINLOC_3" value="73471044" />
  <parameter name="PORT_MEM_DQA_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_0" value="64024593" />
  <parameter name="PORT_MEM_A_PINLOC_1" value="67173438" />
  <parameter name="PORT_MEM_DQA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_3" value="0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="PORT_MEM_QKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="PORT_MEM_QKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_3" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH" value="2" />
  <parameter name="PINS_OCT_MODE_2" value="1040187392" />
  <parameter name="PORT_MEM_DINVB_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_HIGH_0" value="2" />
  <parameter name="PINS_OCT_MODE_3" value="1073479615" />
  <parameter name="PORT_MEM_DINVB_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_1" value="1" />
  <parameter name="PINS_OCT_MODE_0" value="1056960510" />
  <parameter name="PLL_C_CNT_HIGH_2" value="2" />
  <parameter name="PINS_OCT_MODE_1" value="262079" />
  <parameter name="SEC_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="PLL_C_CNT_HIGH_3" value="4" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="PORT_MEM_QKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PLL_C_CNT_HIGH_8" value="256" />
  <parameter name="PINS_OCT_MODE_8" value="0" />
  <parameter name="PINS_OCT_MODE_9" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PINS_OCT_MODE_6" value="0" />
  <parameter name="PLL_C_CNT_HIGH_4" value="4" />
  <parameter name="PINS_OCT_MODE_7" value="0" />
  <parameter name="PLL_C_CNT_HIGH_5" value="6" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_OCT_MODE_4" value="4094" />
  <parameter name="PLL_C_CNT_HIGH_6" value="256" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PINS_OCT_MODE_5" value="0" />
  <parameter name="PLL_C_CNT_HIGH_7" value="256" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_MEM_DINVB_PINLOC_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="104.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="104.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="104.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="PLL_CP_SETTING" value="pll_cp_setting15" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PINS_GPIO_MODE_0" value="1" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="PRI_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value="," />
  <parameter name="PINS_GPIO_MODE_2" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PINS_GPIO_MODE_1" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value="," />
  <parameter name="PINS_GPIO_MODE_4" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value="," />
  <parameter name="PINS_GPIO_MODE_3" value="0" />
  <parameter name="PORT_MEM_AINV_PINLOC_0" value="0" />
  <parameter name="PINS_GPIO_MODE_6" value="0" />
  <parameter name="PORT_AFI_WE_N_WIDTH" value="1" />
  <parameter name="PINS_GPIO_MODE_5" value="0" />
  <parameter name="PINS_GPIO_MODE_8" value="0" />
  <parameter name="PINS_GPIO_MODE_7" value="0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PINS_GPIO_MODE_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="332832" />
  <parameter name="PLL_VCO_FREQ_PS_STR_FROM_API" value="834 ps" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PLL_C_CNT_OUT_EN_8" value="false" />
  <parameter name="MEM_DDR4_MR6" value="395367" />
  <parameter name="MEM_DDR4_MR1" value="66819" />
  <parameter name="PLL_C_CNT_OUT_EN_5" value="true" />
  <parameter name="MEM_DDR4_MR0" value="2160" />
  <parameter name="PLL_C_CNT_OUT_EN_4" value="true" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="PLL_C_CNT_OUT_EN_7" value="false" />
  <parameter name="MEM_DDR4_MR2" value="131112" />
  <parameter name="PLL_C_CNT_OUT_EN_6" value="false" />
  <parameter name="LANE_TIDS_1" value="168067584" />
  <parameter name="LANE_TIDS_0" value="403177984" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value="," />
  <parameter name="LANE_TIDS_3" value="9746" />
  <parameter name="LANE_TIDS_2" value="35717208" />
  <parameter name="LANE_TIDS_5" value="0" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="LANE_TIDS_4" value="0" />
  <parameter name="LANE_TIDS_7" value="0" />
  <parameter name="LANE_TIDS_6" value="0" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="LANE_TIDS_9" value="0" />
  <parameter name="LANE_TIDS_8" value="0" />
  <parameter name="PORT_MEM_BG_WIDTH" value="1" />
  <parameter name="PLL_N_CNT_BYPASS_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="24" />
  <parameter name="PLL_C_CNT_OUT_EN_1" value="true" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH" value="2" />
  <parameter name="PLL_C_CNT_OUT_EN_0" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_3" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_2" value="true" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_0" value="0" />
  <parameter name="CENTER_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="SEC_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="SEC_HMC_CFG_PDN_TO_VALID" value="5" />
  <parameter name="PORT_MEM_QK_N_PINLOC_2" value="0" />
  <parameter name="PINS_WDB_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_QK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_5" value="0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="PINS_DB_OUT_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="PORT_MEM_QK_N_PINLOC_0" value="0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_QK_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_7" value="0" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="PORT_MEM_DQB_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="PORT_MEM_DQB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="PORT_CTRL_AMM_ADDRESS_WIDTH" value="26" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_CA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_1" value="0" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PORT_MEM_CA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_3" value="0" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PORT_MEM_CA_PINLOC_9" value="0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_8" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_7" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PORT_CTRL_AMM_BYTEEN_WIDTH" value="64" />
  <parameter name="SEC_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH" value="8" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="SEC_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_WPS_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="false" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PRI_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="3" />
  <parameter name="PORT_AFI_REF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="SEC_AC_TILE_INDEX" value="1" />
  <parameter name="SEC_HMC_CFG_PCH_ALL_TO_VALID" value="8" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_CK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="SEC_HMC_CFG_PCH_TO_VALID" value="8" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="PORT_MEM_CK_PINLOC_0" value="57345" />
  <parameter name="PORT_MEM_CK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_4" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PORT_MEM_CK_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_MEM_CK_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_IN_WIDTH" value="32" />
  <parameter name="PINS_INVERT_OE_9" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_0" value="60417" />
  <parameter name="PLL_VCO_FREQ_MHZ_INT" value="1200" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_PAR_PINLOC_1" value="0" />
  <parameter name="MEM_DDR4_WTCL" value="16" />
  <parameter name="PINS_INVERT_OE_6" value="0" />
  <parameter name="PINS_INVERT_OE_5" value="0" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="PINS_INVERT_OE_8" value="0" />
  <parameter name="PINS_INVERT_OE_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PINS_INVERT_OE_2" value="1055887359" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="PINS_INVERT_OE_1" value="763101119" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR5" value="5152" />
  <parameter name="PINS_INVERT_OE_4" value="4094" />
  <parameter name="PINS_INVERT_OE_3" value="1073479615" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="PINS_INVERT_OE_0" value="1056960510" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="SEC_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="SEC_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="USER_CLK_RATIO" value="4" />
  <parameter name="PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="PORT_AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="1" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PRI_HMC_CFG_RD_AP_TO_VALID" value="13" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="PORT_AFI_AINV_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="HMC_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="PORT_MEM_AP_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PORT_AFI_ADDR_WIDTH" value="1" />
  <parameter name="PLL_BW_SEL" value="high" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="SEQ_SIM_OSC_FREQ_MHZ" value="2390" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PORT_MEM_DQB_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="PORT_MEM_CK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PLL_SIM_CAL_SLAVE_CLK_FREQ_PS" value="6720" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_CTRL_AST_RD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="11.2" />
  <parameter name="PORT_MEM_BA_WIDTH" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="11.2" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_16" value="0" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="SEC_RDATA_LANE_INDEX" value="3" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_14" value="0" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_13" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_12" value="0" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="26" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_19" value="0" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_18" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_PE_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_DEBUG_OUT_RDATA_WIDTH" value="32" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="," />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_BG" value="16" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_36" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_35" value="0" />
  <parameter name="PRI_HMC_CFG_RD_ODT_ON" value="2" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_38" value="0" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_37" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_39" value="0" />
  <parameter name="PORT_CTRL_ECC_WB_POINTER_WIDTH" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_30" value="0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_32" value="0" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_31" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_34" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_33" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="PINS_INVERT_WR_12" value="0" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="PINS_INVERT_WR_11" value="0" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_10" value="0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQB_PINLOC_41" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_40" value="0" />
  <parameter name="PLL_M_CNT_IN_SRC" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQB_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_35" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_33" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_32" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_4_ACT_TO_ACT" value="12" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_39" value="0" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="PORT_MEM_DQB_PINLOC_30" value="0" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_27" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_26" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_25" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_24" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_23" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_10" value="0" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_29" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_28" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="150.0" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="150.0" />
  <parameter name="PINS_DB_OE_BYPASS_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="300.0" />
  <parameter name="PINS_DB_OE_BYPASS_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="600.0" />
  <parameter name="PINS_DB_OE_BYPASS_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="SEC_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PINS_DB_OE_BYPASS_1" value="762839040" />
  <parameter name="PINS_DB_OE_BYPASS_0" value="1" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="PINS_DB_OE_BYPASS_3" value="0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="PINS_DB_OE_BYPASS_2" value="15699967" />
  <parameter name="PINS_DB_OE_BYPASS_5" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_4" value="0" />
  <parameter name="PINS_USAGE_2" value="1055887359" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="PINS_USAGE_1" value="763101119" />
  <parameter name="PORT_MEM_DQS_N_WIDTH" value="8" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="PINS_USAGE_0" value="1056960511" />
  <parameter name="PORT_CTRL_AST_WR_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="PINS_USAGE_6" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PINS_USAGE_5" value="0" />
  <parameter name="PINS_USAGE_4" value="4094" />
  <parameter name="PINS_USAGE_3" value="1073479615" />
  <parameter name="PINS_USAGE_9" value="0" />
  <parameter name="PINS_USAGE_8" value="0" />
  <parameter name="PINS_USAGE_7" value="0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="DIAG_ABSTRACT_PHY_WLAT" value="8" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_8" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_7" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PORT_MEM_AINV_WIDTH" value="1" />
  <parameter name="LANE_TIDS_AUTOGEN_WCNT" value="10" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_4" value="0" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PRI_HMC_CFG_TCL" value="19" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_3" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_6" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="300.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_0" value="1" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_2" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_1" value="1" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_ARF_PERIOD" value="4681" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_5" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="PORT_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VHDL" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="PORT_AFI_DM_N_WIDTH" value="1" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_WDATA_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_ARF_PERIOD" value="4681" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="PLL_N_CNT_LOW" value="256" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_RWB_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="SEC_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_DK_PINLOC_5" value="0" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_7" value="153387017" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_5" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_6" value="153391689" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_9" value="153129545" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_8" value="1059357256" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_2" value="131187813" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_6" value="0" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PORT_HPS_EMIF_H2E_GP_WIDTH" value="2" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_1" value="93365277" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_0" value="17830920" />
  <parameter name="PORT_AFI_RST_N_WIDTH" value="1" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="PORT_MEM_DK_PINLOC_3" value="0" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DK_PINLOC_2" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="PORT_MEM_DK_PINLOC_0" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PORT_MEM_LDB_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="SEC_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_CTRL_MMR_SLAVE_WDATA_WIDTH" value="32" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_9" value="918777270" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="PINS_WDB_7" value="153387017" />
  <parameter name="PINS_WDB_8" value="316342856" />
  <parameter name="PINS_WDB_5" value="136581193" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PINS_WDB_6" value="153391689" />
  <parameter name="PINS_WDB_3" value="918777270" />
  <parameter name="PINS_WDB_4" value="148598162" />
  <parameter name="PINS_WDB_1" value="910912566" />
  <parameter name="PINS_WDB_2" value="316345782" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="PINS_WDB_0" value="920202678" />
  <parameter name="PLL_PHY_CLK_VCO_PHASE" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_90" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_92" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_91" value="0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="PINS_DB_IN_BYPASS_0" value="1" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_0" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="PINS_DB_IN_BYPASS_3" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_4" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_1" value="762839040" />
  <parameter name="PINS_DB_IN_BYPASS_2" value="15699967" />
  <parameter name="PINS_DB_IN_BYPASS_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_83" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_8" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_82" value="0" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter name="PINS_DB_IN_BYPASS_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_85" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_84" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_87" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_86" value="0" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PINS_DB_IN_BYPASS_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_89" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_88" value="0" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="1" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_10" value="0" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_AFI_RW_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_94" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_93" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_96" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_95" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_98" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_97" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_99" value="0" />
  <parameter name="PRI_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_Q_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD" value="18" />
  <parameter name="PORT_MEM_Q_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_70" value="0" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_69" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_68" value="0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_5" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PRI_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_61" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_60" value="0" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_63" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_40" value="0" />
  <parameter name="PORT_AFI_SEQ_BUSY_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_62" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_41" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_65" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_42" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_64" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_43" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_67" value="0" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_44" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_66" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_24" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_25" value="0" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_Q_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="PORT_MEM_Q_PINLOC_27" value="0" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="PORT_MEM_Q_PINLOC_28" value="0" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_81" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_80" value="0" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_CK_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_79" value="0" />
  <parameter name="PINS_USAGE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT" value="7" />
  <parameter name="PLL_REF_CLK_FREQ_PS" value="3336" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_72" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_71" value="0" />
  <parameter name="PRI_HMC_CFG_WR_TO_PCH" value="20" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_74" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_73" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_76" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_31" value="0" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_75" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_32" value="0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_78" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_33" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_77" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_15" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PORT_MEM_Q_PINLOC_16" value="0" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_19" value="0" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="420" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_47" value="0" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_IN_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_46" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_49" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_48" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PORT_AFI_ALERT_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PINS_INVERT_OE_AUTOGEN_WCNT" value="13" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_41" value="0" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_20" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="300.0" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_22" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="300.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_23" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PLL_SIM_PHY_CLK_VCO_PHASE_PS" value="105" />
  <parameter name="PORT_MEM_BG_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_0" value="84993" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="CRC_EN" value="crc_disable" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="DBC_WB_RESERVED_ENTRY" value="8" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_58" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_57" value="0" />
  <parameter name="PINS_DATA_IN_MODE_1" value="167547401" />
  <parameter name="PINS_DATA_IN_MODE_0" value="153612873" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_59" value="0" />
  <parameter name="PINS_DATA_IN_MODE_3" value="153129545" />
  <parameter name="PORT_MEM_BG_PINLOC_5" value="0" />
  <parameter name="PINS_DATA_IN_MODE_2" value="1059357257" />
  <parameter name="PORT_MEM_BG_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_5" value="150736969" />
  <parameter name="PORT_MEM_BG_PINLOC_3" value="0" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PINS_DATA_IN_MODE_4" value="136614527" />
  <parameter name="PORT_MEM_BG_PINLOC_2" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_50" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_52" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_51" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_54" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_53" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_56" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_11" value="0" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_55" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_12" value="0" />
  <parameter name="PLL_SIM_CAL_MASTER_CLK_FREQ_PS" value="6720" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PORT_MEM_C_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="IS_VID" value="false" />
  <parameter name="PORT_MEM_K_WIDTH" value="1" />
  <parameter name="PORT_MEM_DM_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PINS_RATE_7" value="0" />
  <parameter name="PINS_RATE_6" value="0" />
  <parameter name="PINS_RATE_9" value="0" />
  <parameter name="PINS_RATE_8" value="0" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="PINS_RATE_3" value="0" />
  <parameter name="PINS_RATE_2" value="15699967" />
  <parameter name="PRI_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PINS_RATE_5" value="0" />
  <parameter name="PINS_RATE_4" value="0" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="16" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="PINS_RATE_1" value="561512448" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_RATE_0" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PORT_MEM_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_CK_N_PINLOC_2" value="0" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_3" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_0" value="58369" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="PORT_MEM_CK_N_PINLOC_1" value="0" />
  <parameter name="NUM_OF_RTL_TILES" value="3" />
  <parameter name="PORT_MEM_CK_N_PINLOC_4" value="0" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="PORT_MEM_CK_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_CA_PINLOC_16" value="0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="PLL_SIM_VCO_FREQ_PS" value="840" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="audioblade_system_emif_0" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter name="PORT_DFT_NF_PLL_CNTSEL_WIDTH" value="4" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_3" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_24" value="0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="PINS_DATA_IN_MODE_25" value="0" />
  <parameter name="PINS_DATA_IN_MODE_26" value="0" />
  <parameter name="PINS_DATA_IN_MODE_27" value="0" />
  <parameter name="PINS_DATA_IN_MODE_28" value="0" />
  <parameter name="PINS_DATA_IN_MODE_29" value="0" />
  <parameter name="PORT_MEM_DK_WIDTH" value="1" />
  <parameter name="PORT_MEM_A_WIDTH" value="17" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="PINS_DATA_IN_MODE_20" value="0" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="PINS_DATA_IN_MODE_21" value="0" />
  <parameter name="PINS_DATA_IN_MODE_22" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_23" value="0" />
  <parameter name="PORT_MEM_AP_WIDTH" value="1" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_0" value="50" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="PINS_DATA_IN_MODE_13" value="9" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_4" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_5" value="50" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="PINS_DATA_IN_MODE_14" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_3" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_6" value="50" />
  <parameter name="PINS_DATA_IN_MODE_15" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_6" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_7" value="50" />
  <parameter name="PINS_DATA_IN_MODE_16" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_5" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_8" value="50" />
  <parameter name="PINS_DATA_IN_MODE_17" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_0" value="24128520" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_1" value="50" />
  <parameter name="PINS_DATA_IN_MODE_18" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_2" value="50" />
  <parameter name="PINS_DATA_IN_MODE_19" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_2" value="137485419" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_3" value="50" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_1" value="99662883" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_4" value="50" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PINS_DATA_IN_MODE_10" value="136614527" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_11" value="153395145" />
  <parameter name="PINS_DATA_IN_MODE_12" value="153612872" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_RDATA_VALID_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_31" value="0" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_D_PINLOC_30" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_35" value="0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PORT_MEM_D_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_33" value="0" />
  <parameter name="DLL_CODEWORD" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_37" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="3" />
  <parameter name="PORT_AFI_LD_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="15" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="DQS_PACK_MODE" value="packed" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_AFI_WPS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_40" value="0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="PINS_DATA_IN_MODE_35" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_46" value="0" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="PINS_DATA_IN_MODE_36" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_45" value="0" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_DATA_IN_MODE_37" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="PINS_DATA_IN_MODE_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_47" value="0" />
  <parameter name="ABPHY_WRITE_PROTOCOL" value="0" />
  <parameter name="PINS_DATA_IN_MODE_30" value="0" />
  <parameter name="PINS_DATA_IN_MODE_31" value="0" />
  <parameter name="PINS_DATA_IN_MODE_32" value="0" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PINS_DATA_IN_MODE_33" value="0" />
  <parameter name="PINS_DATA_IN_MODE_34" value="0" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="DLL_MODE" value="ctl_dynamic" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="21.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PLL_SIM_PHYCLK_1_FREQ_PS" value="3360" />
  <parameter name="PORT_MEM_C_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_1" value="201326592" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_0" value="0" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_5" value="0" />
  <parameter name="SEC_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_4" value="0" />
  <parameter name="PORT_AFI_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_3" value="0" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_2" value="0" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_9" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_8" value="0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_7" value="0" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_6" value="0" />
  <parameter name="PORT_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="PORT_MEM_BWS_N_WIDTH" value="1" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="HMC_CTRL_DIMM_TYPE" value="component" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="SEC_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CTRL_USER_REFRESH_BANK_WIDTH" value="16" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CKE_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_CKE_PINLOC_0" value="55297" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PORT_MEM_CKE_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_CKE_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_3" value="0" />
  <parameter name="PRI_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PORT_MEM_CKE_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_MASTER_OUT_WIDTH" value="32" />
  <parameter name="PORT_MEM_K_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PRI_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_CTRL_AST_CMD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="PORT_MEM_D_WIDTH" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_8" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_2" value="15699967" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_DB_OUT_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_4" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_5" value="0" />
  <parameter name="PORT_CAL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_0" value="1" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_1" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_0" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_1" value="762839040" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PORT_AFI_WRANK_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="OCT_CONTROL_WIDTH" value="16" />
  <parameter name="PORT_MEM_DQB_PINLOC_48" value="0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_CA_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_47" value="0" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_44" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="PORT_MEM_CA_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_43" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="PORT_MEM_CA_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_42" value="0" />
  <parameter name="SWAP_DQS_A_B" value="false" />
  <parameter name="PRI_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="PORT_MEM_RWA_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="PINS_GPIO_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_PERIODIC_OCT_RECAL" value="false" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="DQS_BUS_MODE_ENUM" value="DQS_BUS_MODE_X8_X9" />
  <parameter name="SEC_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_0" value="0" />
  <parameter name="LANES_PER_TILE" value="4" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PRI_WDATA_LANE_INDEX" value="3" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="PLL_BW_CTRL" value="pll_bw_res_setting2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_ip_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_utils.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_pin_map.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_report_io_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_report_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_report_timing_core.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sdc"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_sim.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_sim.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_synth.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_synth.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_cal.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_readme.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_ip_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_utils.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_pin_map.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_report_io_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_report_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_report_timing_core.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sdc"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_sim.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_sim.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_synth.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_params_synth.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_seq_cal.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_6fyzjwi_readme.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="audioblade_system_altera_emif_180_hqphmvy" as="arch" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_arch_nf_180_6fyzjwi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_cal_slave_nf"
   version="18.0"
   name="audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i">
  <parameter
     name="SOFT_RAM_HEXFILE"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ENABLE_JTAG_UART" value="false" />
  <parameter name="ENABLE_SOFT_RAM" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_cal_slave_nf_180\synth\audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_cal_slave_nf_180\synth\audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_cal_slave_nf_180\synth\audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_cal_slave_nf_180\synth\audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="audioblade_system_altera_emif_180_hqphmvy"
     as="cal_slave_component" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_l5dmrei"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen//audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\altera_reset_controller.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\altera_reset_controller.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_reset_controller_180\synth\altera_reset_controller.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <instantiator
     instantiator="audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"
     as="rst_controller" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_arch_nf"
   version="18.0"
   name="audioblade_system_altera_emif_arch_nf_180_es4upsa">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_120_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="SEC_HMC_CFG_TCL" value="19" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PORT_AFI_BWS_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_CKE_WIDTH" value="1" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="PORT_MEM_Q_WIDTH" value="1" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="19.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PORT_MEM_DQS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_6" value="0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.629645021322697" />
  <parameter name="PORT_MEM_DQS_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PINS_C2L_DRIVEN_8" value="0" />
  <parameter name="PINS_C2L_DRIVEN_9" value="0" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="PORT_MEM_RM_WIDTH" value="1" />
  <parameter name="PLL_DISALLOW_EXTRA_CLKS" value="true" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.00702600796212221" />
  <parameter name="SILICON_REV" value="20nm4" />
  <parameter name="PRI_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PINS_INVERT_OE_12" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PINS_INVERT_OE_10" value="0" />
  <parameter name="PINS_INVERT_OE_11" value="0" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="0" />
  <parameter name="PINS_C2L_DRIVEN_0" value="0" />
  <parameter name="PINS_C2L_DRIVEN_1" value="1060893568" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_2" value="251457486" />
  <parameter name="PINS_C2L_DRIVEN_3" value="63" />
  <parameter name="PINS_C2L_DRIVEN_4" value="0" />
  <parameter name="PINS_C2L_DRIVEN_5" value="0" />
  <parameter name="PINS_C2L_DRIVEN_6" value="0" />
  <parameter name="PINS_C2L_DRIVEN_7" value="0" />
  <parameter name="PLL_SIM_PHYCLK_0_FREQ_PS" value="1680" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="70.7" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT" value="28" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="9" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DBI_N_WIDTH" value="5" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_RM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CFG_N_WIDTH" value="1" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PORT_MEM_RM_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_0" value="54566917" />
  <parameter name="PORT_AFI_CS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_2" value="0" />
  <parameter name="SEC_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DINVA_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_1" value="92352576" />
  <parameter name="SEC_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DBI_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.0" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="SEC_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT" value="28" />
  <parameter name="PORT_CTRL_MMR_SLAVE_RDATA_WIDTH" value="32" />
  <parameter name="PHY_HMC_CLK_RATIO" value="2" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="PORT_MEM_CAS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="C2P_P2C_CLK_RATIO" value="2" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_BG" value="16" />
  <parameter name="SEQ_SIM_CPU_CLK_DIVIDE" value="1" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="NUM_OF_HMC_PORTS" value="1" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PRI_HMC_CFG_ENABLE_ECC" value="enable" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="SEC_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="SEC_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="MEM_DDR4_TWLH_PS" value="108.0" />
  <parameter name="PLL_N_CNT_HIGH" value="256" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_0" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_1" value="0" />
  <parameter name="SEC_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="SEQ_SYNTH_CAL_CLK_DIVIDE" value="8" />
  <parameter name="PINS_DB_IN_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="MEM_DDR4_TWLS_PS" value="108.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="PRI_RDATA_TILE_INDEX" value="0" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="SEC_HMC_CFG_ENABLE_ECC" value="enable" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PRI_AC_TILE_INDEX" value="0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PRI_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="PRI_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="PRI_HMC_CFG_PCH_TO_VALID" value="8" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.4" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PORT_CTRL_AMM_WDATA_WIDTH" value="1" />
  <parameter name="LANES_USAGE_1" value="0" />
  <parameter name="LANES_USAGE_0" value="11983433" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="LANES_USAGE_3" value="0" />
  <parameter name="LANES_USAGE_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_4" value="0" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PRI_HMC_CFG_ACT_TO_RDWR" value="8" />
  <parameter name="PORT_AFI_CA_WIDTH" value="1" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DATA_IN_MODE_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_DM_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PORT_MEM_DM_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_LOW" value="2" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_4" value="0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_D_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_1" value="0" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="I1" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="PORT_MEM_D_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_6" value="0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_9" value="0" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CENTER_TIDS_1" value="0" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="CENTER_TIDS_2" value="0" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="HMC_TIDS_1" value="0" />
  <parameter name="HMC_TIDS_0" value="6661" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="false" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="CENTER_TIDS_0" value="6148" />
  <parameter name="HMC_TIDS_2" value="0" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="40" />
  <parameter name="PORT_AFI_BG_WIDTH" value="1" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_RD_ODT_ON" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_0" value="0" />
  <parameter name="PLL_M_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_DQ_PINLOC_9" value="82917451" />
  <parameter name="PORT_MEM_DQ_PINLOC_8" value="77669446" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_110" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_7" value="72421443" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_111" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_6" value="69270590" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_112" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_5" value="64022585" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_113" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_4" value="58776630" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_114" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_3" value="53528625" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_115" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_2" value="48280620" />
  <parameter name="PORT_MEM_DQ_PINLOC_1" value="45131815" />
  <parameter name="PORT_MEM_DQ_PINLOC_0" value="39883816" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_AFI_WDATA_DBI_N_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_116" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_117" value="0" />
  <parameter name="SEC_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_0" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_118" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_3" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_119" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="PORT_MEM_C_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_4" value="0" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="PLL_VCO_TO_MEM_CLK_FREQ_RATIO" value="1" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_120" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_121" value="0" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_122" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_123" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_124" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_125" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_126" value="0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="SEC_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="SEQ_SIM_CAL_CLK_DIVIDE" value="32" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="HMC_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="PLL_C_CNT_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PRST_1" value="1" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter name="PLL_C_CNT_PRST_2" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_127" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PRST_3" value="1" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_128" value="0" />
  <parameter name="PLL_C_CNT_PRST_4" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_PRST_5" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_1" value="0" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH" value="9" />
  <parameter name="PLL_C_CNT_PRST_6" value="1" />
  <parameter name="PLL_C_CNT_PRST_7" value="1" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_C_CNT_PRST_8" value="1" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="3" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_5" value="0" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_0" value="0" />
  <parameter name="PRI_RDATA_LANE_INDEX" value="3" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_DQS_BURST_WIDTH" value="1" />
  <parameter name="PORT_MEM_DKB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_47" value="0" />
  <parameter name="PINS_OCT_MODE_12" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_48" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_OCT_MODE_11" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_100" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_3" value="0" />
  <parameter name="PINS_OCT_MODE_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_101" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_4" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_102" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_5" value="0" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_103" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_104" value="0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="SEQ_SYNTH_OSC_FREQ_MHZ" value="450" />
  <parameter name="PRI_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10_HPS" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_105" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_106" value="0" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_107" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_108" value="0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_109" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="DIAG_CPA_OUT_1_EN" value="false" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR4_TCL" value="19" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_QK_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_Q_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PRI_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DB_OUT_BYPASS_11" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_12" value="0" />
  <parameter name="PRI_HMC_CFG_PCH_ALL_TO_VALID" value="8" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OUT_BYPASS_10" value="0" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_1" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="PINS_PER_LANE" value="12" />
  <parameter name="PORT_MEM_K_N_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="PORT_MEM_K_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="PORT_MEM_K_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PORT_AFI_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PORT_MEM_LDA_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="false" />
  <parameter name="PORT_MEM_ODT_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_BG" value="7" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="PORT_CAL_MASTER_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PORT_AFI_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_10" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_DB_OE_BYPASS_11" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_0" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_12" value="0" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_1" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_0" value="1050627" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_3" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_2" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_5" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_4" value="0" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_7" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_6" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_9" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_8" value="0" />
  <parameter name="PORT_MEM_RPS_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_CTRL_ECC_RDATA_ID_WIDTH" value="13" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PORT_AFI_DM_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_LOW_3" value="4" />
  <parameter name="PLL_C_CNT_LOW_2" value="1" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PLL_C_CNT_LOW_1" value="1" />
  <parameter name="PLL_C_CNT_LOW_0" value="1" />
  <parameter name="PINS_RATE_10" value="0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_RATE_12" value="0" />
  <parameter name="PINS_RATE_11" value="0" />
  <parameter name="PLL_C_CNT_LOW_8" value="256" />
  <parameter name="PLL_C_CNT_LOW_7" value="256" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_LOW_6" value="256" />
  <parameter name="PLL_C_CNT_LOW_5" value="256" />
  <parameter name="PLL_C_CNT_LOW_4" value="4" />
  <parameter name="PHY_HAS_DCC" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_EN_FULL_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_MEM_QK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DINV_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_8" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_7" value="false" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_6" value="false" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_HPS_EMIF_E2H_GP_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_5" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_4" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_3" value="false" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="LANES_USAGE_AUTOGEN_WCNT" value="4" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_2" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_1" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_6" value="0.0 MHz" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_7" value="0.0 MHz" />
  <parameter name="PRI_WDATA_TILE_INDEX" value="0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_4" value="6672 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_5" value="0.0 MHz" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_8" value="0.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PORT_AFI_C_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PRI_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_DKA_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_2" value="1668 ps" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_3" value="6672 ps" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_0" value="1668 ps" />
  <parameter name="PLL_MAPPED_REFERENCE_CLOCK_FREQUENCY" value="300.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_1" value="1668 ps" />
  <parameter name="PORT_AFI_PAR_WIDTH" value="1" />
  <parameter name="PORT_CTRL_AMM_RDATA_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_2" value="0" />
  <parameter name="AC_PIN_MAP_SCHEME" value="use_0_1_2_lane" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH" value="24" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_MAPPED_VCO_FREQUENCY" value="1200.0 MHz" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_0" value="false" />
  <parameter name="PORT_CAL_DEBUG_OUT_WDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_DQA_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_3" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_4" value="0 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_1" value="104 ps" />
  <parameter name="PORT_MEM_WE_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_2" value="104 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_0" value="104 ps" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="6" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_AFI_ACT_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DBI_RD_ENABLE" value="true" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_7" value="0 ps" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_8" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_5" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_6" value="0 ps" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_TO_VALID" value="211" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_HPS_EMIF_H2E_WIDTH" value="4096" />
  <parameter name="SEC_WDATA_TILE_INDEX" value="0" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="false" />
  <parameter name="PLL_N_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_MEM_CQ_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_3" value="0" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="PORT_MEM_QKB_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="PORT_MEM_QKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_QKB_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.00702600796212221" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_R_CS_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PINS_INVERT_WR_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="PORT_MEM_QKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PLL_M_CNT_HIGH" value="2" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_USE_CPA_LOCK" value="true" />
  <parameter name="PORT_MEM_QKB_PINLOC_5" value="0" />
  <parameter name="PORT_AFI_RRANK_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_AFI_ODT_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PRI_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PRI_HMC_CFG_WR_AP_TO_VALID" value="28" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_12" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_10" value="0" />
  <parameter name="PRI_HMC_CFG_ENABLE_RC" value="disable" />
  <parameter name="PORT_MEM_A_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="I1 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_WDB_15" value="0" />
  <parameter name="PINS_WDB_14" value="0" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="PINS_WDB_13" value="0" />
  <parameter name="PINS_WDB_12" value="0" />
  <parameter name="PINS_WDB_11" value="0" />
  <parameter name="PINS_WDB_10" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_19" value="0" />
  <parameter name="PINS_WDB_18" value="0" />
  <parameter name="PINS_WDB_17" value="0" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_WDB_16" value="0" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_WR_AP_TO_VALID" value="28" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_WDB_26" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PINS_WDB_25" value="0" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="PINS_WDB_24" value="0" />
  <parameter name="PINS_WDB_23" value="0" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_22" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PINS_WDB_21" value="0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PINS_WDB_20" value="0" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="PINS_WDB_29" value="0" />
  <parameter name="PINS_WDB_28" value="0" />
  <parameter name="OCT_SIZE" value="3" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="PINS_WDB_27" value="0" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="PINS_WDB_37" value="0" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="PINS_WDB_36" value="0" />
  <parameter name="PINS_WDB_35" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PINS_WDB_34" value="0" />
  <parameter name="PINS_WDB_33" value="0" />
  <parameter name="PINS_WDB_32" value="0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_31" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_WDB_30" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_5" value="0" />
  <parameter name="PINS_WDB_38" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_CS_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_0" value="2049" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="PRI_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="PORT_AFI_RPS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PORT_AFI_CAS_N_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_ACT_TO_RDWR" value="8" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_USERMODE_OCT" value="false" />
  <parameter name="PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PORT_MEM_CA_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="SEC_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PORT_MEM_AP_PINLOC_0" value="0" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="SEC_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="104.16666666666667" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="104.16666666666667" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="104.16666666666667" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="13.32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="REGISTER_AFI" value="false" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PORT_CTRL_ECC_READ_INFO_WIDTH" value="3" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PORT_AFI_AP_WIDTH" value="1" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_REORDER_READ" value="disable" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="SEC_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_WDATA_WIDTH" value="32" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,on,on" />
  <parameter name="PINS_C2L_DRIVEN_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value="," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PLL_SIM_PHYCLK_FB_FREQ_PS" value="1680" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_PAR_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PINS_DB_IN_BYPASS_10" value="0" />
  <parameter name="SEC_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_11" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_12" value="0" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_MEM_QKB_WIDTH" value="1" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_0" value="1025" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="PORT_AFI_RAS_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CPU_CLK_DIVIDE" value="2" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_10" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_11" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_12" value="0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="SEC_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="PHY_RATE_ENUM" value="RATE_HALF" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="SEC_HMC_CFG_RD_AP_TO_VALID" value="13" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="SEC_HMC_CFG_WR_TO_PCH" value="20" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="0" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="0" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="0" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="PORT_MEM_QKA_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_AFI_WDATA_DINV_WIDTH" value="1" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH" value="4" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="PRI_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="PORT_MEM_DINVB_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="SEC_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PORT_MEM_WE_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_20" value="0" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_11" value="0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_14" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="PORT_MEM_DQA_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_19" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD" value="18" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="PINS_RATE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="39" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
     value="0.00363630535370237" />
  <parameter name="PORT_MEM_QKA_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="PRI_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_AFI_RM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_0" value="0" />
  <parameter name="DIAG_ABSTRACT_PHY_RLAT" value="18" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="false" />
  <parameter name="PLL_M_CNT_BYPASS_EN" value="false" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="SEC_WDATA_LANE_INDEX" value="3" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="15" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_3" value="0" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PRI_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="SEC_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_12" value="0" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PORT_MEM_DM_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_10" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="true" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="PORT_AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="PORT_MEM_ODT_PINLOC_3" value="0" />
  <parameter name="PORT_AFI_BA_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_ODT_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_0" value="4097" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PORT_MEM_ODT_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_4" value="0" />
  <parameter name="PRI_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="MEM_DDR4_TINIT_CK" value="600000" />
  <parameter name="PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_WIDTH" value="1" />
  <parameter name="PORT_AFI_RDATA_WIDTH" value="1" />
  <parameter name="PORT_CTRL_ECC_WRITE_INFO_WIDTH" value="15" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_K_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_REORDER_READ" value="disable" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="," />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DQ_PINLOC_15" value="0" />
  <parameter name="PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH" value="3" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_13" value="96349" />
  <parameter name="PORT_MEM_DQ_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_11" value="91314261" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQ_PINLOC_12" value="96562266" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.00626847769365872" />
  <parameter name="PORT_MEM_DQ_PINLOC_10" value="86066256" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_DQ_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_17" value="0" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQ_PINLOC_18" value="0" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="PRI_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="PRI_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="SEC_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_41" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="104" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="104" />
  <parameter name="PINS_C2L_DRIVEN_10" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_14" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="104" />
  <parameter name="PORT_MEM_A_PINLOC_13" value="0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="on,on,off,off" />
  <parameter name="PORT_MEM_A_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_48" value="0" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_C2L_DRIVEN_12" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_46" value="0" />
  <parameter name="PINS_C2L_DRIVEN_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_44" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_46" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQA_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_44" value="0" />
  <parameter name="PORT_AFI_WDATA_VALID_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="PORT_MEM_DQA_PINLOC_47" value="0" />
  <parameter name="PRI_HMC_CFG_ADDR_ORDER" value="row_chip_bank_col" />
  <parameter name="PORT_MEM_DQA_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_4" value="0" />
  <parameter name="PINS_USAGE_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PORT_MEM_K_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_K_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_2" value="0" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_Q_PINLOC_7" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="PORT_MEM_Q_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_8" value="0" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.629749023117685" />
  <parameter name="PORT_MEM_Q_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="PORT_MEM_Q_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_Q_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="PORT_MEM_Q_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_INVERT_WR_0" value="0" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_1" value="8390656" />
  <parameter name="PINS_INVERT_WR_2" value="537002016" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.00363630535370237" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_INVERT_WR_3" value="0" />
  <parameter name="PINS_INVERT_WR_4" value="0" />
  <parameter name="PINS_INVERT_WR_5" value="0" />
  <parameter name="PINS_INVERT_WR_6" value="0" />
  <parameter name="PINS_INVERT_WR_7" value="0" />
  <parameter name="PINS_INVERT_WR_8" value="0" />
  <parameter name="PINS_INVERT_WR_9" value="0" />
  <parameter name="DBI_WR_ENABLE" value="false" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH" value="8" />
  <parameter name="PORT_AFI_PE_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="PORT_MEM_DQ_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_25" value="0" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PRI_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQ_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_20" value="0" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_21" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_21" value="0" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_26" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQA_PINLOC_29" value="0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PRI_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_30" value="0" />
  <parameter name="PORT_AFI_LBK0_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_USAGE_10" value="0" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="PINS_USAGE_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_37" value="0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_41" value="0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PORT_MEM_DQ_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_42" value="0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="PORT_MEM_DQ_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_40" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_34" value="0" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="PORT_MEM_DKA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_32" value="0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PORT_MEM_DKA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_37" value="0" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="SEC_RDATA_TILE_INDEX" value="0" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PRI_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="PORT_MEM_DKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_CTRL_AMM_BCOUNT_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_HALF" />
  <parameter name="SEC_HMC_CFG_ACT_TO_PCH" value="20" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="SEC_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="SEC_HMC_CFG_4_ACT_TO_ACT" value="17" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PLL_VCO_FREQ_PS_STR" value="834 ps" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PORT_MEM_REF_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT" value="129" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR_FROM_API" value="3336 ps" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR5" value="5152" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="600.0" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="9360" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKB_WIDTH" value="1" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_1" value="0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_0" value="0" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="40" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_CTRL_SELF_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="16" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_BG" value="7" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="PORT_MEM_DQS_PINLOC_12" value="0" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_11" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DQS_PINLOC_10" value="0" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="5" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="PRI_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PRI_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="PRI_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_1" value="33603644" />
  <parameter name="PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_0" value="75583500" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_3" value="5250058" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_2" value="25191450" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="PINS_GPIO_MODE_11" value="0" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="PINS_GPIO_MODE_10" value="0" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PINS_GPIO_MODE_12" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PRI_HMC_CFG_SRF_AUTOEXIT_EN" value="enable" />
  <parameter name="PLL_FBCLK_MUX_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="PRI_HMC_CFG_ACT_TO_PCH" value="20" />
  <parameter name="PLL_FBCLK_MUX_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="13.32" />
  <parameter name="PORT_MEM_LBK0_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/5 (48 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT" value="11" />
  <parameter name="PORT_MEM_D_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_12" value="0" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="true" />
  <parameter name="PORT_MEM_D_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_17" value="0" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_MEM_D_PINLOC_16" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_D_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_18" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PORT_CTRL_ECC_CMD_INFO_WIDTH" value="3" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_QK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_4" value="0" />
  <parameter name="PREAMBLE_MODE" value="preamble_one_cycle" />
  <parameter name="PORT_MEM_QK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_0" value="0" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR" value="3336 ps" />
  <parameter name="PORT_MEM_QK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_23" value="0" />
  <parameter name="PRI_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PORT_MEM_D_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_21" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_27" value="0" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="PORT_MEM_D_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_25" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="16" />
  <parameter name="PINS_DB_OE_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="SEC_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="SEC_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_BA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="PORT_MEM_BA_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_BA_PINLOC_0" value="35685378" />
  <parameter name="PLL_MAPPED_EXTERNAL_PLL_MODE" value="true" />
  <parameter name="PORT_HPS_EMIF_E2H_WIDTH" value="4096" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_0" value="3073" />
  <parameter name="PRI_HMC_CFG_PDN_TO_VALID" value="5" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="PORT_MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_1" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_0" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_3" value="false" />
  <parameter name="PORT_CTRL_USER_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="PLL_C_CNT_BYPASS_EN_2" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_5" value="true" />
  <parameter name="PLL_C_CNT_BYPASS_EN_4" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_7" value="true" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_C_CNT_BYPASS_EN_6" value="true" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="PLL_C_CNT_BYPASS_EN_8" value="true" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_ARF_TO_VALID" value="211" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_A_PINLOC_4" value="29387799" />
  <parameter name="PORT_MEM_A_PINLOC_5" value="32536605" />
  <parameter name="PORT_MEM_A_PINLOC_2" value="19941393" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_A_PINLOC_3" value="23090196" />
  <parameter name="PORT_MEM_DQA_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_0" value="13643793" />
  <parameter name="PORT_MEM_A_PINLOC_1" value="16792590" />
  <parameter name="PORT_MEM_DQA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_3" value="0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="PORT_MEM_QKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="PORT_MEM_QKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_3" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH" value="2" />
  <parameter name="PINS_OCT_MODE_2" value="1056960510" />
  <parameter name="PORT_MEM_DINVB_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_HIGH_0" value="1" />
  <parameter name="PINS_OCT_MODE_3" value="63" />
  <parameter name="PORT_MEM_DINVB_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_1" value="1" />
  <parameter name="PINS_OCT_MODE_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_2" value="1" />
  <parameter name="PINS_OCT_MODE_1" value="1073479552" />
  <parameter name="SEC_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="PLL_C_CNT_HIGH_3" value="4" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="PORT_MEM_QKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PLL_C_CNT_HIGH_8" value="256" />
  <parameter name="PINS_OCT_MODE_8" value="0" />
  <parameter name="PINS_OCT_MODE_9" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PINS_OCT_MODE_6" value="0" />
  <parameter name="PLL_C_CNT_HIGH_4" value="4" />
  <parameter name="PINS_OCT_MODE_7" value="0" />
  <parameter name="PLL_C_CNT_HIGH_5" value="256" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_OCT_MODE_4" value="0" />
  <parameter name="PLL_C_CNT_HIGH_6" value="256" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PINS_OCT_MODE_5" value="0" />
  <parameter name="PLL_C_CNT_HIGH_7" value="256" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_0" value="0" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter
     name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
     value="0.00702600796212221" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_MEM_DINVB_PINLOC_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="104.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="104.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="104.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="PLL_CP_SETTING" value="pll_cp_setting15" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PINS_GPIO_MODE_0" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="PRI_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value="," />
  <parameter name="PINS_GPIO_MODE_2" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PINS_GPIO_MODE_1" value="64" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value="," />
  <parameter name="PINS_GPIO_MODE_4" value="0" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value="," />
  <parameter name="PINS_GPIO_MODE_3" value="0" />
  <parameter name="PORT_MEM_AINV_PINLOC_0" value="0" />
  <parameter name="PINS_GPIO_MODE_6" value="0" />
  <parameter name="PORT_AFI_WE_N_WIDTH" value="1" />
  <parameter name="PINS_GPIO_MODE_5" value="0" />
  <parameter name="PINS_GPIO_MODE_8" value="0" />
  <parameter name="PINS_GPIO_MODE_7" value="0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PINS_GPIO_MODE_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="332832" />
  <parameter name="PLL_VCO_FREQ_PS_STR_FROM_API" value="834 ps" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PLL_C_CNT_OUT_EN_8" value="false" />
  <parameter name="MEM_DDR4_MR6" value="395367" />
  <parameter name="MEM_DDR4_MR1" value="66819" />
  <parameter name="PLL_C_CNT_OUT_EN_5" value="false" />
  <parameter name="MEM_DDR4_MR0" value="2160" />
  <parameter name="PLL_C_CNT_OUT_EN_4" value="true" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="PLL_C_CNT_OUT_EN_7" value="false" />
  <parameter name="MEM_DDR4_MR2" value="131112" />
  <parameter name="PLL_C_CNT_OUT_EN_6" value="false" />
  <parameter name="LANE_TIDS_1" value="168067584" />
  <parameter name="LANE_TIDS_0" value="403177984" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value="," />
  <parameter name="LANE_TIDS_3" value="0" />
  <parameter name="LANE_TIDS_2" value="88" />
  <parameter name="LANE_TIDS_5" value="0" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="LANE_TIDS_4" value="0" />
  <parameter name="LANE_TIDS_7" value="0" />
  <parameter name="LANE_TIDS_6" value="0" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="LANE_TIDS_9" value="0" />
  <parameter name="LANE_TIDS_8" value="0" />
  <parameter name="PORT_MEM_BG_WIDTH" value="1" />
  <parameter name="PLL_N_CNT_BYPASS_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="24" />
  <parameter name="PLL_C_CNT_OUT_EN_1" value="true" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH" value="2" />
  <parameter name="PLL_C_CNT_OUT_EN_0" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_3" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_2" value="true" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_0" value="0" />
  <parameter name="CENTER_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="SEC_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="SEC_HMC_CFG_PDN_TO_VALID" value="5" />
  <parameter name="PORT_MEM_QK_N_PINLOC_2" value="0" />
  <parameter name="PINS_WDB_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_QK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_5" value="0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="PINS_DB_OUT_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="PORT_MEM_QK_N_PINLOC_0" value="0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="3" />
  <parameter name="PORT_MEM_QK_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_7" value="0" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="PORT_MEM_DQB_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="PORT_MEM_DQB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_SRF_AUTOEXIT_EN" value="enable" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="PORT_CTRL_AMM_ADDRESS_WIDTH" value="1" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_CA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_1" value="0" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PORT_MEM_CA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_3" value="0" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PORT_MEM_CA_PINLOC_9" value="0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_8" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_7" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PORT_CTRL_AMM_BYTEEN_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH" value="8" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="IS_HPS" value="true" />
  <parameter name="SEC_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_WPS_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PRI_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="4" />
  <parameter name="PORT_AFI_REF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="SEC_AC_TILE_INDEX" value="0" />
  <parameter name="SEC_HMC_CFG_PCH_ALL_TO_VALID" value="8" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_CK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="SEC_HMC_CFG_PCH_TO_VALID" value="8" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="PORT_MEM_CK_PINLOC_0" value="8193" />
  <parameter name="PORT_MEM_CK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_4" value="0" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PORT_MEM_CK_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_MEM_CK_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_IN_WIDTH" value="32" />
  <parameter name="PINS_INVERT_OE_9" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_0" value="11265" />
  <parameter name="PLL_VCO_FREQ_MHZ_INT" value="1200" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_PAR_PINLOC_1" value="0" />
  <parameter name="MEM_DDR4_WTCL" value="16" />
  <parameter name="PINS_INVERT_OE_6" value="0" />
  <parameter name="PINS_INVERT_OE_5" value="0" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="PINS_INVERT_OE_8" value="0" />
  <parameter name="PINS_INVERT_OE_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PINS_INVERT_OE_2" value="1056960510" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="PINS_INVERT_OE_1" value="1073479611" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR5" value="5152" />
  <parameter name="PINS_INVERT_OE_4" value="0" />
  <parameter name="PINS_INVERT_OE_3" value="63" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="PINS_INVERT_OE_0" value="956300126" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="SEC_HMC_CFG_ENABLE_RC" value="disable" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="SEC_HMC_CFG_ADDR_ORDER" value="row_chip_bank_col" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PLL_COMPENSATION_MODE" value="emif" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="USER_CLK_RATIO" value="2" />
  <parameter name="PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="PORT_AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PRI_HMC_CFG_RD_AP_TO_VALID" value="13" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="PORT_AFI_AINV_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="HMC_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="PORT_MEM_AP_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PORT_AFI_ADDR_WIDTH" value="1" />
  <parameter name="PLL_BW_SEL" value="high" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="SEQ_SIM_OSC_FREQ_MHZ" value="2390" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PORT_MEM_DQB_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="61.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="PORT_MEM_CK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PLL_SIM_CAL_SLAVE_CLK_FREQ_PS" value="6720" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PORT_CTRL_AST_RD_DATA_WIDTH" value="160" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="22.5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="22.5" />
  <parameter name="PORT_MEM_BA_WIDTH" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="22.5" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_16" value="0" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_15" value="0" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="SEC_RDATA_LANE_INDEX" value="3" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_14" value="0" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="130" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_13" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_12" value="0" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="36" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_19" value="0" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_18" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_PE_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_DEBUG_OUT_RDATA_WIDTH" value="32" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="," />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_BG" value="16" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_36" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_35" value="0" />
  <parameter name="PRI_HMC_CFG_RD_ODT_ON" value="2" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_38" value="0" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_37" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_39" value="0" />
  <parameter name="PORT_CTRL_ECC_WB_POINTER_WIDTH" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_30" value="0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_32" value="0" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_31" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_34" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_33" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="PINS_INVERT_WR_12" value="0" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="PINS_INVERT_WR_11" value="0" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_10" value="0" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQB_PINLOC_41" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_40" value="0" />
  <parameter name="PLL_M_CNT_IN_SRC" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQB_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_35" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_33" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_32" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="," />
  <parameter name="PORT_MEM_DQB_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_4_ACT_TO_ACT" value="17" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_39" value="0" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="PORT_MEM_DQB_PINLOC_30" value="0" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_27" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_26" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_25" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_24" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_23" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_10" value="0" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_29" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_28" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="150.0" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_7" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="150.0" />
  <parameter name="PINS_DB_OE_BYPASS_6" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="600.0" />
  <parameter name="PINS_DB_OE_BYPASS_9" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="600.0" />
  <parameter name="PINS_DB_OE_BYPASS_8" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="100.0" />
  <parameter name="SEC_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PINS_DB_OE_BYPASS_1" value="123" />
  <parameter name="PINS_DB_OE_BYPASS_0" value="956300126" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="PINS_DB_OE_BYPASS_3" value="0" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="PINS_DB_OE_BYPASS_2" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_5" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_4" value="0" />
  <parameter name="PINS_USAGE_2" value="1056960510" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="PINS_USAGE_1" value="1073479675" />
  <parameter name="PORT_MEM_DQS_N_WIDTH" value="5" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="PINS_USAGE_0" value="956300126" />
  <parameter name="PORT_CTRL_AST_WR_DATA_WIDTH" value="180" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="PINS_USAGE_6" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PINS_USAGE_5" value="0" />
  <parameter name="PINS_USAGE_4" value="0" />
  <parameter name="PINS_USAGE_3" value="63" />
  <parameter name="PINS_USAGE_9" value="0" />
  <parameter name="PINS_USAGE_8" value="0" />
  <parameter name="PINS_USAGE_7" value="0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="5" />
  <parameter name="DIAG_ABSTRACT_PHY_WLAT" value="8" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_8" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_7" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PORT_MEM_AINV_WIDTH" value="1" />
  <parameter name="LANE_TIDS_AUTOGEN_WCNT" value="10" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_4" value="0" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PRI_HMC_CFG_TCL" value="19" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_3" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_6" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_5" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="600.0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_0" value="1" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_2" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_1" value="1" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="false" />
  <parameter name="SEC_HMC_CFG_ARF_PERIOD" value="4681" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_5" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="PORT_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VHDL" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="PORT_AFI_DM_N_WIDTH" value="1" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_WDATA_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_ARF_PERIOD" value="4681" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="PLL_N_CNT_LOW" value="256" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_RWB_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="SEC_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_DK_PINLOC_5" value="0" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_7" value="167547401" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_5" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_6" value="153612872" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_9" value="37449" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_8" value="1059357257" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_2" value="0" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_6" value="0" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PORT_HPS_EMIF_H2E_GP_WIDTH" value="2" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_1" value="93402177" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_0" value="55616517" />
  <parameter name="PORT_AFI_RST_N_WIDTH" value="1" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="PORT_MEM_DK_PINLOC_3" value="0" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DK_PINLOC_2" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LBK1_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="PORT_MEM_DK_PINLOC_0" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PORT_MEM_LDB_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="SEC_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_CTRL_MMR_SLAVE_WDATA_WIDTH" value="32" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_9" value="224694" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="PINS_WDB_7" value="910912566" />
  <parameter name="PINS_WDB_8" value="316345782" />
  <parameter name="PINS_WDB_5" value="920347830" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PINS_WDB_6" value="920202672" />
  <parameter name="PINS_WDB_3" value="920162825" />
  <parameter name="PINS_WDB_4" value="819686802" />
  <parameter name="PINS_WDB_1" value="153391688" />
  <parameter name="PINS_WDB_2" value="153092681" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="PINS_WDB_0" value="151261768" />
  <parameter name="PLL_PHY_CLK_VCO_PHASE" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_90" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_92" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_91" value="0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="PINS_DB_IN_BYPASS_0" value="956300126" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_0" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="PINS_DB_IN_BYPASS_3" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_4" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_1" value="123" />
  <parameter name="PINS_DB_IN_BYPASS_2" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_7" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_83" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_8" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_82" value="0" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter name="PINS_DB_IN_BYPASS_5" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_85" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_6" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_84" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_87" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_86" value="0" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PINS_DB_IN_BYPASS_9" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_89" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_88" value="0" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="PLL_SPEEDGRADE" value="1" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_10" value="0" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_AFI_RW_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_94" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_93" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_96" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_95" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_98" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_97" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_99" value="0" />
  <parameter name="PRI_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_Q_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD" value="18" />
  <parameter name="PORT_MEM_Q_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_70" value="0" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_69" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_68" value="0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_5" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PRI_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_61" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_60" value="0" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_63" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_40" value="0" />
  <parameter name="PORT_AFI_SEQ_BUSY_WIDTH" value="4" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_62" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_41" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_65" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_42" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_64" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_43" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_67" value="0" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_44" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_66" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_24" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_25" value="0" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_Q_PINLOC_26" value="0" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter name="PORT_MEM_Q_PINLOC_27" value="0" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="PORT_MEM_Q_PINLOC_28" value="0" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_81" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_80" value="0" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_CK_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_79" value="0" />
  <parameter name="PINS_USAGE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT" value="7" />
  <parameter name="PLL_REF_CLK_FREQ_PS" value="3336" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_72" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_71" value="0" />
  <parameter name="PRI_HMC_CFG_WR_TO_PCH" value="20" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_74" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_73" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_76" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_31" value="0" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_75" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_32" value="0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_78" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_33" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_77" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_15" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PORT_MEM_Q_PINLOC_16" value="0" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_19" value="0" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="420" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="100.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_47" value="0" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_IN_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="100.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_46" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="150.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_49" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="150.0" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,on,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_48" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="100.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="100.0" />
  <parameter name="PORT_AFI_ALERT_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PINS_INVERT_OE_AUTOGEN_WCNT" value="13" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_41" value="0" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="600.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_20" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="600.0" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_22" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="600.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_23" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PLL_SIM_PHY_CLK_VCO_PHASE_PS" value="105" />
  <parameter name="PORT_MEM_BG_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_0" value="35841" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="CRC_EN" value="crc_disable" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="DBC_WB_RESERVED_ENTRY" value="40" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_58" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_57" value="0" />
  <parameter name="PINS_DATA_IN_MODE_1" value="153391688" />
  <parameter name="PINS_DATA_IN_MODE_0" value="1057231432" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_59" value="0" />
  <parameter name="PINS_DATA_IN_MODE_3" value="153391625" />
  <parameter name="PORT_MEM_BG_PINLOC_5" value="0" />
  <parameter name="PINS_DATA_IN_MODE_2" value="153092681" />
  <parameter name="PORT_MEM_BG_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_5" value="153395145" />
  <parameter name="PORT_MEM_BG_PINLOC_3" value="0" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PINS_DATA_IN_MODE_4" value="136614527" />
  <parameter name="PORT_MEM_BG_PINLOC_2" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_50" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_52" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_51" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_54" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_53" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_56" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_11" value="0" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_55" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_12" value="0" />
  <parameter name="PLL_SIM_CAL_MASTER_CLK_FREQ_PS" value="6720" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PORT_MEM_C_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="IS_VID" value="false" />
  <parameter name="PORT_MEM_K_WIDTH" value="1" />
  <parameter name="PORT_MEM_DM_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PINS_RATE_7" value="0" />
  <parameter name="PINS_RATE_6" value="0" />
  <parameter name="PINS_RATE_9" value="0" />
  <parameter name="PINS_RATE_8" value="0" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="PINS_RATE_3" value="0" />
  <parameter name="PINS_RATE_2" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PINS_RATE_5" value="0" />
  <parameter name="PINS_RATE_4" value="0" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="16" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="PINS_RATE_1" value="123" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_RATE_0" value="956299358" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50" />
  <parameter name="PORT_MEM_DQS_WIDTH" value="5" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_CK_N_PINLOC_2" value="0" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_3" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_0" value="9217" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="PORT_MEM_CK_N_PINLOC_1" value="0" />
  <parameter name="NUM_OF_RTL_TILES" value="2" />
  <parameter name="PORT_MEM_CK_N_PINLOC_4" value="0" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="PORT_MEM_CK_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_CA_PINLOC_16" value="0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="PLL_SIM_VCO_FREQ_PS" value="840" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="audioblade_system_emif_a10_hps_0" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter name="PORT_DFT_NF_PLL_CNTSEL_WIDTH" value="4" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_3" value="0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_2" value="0" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_24" value="0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="PINS_DATA_IN_MODE_25" value="0" />
  <parameter name="PINS_DATA_IN_MODE_26" value="0" />
  <parameter name="PINS_DATA_IN_MODE_27" value="0" />
  <parameter name="PINS_DATA_IN_MODE_28" value="0" />
  <parameter name="PINS_DATA_IN_MODE_29" value="0" />
  <parameter name="PORT_MEM_DK_WIDTH" value="1" />
  <parameter name="PORT_MEM_A_WIDTH" value="17" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="PINS_DATA_IN_MODE_20" value="0" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="PINS_DATA_IN_MODE_21" value="0" />
  <parameter name="PINS_DATA_IN_MODE_22" value="0" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_23" value="0" />
  <parameter name="PORT_MEM_AP_WIDTH" value="1" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_0" value="50" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="PINS_DATA_IN_MODE_13" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_4" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_5" value="50" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="PINS_DATA_IN_MODE_14" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_3" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_6" value="50" />
  <parameter name="PINS_DATA_IN_MODE_15" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_6" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_7" value="50" />
  <parameter name="PINS_DATA_IN_MODE_16" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_5" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_8" value="50" />
  <parameter name="PINS_DATA_IN_MODE_17" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_0" value="61914117" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_1" value="50" />
  <parameter name="PINS_DATA_IN_MODE_18" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_2" value="50" />
  <parameter name="PINS_DATA_IN_MODE_19" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_3" value="50" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_1" value="99699783" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_4" value="50" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PINS_DATA_IN_MODE_10" value="0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_11" value="0" />
  <parameter name="PINS_DATA_IN_MODE_12" value="0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PLL_MAPPED_SYS_INFO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_RDATA_VALID_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_31" value="0" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_D_PINLOC_30" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_35" value="0" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PORT_MEM_D_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_33" value="0" />
  <parameter name="DLL_CODEWORD" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_37" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="4" />
  <parameter name="PORT_AFI_LD_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="15" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="DQS_PACK_MODE" value="packed" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_AFI_WPS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_40" value="0" />
  <parameter name="MEM_DDR4_TIS_PS" value="62" />
  <parameter name="PINS_DATA_IN_MODE_35" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_46" value="0" />
  <parameter name="MEM_DDR4_TIH_PS" value="87" />
  <parameter name="PINS_DATA_IN_MODE_36" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_45" value="0" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_DATA_IN_MODE_37" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="PINS_DATA_IN_MODE_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_MEM_D_PINLOC_47" value="0" />
  <parameter name="ABPHY_WRITE_PROTOCOL" value="0" />
  <parameter name="PINS_DATA_IN_MODE_30" value="0" />
  <parameter name="PINS_DATA_IN_MODE_31" value="0" />
  <parameter name="PINS_DATA_IN_MODE_32" value="0" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PINS_DATA_IN_MODE_33" value="0" />
  <parameter name="PINS_DATA_IN_MODE_34" value="0" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="DLL_MODE" value="ctl_dynamic" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PLL_SIM_PHYCLK_1_FREQ_PS" value="1680" />
  <parameter name="PORT_MEM_C_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_1" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_0" value="768" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_5" value="0" />
  <parameter name="SEC_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_4" value="0" />
  <parameter name="PORT_AFI_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_3" value="0" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_2" value="0" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_9" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_8" value="0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_7" value="0" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_6" value="0" />
  <parameter name="PORT_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="PORT_MEM_BWS_N_WIDTH" value="1" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="HMC_CTRL_DIMM_TYPE" value="component" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="SEC_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CTRL_USER_REFRESH_BANK_WIDTH" value="16" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="5" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CKE_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_CKE_PINLOC_0" value="6145" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PORT_MEM_CKE_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_CKE_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_3" value="0" />
  <parameter name="PRI_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="PORT_MEM_CKE_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_MASTER_OUT_WIDTH" value="32" />
  <parameter name="PORT_MEM_K_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PRI_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DKA_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_CTRL_AST_CMD_DATA_WIDTH" value="58" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="175" />
  <parameter name="PORT_MEM_D_WIDTH" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_8" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_2" value="0" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_DB_OUT_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_4" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_5" value="0" />
  <parameter name="PORT_CAL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_0" value="36865" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_1" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_0" value="956300126" />
  <parameter name="PINS_DB_OUT_BYPASS_1" value="123" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="false" />
  <parameter name="CTRL_ECC_EN" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PORT_AFI_WRANK_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="OCT_CONTROL_WIDTH" value="16" />
  <parameter name="PORT_MEM_DQB_PINLOC_48" value="0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_CA_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_47" value="0" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_44" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="PORT_MEM_CA_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_43" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="PORT_MEM_CA_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_42" value="0" />
  <parameter name="SWAP_DQS_A_B" value="false" />
  <parameter name="PRI_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="PORT_MEM_RWA_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQ_WIDTH" value="40" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="PINS_GPIO_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_PERIODIC_OCT_RECAL" value="false" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="DQS_BUS_MODE_ENUM" value="DQS_BUS_MODE_X8_X9" />
  <parameter name="SEC_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_0" value="0" />
  <parameter name="LANES_PER_TILE" value="4" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_ST" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="PRI_WDATA_LANE_INDEX" value="3" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="3" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="PLL_BW_CTRL" value="pll_bw_res_setting2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="off,off,on,on" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_ip_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_utils.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_pin_map.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_report_io_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_report_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_report_timing_core.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa.sdc"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_sim.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_sim.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_synth.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_synth.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_cal.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\emif.pre.xml"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_readme.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_ip_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_utils.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_parameters.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_pin_map.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_report_io_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_report_timing.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_report_timing_core.tcl"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa.sdc"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_sim.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_sim.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_synth.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_params_synth.txt"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_seq_cal.hex"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\emif.pre.xml"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_emif_arch_nf_180\synth\audioblade_system_altera_emif_arch_nf_180_es4upsa_readme.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_emif_a10_hps_180_ejzkfmy"
     as="arch" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_emif_arch_nf_180_es4upsa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="18.0"
   name="altera_merlin_axi_master_ni">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_master_ni_180\synth\altera_merlin_axi_master_ni.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_master_ni_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_master_ni_180\synth\altera_merlin_axi_master_ni.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_master_ni_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="mux_ddr_0_altera_axi_master_agent" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="arria10_hps_0_h2f_axi_master_agent" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="arria10_hps_0_h2f_lw_axi_master_agent" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_master_ni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="18.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_slave_agent_180\synth\altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_slave_agent_180\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_slave_agent_180\synth\altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_slave_agent_180\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="mm_clock_crossing_bridge_0_s0_agent" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="ur_ear_fpga_sim_0_avalon_slave_agent,som_config_s1_agent" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_agent"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="18.0"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_sc_fifo_180\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_sc_fifo_180\synth\altera_avalon_sc_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo,mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="ur_ear_fpga_sim_0_avalon_slave_agent_rsp_fifo,ur_ear_fpga_sim_0_avalon_slave_agent_rdata_fifo,som_config_s1_agent_rsp_fifo,som_config_s1_agent_rdata_fifo" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_sc_fifo"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_gil3sua">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x100000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="108" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="108" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="115" />
  <parameter name="END_ADDRESS" value="0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="113" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_gil3sua.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_gil3sua.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_gil3sua"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_jxs3q3q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="611" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="607" />
  <parameter name="PKT_DEST_ID_H" value="648" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="648" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="665" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="655" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="653" />
  <parameter name="PKT_TRANS_WRITE" value="610" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_jxs3q3q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_jxs3q3q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="router_002" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_jxs3q3q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="18.0"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="608" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_burst_adapter_180\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="mm_clock_crossing_bridge_0_s0_burst_adapter" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="mux_ddr_0_altera_axi_slave_wr_burst_adapter,mux_ddr_0_altera_axi_slave_rd_burst_adapter" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="ur_ear_fpga_sim_0_avalon_slave_burst_adapter,som_config_s1_burst_adapter" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_burst_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_reioipy">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_reioipy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_multiplexer_180_xdoo6gq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_xdoo6gq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_multiplexer_180_2q47q3i">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_2q47q3i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="18.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="124" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="122" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="664" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112:109) dest_id(108) src_id(107) qos(106) begin_burst(105) data_sideband(104) addr_sideband(103:99) burst_type(98:97) burst_size(96:94) burstwrap(93:87) byte_cnt(86:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652:649) dest_id(648) src_id(647) qos(646) begin_burst(645) data_sideband(644) addr_sideband(643:639) burst_type(638:637) burst_size(636:634) burstwrap(633:627) byte_cnt(626:614) trans_exclusive(613) trans_lock(612) trans_read(611) trans_write(610) trans_posted(609) trans_compressed_read(608) addr(607:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="662" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_width_adapter_180\synth\altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_width_adapter_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_width_adapter_180\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_width_adapter_180\synth\altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_width_adapter_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_width_adapter_180\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="mm_clock_crossing_bridge_0_s0_rsp_width_adapter,mm_clock_crossing_bridge_0_s0_cmd_width_adapter" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter,mux_ddr_0_altera_axi_slave_rd_rsp_width_adapter,mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter,mux_ddr_0_altera_axi_slave_rd_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_width_adapter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="125" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_handshake_clock_crosser.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_handshake_clock_crosser_180\synth\altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_st_handshake_clock_crosser"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="audioblade_system_altera_avalon_st_adapter_180_v3lgypq">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="514" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="inDataWidth" value="514" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="avalon_st_adapter" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_v3lgypq"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_jats3da"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="18.0"
   name="altera_merlin_axi_slave_ni">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_ADDR_USER" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="120" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="122" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="ADDR_USER_WIDTH" value="5" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_merlin_axi_slave_ni.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_merlin_axi_slave_ni.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_axi_slave_ni_180\synth\altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="mux_ddr_0_altera_axi_slave_agent" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_axi_slave_ni"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_iv666ga">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x20000000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="214" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="214" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="231" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="221" />
  <parameter name="END_ADDRESS" value="0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="219" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_iv666ga.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_iv666ga.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="router" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_iv666ga"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_lxmadiq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x20000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="214" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="214" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="231" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="221" />
  <parameter name="END_ADDRESS" value="0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="219" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_lxmadiq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_lxmadiq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="router_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_lxmadiq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_dqbhvfa">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="106" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="106" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="123" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="113" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="111" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_dqbhvfa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_dqbhvfa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="router_002" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_dqbhvfa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_goyglzq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="106" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="106" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(122:120) response_status(119:118) cache(117:114) protection(113:111) thread_id(110:107) dest_id(106) src_id(105) qos(104) begin_burst(103) data_sideband(102) addr_sideband(101:97) burst_type(96:95) burst_size(94:92) burstwrap(91:83) byte_cnt(82:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="123" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="113" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="111" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_goyglzq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_goyglzq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="router_003" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_goyglzq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="231" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_multiplexer_180_zd5hm5y">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="231" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_zd5hm5y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="231" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_multiplexer_180_ay6xe7y">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(230:228) response_status(227:226) cache(225:222) protection(221:219) thread_id(218:215) dest_id(214) src_id(213) qos(212) begin_burst(211) data_sideband(210) addr_sideband(209:205) burst_type(204:203) burst_size(202:200) burstwrap(199:191) byte_cnt(190:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="231" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_2zdh4ci"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_ay6xe7y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_az2o3ti">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x20,0x11c000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x20:0x30:both:1:0:0:1,0:10:0x11c000:0x11c020:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="91" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x30,0x11c020" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_az2o3ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_az2o3ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_az2o3ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="18.0"
   name="audioblade_system_altera_merlin_router_180_6yqffvy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="PKT_DEST_ID_H" value="91" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_6yqffvy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_router_180\synth\audioblade_system_altera_merlin_router_180_6yqffvy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="router_002,router_003" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_router_180_6yqffvy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="18.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_traffic_limiter_180\synth\altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="arria10_hps_0_h2f_lw_axi_master_wr_limiter,arria10_hps_0_h2f_lw_axi_master_rd_limiter" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_traffic_limiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_yxpioly">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_yxpioly"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_multiplexer_180_aogbhry">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_aogbhry"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_6w2neaq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="98304000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_6w2neaq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_demultiplexer_180_uoxykti">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_demultiplexer_180\synth\audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="rsp_demux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_demultiplexer_180_uoxykti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="audioblade_system_altera_merlin_multiplexer_180_n6zzczq">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95:92) dest_id(91) src_id(90) qos(89) begin_burst(88) data_sideband(87) addr_sideband(86:82) burst_type(81:80) burst_size(79:77) burstwrap(76:70) byte_cnt(69:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_multiplexer_180\synth\altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_merlin_multiplexer_180_n6zzczq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_adapter"
   version="18.0"
   name="audioblade_system_altera_avalon_st_adapter_180_caevfly">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_caevfly.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_caevfly.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_st_adapter_180\synth\audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_st_adapter_180_caevfly"</message>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_ww4pkiq"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="18.0"
   name="audioblade_system_channel_adapter_180_agpsntq">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_agpsntq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_agpsntq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_avalon_st_adapter_180_bbxpcfy"
     as="channel_adapter_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_agpsntq"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="18.0"
   name="audioblade_system_channel_adapter_180_wixceeq">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_wixceeq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_wixceeq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_avalon_st_adapter_180_u2irali"
     as="channel_adapter_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_wixceeq"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="18.0"
   name="audioblade_system_channel_adapter_180_br73nbi">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_br73nbi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_br73nbi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_avalon_st_adapter_180_o2kdrqa"
     as="channel_adapter_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_br73nbi"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="18.0"
   name="audioblade_system_channel_adapter_180_iipikvi">
  <parameter name="inErrorWidth" value="2" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="32" />
  <parameter name="inChannelWidth" value="4" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_iipikvi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\channel_adapter_180\synth\audioblade_system_channel_adapter_180_iipikvi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_avalon_st_adapter_180_cgdcaea"
     as="channel_adapter_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_channel_adapter_180_iipikvi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_arria10_interface_generator"
   version="14.0"
   name="audioblade_system_altera_arria10_interface_generator_140_62dhioi">
  <parameter name="qipEntries" value="" />
  <parameter
     name="interfaceDefinition"
     value="interfaces {@orderednames hps_io hps_io {properties {} direction input type conduit signals {@orderednames {hps_io_phery_emac1_TX_CLK hps_io_phery_emac1_TXD0 hps_io_phery_emac1_TXD1 hps_io_phery_emac1_TXD2 hps_io_phery_emac1_TXD3 hps_io_phery_emac1_RX_CTL hps_io_phery_emac1_TX_CTL hps_io_phery_emac1_RX_CLK hps_io_phery_emac1_RXD0 hps_io_phery_emac1_RXD1 hps_io_phery_emac1_RXD2 hps_io_phery_emac1_RXD3 hps_io_phery_emac1_MDIO hps_io_phery_emac1_MDC hps_io_phery_sdmmc_CMD hps_io_phery_sdmmc_D0 hps_io_phery_sdmmc_D1 hps_io_phery_sdmmc_D2 hps_io_phery_sdmmc_D3 hps_io_phery_sdmmc_CCLK hps_io_phery_usb1_DATA0 hps_io_phery_usb1_DATA1 hps_io_phery_usb1_DATA2 hps_io_phery_usb1_DATA3 hps_io_phery_usb1_DATA4 hps_io_phery_usb1_DATA5 hps_io_phery_usb1_DATA6 hps_io_phery_usb1_DATA7 hps_io_phery_usb1_CLK hps_io_phery_usb1_STP hps_io_phery_usb1_DIR hps_io_phery_usb1_NXT hps_io_phery_uart1_RX hps_io_phery_uart1_TX hps_io_phery_i2c0_SDA hps_io_phery_i2c0_SCL hps_io_gpio_gpio2_io6 hps_io_gpio_gpio2_io8 hps_io_gpio_gpio0_io0 hps_io_gpio_gpio0_io1 hps_io_gpio_gpio0_io6 hps_io_gpio_gpio0_io11 hps_io_gpio_gpio1_io12 hps_io_gpio_gpio1_io13 hps_io_gpio_gpio1_io14 hps_io_gpio_gpio1_io15 hps_io_gpio_gpio1_io16 hps_io_gpio_gpio1_io17 hps_io_gpio_gpio1_io18 hps_io_gpio_gpio1_io19 hps_io_gpio_gpio1_io20 hps_io_gpio_gpio1_io21 hps_io_gpio_gpio1_io22 hps_io_gpio_gpio1_io23} hps_io_phery_emac1_TX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CLK direction output role hps_io_phery_emac1_TX_CLK fragments phery_emac1:EMAC_CLK_TX(0:0)} hps_io_phery_emac1_TXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD0 direction output role hps_io_phery_emac1_TXD0 fragments phery_emac1:EMAC_PHY_TXD(0:0)} hps_io_phery_emac1_TXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD1 direction output role hps_io_phery_emac1_TXD1 fragments phery_emac1:EMAC_PHY_TXD(1:1)} hps_io_phery_emac1_TXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD2 direction output role hps_io_phery_emac1_TXD2 fragments phery_emac1:EMAC_PHY_TXD(2:2)} hps_io_phery_emac1_TXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TXD3 direction output role hps_io_phery_emac1_TXD3 fragments phery_emac1:EMAC_PHY_TXD(3:3)} hps_io_phery_emac1_RX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CTL direction input role hps_io_phery_emac1_RX_CTL fragments phery_emac1:EMAC_PHY_RXDV(0:0)} hps_io_phery_emac1_TX_CTL {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_TX_CTL direction output role hps_io_phery_emac1_TX_CTL fragments phery_emac1:EMAC_PHY_TX_OE(0:0)} hps_io_phery_emac1_RX_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RX_CLK direction input role hps_io_phery_emac1_RX_CLK fragments phery_emac1:EMAC_CLK_RX(0:0)} hps_io_phery_emac1_RXD0 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD0 direction input role hps_io_phery_emac1_RXD0 fragments phery_emac1:EMAC_PHY_RXD(0:0)} hps_io_phery_emac1_RXD1 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD1 direction input role hps_io_phery_emac1_RXD1 fragments phery_emac1:EMAC_PHY_RXD(1:1)} hps_io_phery_emac1_RXD2 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD2 direction input role hps_io_phery_emac1_RXD2 fragments phery_emac1:EMAC_PHY_RXD(2:2)} hps_io_phery_emac1_RXD3 {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_RXD3 direction input role hps_io_phery_emac1_RXD3 fragments phery_emac1:EMAC_PHY_RXD(3:3)} hps_io_phery_emac1_MDIO {tristate_output {{intermediate 1} {intermediate 0}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDIO direction bidir role hps_io_phery_emac1_MDIO fragments phery_emac1:EMAC_GMII_MDO_I(0:0)} hps_io_phery_emac1_MDC {width 1 properties {} instance_name hps_io internal_name hps_io_phery_emac1_MDC direction output role hps_io_phery_emac1_MDC fragments phery_emac1:EMAC_GMII_MDC(0:0)} hps_io_phery_sdmmc_CMD {tristate_output {{intermediate 3} {intermediate 2}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CMD direction bidir role hps_io_phery_sdmmc_CMD fragments phery_sdmmc:SDMMC_CMD_I(0:0)} hps_io_phery_sdmmc_D0 {tristate_output {{intermediate 5} {intermediate 4}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D0 direction bidir role hps_io_phery_sdmmc_D0 fragments phery_sdmmc:SDMMC_DATA_I(0:0)} hps_io_phery_sdmmc_D1 {tristate_output {{intermediate 7} {intermediate 6}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D1 direction bidir role hps_io_phery_sdmmc_D1 fragments phery_sdmmc:SDMMC_DATA_I(1:1)} hps_io_phery_sdmmc_D2 {tristate_output {{intermediate 9} {intermediate 8}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D2 direction bidir role hps_io_phery_sdmmc_D2 fragments phery_sdmmc:SDMMC_DATA_I(2:2)} hps_io_phery_sdmmc_D3 {tristate_output {{intermediate 11} {intermediate 10}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_D3 direction bidir role hps_io_phery_sdmmc_D3 fragments phery_sdmmc:SDMMC_DATA_I(3:3)} hps_io_phery_sdmmc_CCLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_sdmmc_CCLK direction output role hps_io_phery_sdmmc_CCLK fragments phery_sdmmc:SDMMC_CCLK(0:0)} hps_io_phery_usb1_DATA0 {tristate_output {{intermediate 13} {intermediate 12}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA0 direction bidir role hps_io_phery_usb1_DATA0 fragments phery_usb1:USB_ULPI_DATA_I(0:0)} hps_io_phery_usb1_DATA1 {tristate_output {{intermediate 15} {intermediate 14}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA1 direction bidir role hps_io_phery_usb1_DATA1 fragments phery_usb1:USB_ULPI_DATA_I(1:1)} hps_io_phery_usb1_DATA2 {tristate_output {{intermediate 17} {intermediate 16}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA2 direction bidir role hps_io_phery_usb1_DATA2 fragments phery_usb1:USB_ULPI_DATA_I(2:2)} hps_io_phery_usb1_DATA3 {tristate_output {{intermediate 19} {intermediate 18}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA3 direction bidir role hps_io_phery_usb1_DATA3 fragments phery_usb1:USB_ULPI_DATA_I(3:3)} hps_io_phery_usb1_DATA4 {tristate_output {{intermediate 21} {intermediate 20}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA4 direction bidir role hps_io_phery_usb1_DATA4 fragments phery_usb1:USB_ULPI_DATA_I(4:4)} hps_io_phery_usb1_DATA5 {tristate_output {{intermediate 23} {intermediate 22}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA5 direction bidir role hps_io_phery_usb1_DATA5 fragments phery_usb1:USB_ULPI_DATA_I(5:5)} hps_io_phery_usb1_DATA6 {tristate_output {{intermediate 25} {intermediate 24}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA6 direction bidir role hps_io_phery_usb1_DATA6 fragments phery_usb1:USB_ULPI_DATA_I(6:6)} hps_io_phery_usb1_DATA7 {tristate_output {{intermediate 27} {intermediate 26}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DATA7 direction bidir role hps_io_phery_usb1_DATA7 fragments phery_usb1:USB_ULPI_DATA_I(7:7)} hps_io_phery_usb1_CLK {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_CLK direction input role hps_io_phery_usb1_CLK fragments phery_usb1:USB_ULPI_CLK(0:0)} hps_io_phery_usb1_STP {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_STP direction output role hps_io_phery_usb1_STP fragments phery_usb1:USB_ULPI_STP(0:0)} hps_io_phery_usb1_DIR {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_DIR direction input role hps_io_phery_usb1_DIR fragments phery_usb1:USB_ULPI_DIR(0:0)} hps_io_phery_usb1_NXT {width 1 properties {} instance_name hps_io internal_name hps_io_phery_usb1_NXT direction input role hps_io_phery_usb1_NXT fragments phery_usb1:USB_ULPI_NXT(0:0)} hps_io_phery_uart1_RX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_RX direction input role hps_io_phery_uart1_RX fragments phery_uart1:UART_RXD(0:0)} hps_io_phery_uart1_TX {width 1 properties {} instance_name hps_io internal_name hps_io_phery_uart1_TX direction output role hps_io_phery_uart1_TX fragments phery_uart1:UART_TXD(0:0)} hps_io_phery_i2c0_SDA {tristate_output {{intermediate 28} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c0_SDA direction bidir role hps_io_phery_i2c0_SDA fragments phery_i2c0:I2C_DATA(0:0)} hps_io_phery_i2c0_SCL {tristate_output {{intermediate 29} {}} width 1 properties {} instance_name hps_io internal_name hps_io_phery_i2c0_SCL direction bidir role hps_io_phery_i2c0_SCL fragments phery_i2c0:I2C_CLK(0:0)} hps_io_gpio_gpio2_io6 {tristate_output {{intermediate 31} {intermediate 30}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio2_io6 direction bidir role hps_io_gpio_gpio2_io6 fragments gpio:GPIO2_PORTA_I(6:6)} hps_io_gpio_gpio2_io8 {tristate_output {{intermediate 33} {intermediate 32}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio2_io8 direction bidir role hps_io_gpio_gpio2_io8 fragments gpio:GPIO2_PORTA_I(8:8)} hps_io_gpio_gpio0_io0 {tristate_output {{intermediate 35} {intermediate 34}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io0 direction bidir role hps_io_gpio_gpio0_io0 fragments gpio:GPIO0_PORTA_I(0:0)} hps_io_gpio_gpio0_io1 {tristate_output {{intermediate 37} {intermediate 36}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io1 direction bidir role hps_io_gpio_gpio0_io1 fragments gpio:GPIO0_PORTA_I(1:1)} hps_io_gpio_gpio0_io6 {tristate_output {{intermediate 39} {intermediate 38}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io6 direction bidir role hps_io_gpio_gpio0_io6 fragments gpio:GPIO0_PORTA_I(6:6)} hps_io_gpio_gpio0_io11 {tristate_output {{intermediate 41} {intermediate 40}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio0_io11 direction bidir role hps_io_gpio_gpio0_io11 fragments gpio:GPIO0_PORTA_I(11:11)} hps_io_gpio_gpio1_io12 {tristate_output {{intermediate 43} {intermediate 42}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io12 direction bidir role hps_io_gpio_gpio1_io12 fragments gpio:GPIO1_PORTA_I(12:12)} hps_io_gpio_gpio1_io13 {tristate_output {{intermediate 45} {intermediate 44}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io13 direction bidir role hps_io_gpio_gpio1_io13 fragments gpio:GPIO1_PORTA_I(13:13)} hps_io_gpio_gpio1_io14 {tristate_output {{intermediate 47} {intermediate 46}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io14 direction bidir role hps_io_gpio_gpio1_io14 fragments gpio:GPIO1_PORTA_I(14:14)} hps_io_gpio_gpio1_io15 {tristate_output {{intermediate 49} {intermediate 48}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io15 direction bidir role hps_io_gpio_gpio1_io15 fragments gpio:GPIO1_PORTA_I(15:15)} hps_io_gpio_gpio1_io16 {tristate_output {{intermediate 51} {intermediate 50}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io16 direction bidir role hps_io_gpio_gpio1_io16 fragments gpio:GPIO1_PORTA_I(16:16)} hps_io_gpio_gpio1_io17 {tristate_output {{intermediate 53} {intermediate 52}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io17 direction bidir role hps_io_gpio_gpio1_io17 fragments gpio:GPIO1_PORTA_I(17:17)} hps_io_gpio_gpio1_io18 {tristate_output {{intermediate 55} {intermediate 54}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io18 direction bidir role hps_io_gpio_gpio1_io18 fragments gpio:GPIO1_PORTA_I(18:18)} hps_io_gpio_gpio1_io19 {tristate_output {{intermediate 57} {intermediate 56}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io19 direction bidir role hps_io_gpio_gpio1_io19 fragments gpio:GPIO1_PORTA_I(19:19)} hps_io_gpio_gpio1_io20 {tristate_output {{intermediate 59} {intermediate 58}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io20 direction bidir role hps_io_gpio_gpio1_io20 fragments gpio:GPIO1_PORTA_I(20:20)} hps_io_gpio_gpio1_io21 {tristate_output {{intermediate 61} {intermediate 60}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io21 direction bidir role hps_io_gpio_gpio1_io21 fragments gpio:GPIO1_PORTA_I(21:21)} hps_io_gpio_gpio1_io22 {tristate_output {{intermediate 63} {intermediate 62}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io22 direction bidir role hps_io_gpio_gpio1_io22 fragments gpio:GPIO1_PORTA_I(22:22)} hps_io_gpio_gpio1_io23 {tristate_output {{intermediate 65} {intermediate 64}} width 1 properties {} instance_name hps_io internal_name hps_io_gpio_gpio1_io23 direction bidir role hps_io_gpio_gpio1_io23 fragments gpio:GPIO1_PORTA_I(23:23)}}}} instances {phery_uart1 {signal_widths {} parameters {} location HPSPERIPHERALUART_X79_Y169_N96 entity_name twentynm_hps_peripheral_uart signal_default_terminations {} signal_terminations {}} phery_i2c0 {signal_widths {} parameters {} location HPSPERIPHERALI2C_X78_Y211_N96 entity_name twentynm_hps_peripheral_i2c signal_default_terminations {} signal_terminations {}} @orderednames {phery_emac1 phery_sdmmc phery_usb1 phery_uart1 phery_i2c0 gpio} phery_usb1 {signal_widths {} parameters {} location HPSPERIPHERALUSB_X79_Y171_N96 entity_name twentynm_hps_peripheral_usb signal_default_terminations {} signal_terminations {}} phery_emac1 {signal_widths {} parameters {} location HPSPERIPHERALEMAC_X78_Y208_N96 entity_name twentynm_hps_peripheral_emac signal_default_terminations {} signal_terminations {}} gpio {signal_widths {} parameters {} location HPSPERIPHERALGPIO_X78_Y210_N96 entity_name twentynm_hps_peripheral_gpio signal_default_terminations {} signal_terminations {}} phery_sdmmc {signal_widths {} parameters {} location HPSPERIPHERALSDMMC_X78_Y219_N96 entity_name twentynm_hps_peripheral_sdmmc signal_default_terminations {} signal_terminations {}}} constraints {} intermediate_wire_count 66 raw_assigns {} interface_sim_style {} properties {GENERATE_ISW 1} wires_to_fragments {{intermediate 58} {output gpio:GPIO1_PORTA_O(20:20)} {intermediate 60} {output gpio:GPIO1_PORTA_O(21:21)} {intermediate 59} {output gpio:GPIO1_PORTA_OE(20:20)} {intermediate 61} {output gpio:GPIO1_PORTA_OE(21:21)} {intermediate 62} {output gpio:GPIO1_PORTA_O(22:22)} {intermediate 0} {output phery_emac1:EMAC_GMII_MDO_O(0:0)} {intermediate 63} {output gpio:GPIO1_PORTA_OE(22:22)} {intermediate 1} {output phery_emac1:EMAC_GMII_MDO_OE(0:0)} {intermediate 64} {output gpio:GPIO1_PORTA_O(23:23)} {intermediate 2} {output phery_sdmmc:SDMMC_CMD_O(0:0)} {intermediate 65} {output gpio:GPIO1_PORTA_OE(23:23)} {intermediate 3} {output phery_sdmmc:SDMMC_CMD_OE(0:0)} {intermediate 4} {output phery_sdmmc:SDMMC_DATA_O(0:0)} {intermediate 5} {output phery_sdmmc:SDMMC_DATA_OE(0:0)} {intermediate 6} {output phery_sdmmc:SDMMC_DATA_O(1:1)} {intermediate 7} {output phery_sdmmc:SDMMC_DATA_OE(1:1)} {intermediate 8} {output phery_sdmmc:SDMMC_DATA_O(2:2)} {intermediate 9} {output phery_sdmmc:SDMMC_DATA_OE(2:2)} {intermediate 10} {output phery_sdmmc:SDMMC_DATA_O(3:3)} {intermediate 11} {output phery_sdmmc:SDMMC_DATA_OE(3:3)} {intermediate 12} {output phery_usb1:USB_ULPI_DATA_O(0:0)} {intermediate 13} {output phery_usb1:USB_ULPI_DATA_OE(0:0)} {intermediate 14} {output phery_usb1:USB_ULPI_DATA_O(1:1)} {intermediate 15} {output phery_usb1:USB_ULPI_DATA_OE(1:1)} {intermediate 16} {output phery_usb1:USB_ULPI_DATA_O(2:2)} {intermediate 17} {output phery_usb1:USB_ULPI_DATA_OE(2:2)} {intermediate 18} {output phery_usb1:USB_ULPI_DATA_O(3:3)} {intermediate 19} {output phery_usb1:USB_ULPI_DATA_OE(3:3)} {intermediate 20} {output phery_usb1:USB_ULPI_DATA_O(4:4)} {intermediate 21} {output phery_usb1:USB_ULPI_DATA_OE(4:4)} {intermediate 22} {output phery_usb1:USB_ULPI_DATA_O(5:5)} {intermediate 23} {output phery_usb1:USB_ULPI_DATA_OE(5:5)} {intermediate 24} {output phery_usb1:USB_ULPI_DATA_O(6:6)} {intermediate 25} {output phery_usb1:USB_ULPI_DATA_OE(6:6)} {intermediate 26} {output phery_usb1:USB_ULPI_DATA_O(7:7)} {intermediate 27} {output phery_usb1:USB_ULPI_DATA_OE(7:7)} {intermediate 28} {output phery_i2c0:I2C_DATA_OE(0:0)} {intermediate 29} {output phery_i2c0:I2C_CLK_OE(0:0)} {intermediate 30} {output gpio:GPIO2_PORTA_O(6:6)} {intermediate 31} {output gpio:GPIO2_PORTA_OE(6:6)} {intermediate 32} {output gpio:GPIO2_PORTA_O(8:8)} {intermediate 33} {output gpio:GPIO2_PORTA_OE(8:8)} {intermediate 34} {output gpio:GPIO0_PORTA_O(0:0)} {intermediate 35} {output gpio:GPIO0_PORTA_OE(0:0)} {intermediate 36} {output gpio:GPIO0_PORTA_O(1:1)} {intermediate 37} {output gpio:GPIO0_PORTA_OE(1:1)} {intermediate 38} {output gpio:GPIO0_PORTA_O(6:6)} {intermediate 39} {output gpio:GPIO0_PORTA_OE(6:6)} {intermediate 40} {output gpio:GPIO0_PORTA_O(11:11)} {intermediate 41} {output gpio:GPIO0_PORTA_OE(11:11)} {intermediate 42} {output gpio:GPIO1_PORTA_O(12:12)} {intermediate 43} {output gpio:GPIO1_PORTA_OE(12:12)} {intermediate 44} {output gpio:GPIO1_PORTA_O(13:13)} {intermediate 45} {output gpio:GPIO1_PORTA_OE(13:13)} {intermediate 46} {output gpio:GPIO1_PORTA_O(14:14)} {intermediate 47} {output gpio:GPIO1_PORTA_OE(14:14)} {intermediate 48} {output gpio:GPIO1_PORTA_O(15:15)} {intermediate 50} {output gpio:GPIO1_PORTA_O(16:16)} {intermediate 49} {output gpio:GPIO1_PORTA_OE(15:15)} {intermediate 51} {output gpio:GPIO1_PORTA_OE(16:16)} {intermediate 52} {output gpio:GPIO1_PORTA_O(17:17)} {intermediate 53} {output gpio:GPIO1_PORTA_OE(17:17)} {intermediate 54} {output gpio:GPIO1_PORTA_O(18:18)} {intermediate 55} {output gpio:GPIO1_PORTA_OE(18:18)} {intermediate 56} {output gpio:GPIO1_PORTA_O(19:19)} {intermediate 57} {output gpio:GPIO1_PORTA_OE(19:19)}} raw_assign_sim_style {} wire_sim_style {}" />
  <parameter name="ignoreSimulation" value="true" />
  <parameter
     name="hps_parameter_map"
     value="H2F_DEBUG_APB_CLOCK_FREQ 100 quartus_ini_hps_ip_enable_jtag false MAINPLLGRP_NOC_CNT 5 SPIS1_Mode N/A MAINPLLGRP_SDMMC_CNT 14 test_iface_definition {DFT_IN_ADVANCE 1 input DFT_IN_ATPG_CLK_SEL_N 1 input DFT_IN_ATPG_MODE_N 1 input DFT_IN_BIST_CPU_SI 1 input DFT_IN_BIST_L2_SI 1 input DFT_IN_BIST_PERI_SI 3 input DFT_IN_BIST_RST_N 1 input DFT_IN_BIST_SE_N 1 input DFT_IN_BISTCLK 1 input DFT_IN_BISTEN_N 1 input DFT_IN_BWADJ 12 input DFT_IN_CLKF 13 input DFT_IN_CLKOD 11 input DFT_IN_CLKOD_CTL 1 input DFT_IN_CLKOD_SCANCLK 1 input DFT_IN_CLKOD_SCANIN 1 input DFT_IN_CLKR 6 input DFT_IN_COMPRESS_ENABLE_N 1 input DFT_IN_ECCBYP_N 1 input DFT_IN_ENSAT 1 input DFT_IN_FASTEN 1 input DFT_IN_FREECLK_EN_N 1 input DFT_IN_IO_CONTROL 20 input DFT_IN_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_IO_TEST_MODE_N 1 input DFT_IN_JTAG_MODE 1 input DFT_IN_JTAG_UPDATE_DR 1 input DFT_IN_JTGHIGHZ 1 input DFT_IN_L4MPCLK_DIV_CTL_N 1 input DFT_IN_MAINPLL_BG_PWRDN 1 input DFT_IN_MAINPLL_BG_RESET 1 input DFT_IN_MAINPLL_REG_PWRDN 1 input DFT_IN_MAINPLL_REG_RESET 1 input DFT_IN_MAINPLL_REG_TEST_SEL 1 input DFT_IN_MEM_CPU_SI 1 input DFT_IN_MEM_L2_SI 1 input DFT_IN_MEM_PERI_SI 3 input DFT_IN_MEM_SE_N 1 input DFT_IN_MPFE_ATPG_MODE_N 1 input DFT_IN_MPFE_CLK_SEL_N 1 input DFT_IN_MPFE_IO_INTERFACE_TEST_MODE_N 1 input DFT_IN_MPFE_OCC_BYPASS_N 1 input DFT_IN_MPFE_OCC_ENABLE_N 1 input DFT_IN_MPFE_OCC_SI 1 input DFT_IN_MPFE_PIPELINE_SCAN_EN_N 1 input DFT_IN_MPFE_SCANEN_N 1 input DFT_IN_MPFE_SCANIN 14 input DFT_IN_MPFE_TEST_CLK_0 1 input DFT_IN_MPFE_TEST_CLK_1 1 input DFT_IN_MPFE_TEST_CLK_2 1 input DFT_IN_MPFE_TEST_CLOCK_EN_N 1 input DFT_IN_MPFE_TEST_MODE_N 1 input DFT_IN_MTESTEN_N 1 input DFT_IN_NOC_LEFT_SCANIN 15 input DFT_IN_NOC_RIGHT_SCANIN 10 input DFT_IN_OCC_ENABLE_N 1 input DFT_IN_OUTRESET 1 input DFT_IN_OUTRESETALL 1 input DFT_IN_PERIPHPLL_BG_PWRDN 1 input DFT_IN_PERIPHPLL_BG_RESET 1 input DFT_IN_PERIPHPLL_REG_PWRDN 1 input DFT_IN_PERIPHPLL_REG_RESET 1 input DFT_IN_PERIPHPLL_REG_TEST_SEL 1 input DFT_IN_PINMUX_SCANEN 1 input DFT_IN_PINMUX_SCANIN 1 input DFT_IN_PIPELINE_SCAN_EN_N 1 input DFT_IN_PLL_CLK_TESTBUS_SEL 4 input DFT_IN_PLL_DEBUG_TESTBUS_SEL 4 input DFT_IN_PLL_REG_EXT_SEL 1 input DFT_IN_PLL_REG_TEST_DRV 1 input DFT_IN_PLL_REG_TEST_OUT 1 input DFT_IN_PLL_REG_TEST_REP 1 input DFT_IN_PLLBYPASS 1 input DFT_IN_PLLBYPASS_SEL_N 1 input DFT_IN_PLLTEST_INPUT_EN_N 1 input DFT_IN_PRBS_TEST_ENABLE_N 1 input DFT_IN_PWRDN 1 input DFT_IN_REG_TEST_INT_EN_N 1 input DFT_IN_RESET 1 input DFT_IN_SCANEN_N 1 input DFT_IN_STEP 1 input DFT_IN_TCK 1 input DFT_IN_TDI 1 input DFT_IN_TEST 1 input DFT_IN_TEST_CLOCK 1 input DFT_IN_TEST_CLOCK_EN_N 60 input DFT_IN_TEST_INIT_N 1 input DFT_IN_TEST_SI 50 input DFT_IN_TESTMODE_N 1 input DFX_IN_RINGO_DATAIN 1 input DFX_IN_RINGO_ENABLE_N 1 input DFX_IN_RINGO_SCAN_EN_N 1 input DFX_IN_T2_CLK 1 input DFX_IN_T2_DATAIN 1 input DFX_IN_T2_SCAN_EN_N 1 input DFT_OUT_BIST_CPU_SO 1 output DFT_OUT_BIST_L2_SO 1 output DFT_OUT_BIST_PERI_SO 3 output DFT_OUT_CLKOD_SCANOUT 1 output DFT_OUT_MAINPLL_CLKOUT_0_7 1 output DFT_OUT_MAINPLL_CLKOUT_8_15 1 output DFT_OUT_MAINPLL_DEBUGOUT 1 output DFT_OUT_MAINPLL_REG_TEST_INT 1 output DFT_OUT_MAINPLL_REG_TEST_SIG 1 output DFT_OUT_MEM_CPU_SO 1 output DFT_OUT_MEM_L2_SO 1 output DFT_OUT_MEM_PERI_SO 3 output DFT_OUT_MPFE_OCC_SO 1 output DFT_OUT_MPFE_SCANOUT 14 output DFT_OUT_NOC_LEFT_SCANOUT 15 output DFT_OUT_NOC_RIGHT_SCANOUT 10 output DFT_OUT_PERIPHPLL_CLKOUT_0_7 1 output DFT_OUT_PERIPHPLL_CLKOUT_8_15 1 output DFT_OUT_PERIPHPLL_DEBUGOUT 1 output DFT_OUT_PERIPHPLL_REG_TEST_INT 1 output DFT_OUT_PERIPHPLL_REG_TEST_SIG 1 output DFT_OUT_PINMUX_SCANOUT 1 output DFT_OUT_SECMGR_POR_RST_N 1 output DFT_OUT_TDO 1 output DFT_OUT_TEST_SO 50 output DFT_OUT_TESTMODE_STATUS 1 output DFX_OUT_DCLK 1 output DFX_OUT_FPGA_DATA 18 output DFX_OUT_FPGA_L4_SYS_FREE_CLK 1 output DFX_OUT_FPGA_S2F_NTRST 1 output DFX_OUT_PR_REQUEST 1 output DFX_OUT_RINGO_DATAOUT 1 output DFX_OUT_S2F_DATA 32 output DFX_OUT_T2_DATAOUT 4 output} H2F_AXI_CLOCK_FREQ 0 I2CEMAC0_PinMuxing Unused QSPI_PinMuxing Unused MAINPLLGRP_MPU_CNT 1 quartus_ini_hps_ip_enable_a10_advanced_options false CLK_SDMMC_SOURCE 0 JAVA_WARNING_MSG {} S2FINTERRUPT_NAND_Enable false JAVA_ERROR_MSG {} I2CEMAC2_Mode N/A CLK_EMAC_PTP_SOURCE 1 DB_iface_ports {emac0_tx_clk_in {@orderednames emac0_clk_tx_i emac0_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} emac0_gtx_clk {emac0_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk} @orderednames emac0_phy_txclk_o} spim0 {spim0_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim0_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim0_mosi_o spim0_miso_i spim0_ss_in_n spim0_mosi_oe spim0_ss0_n_o spim0_ss1_n_o spim0_ss2_n_o spim0_ss3_n_o} spim0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim0_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim0_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim0_mosi_o {direction Output atom_signal_name mosi_o role mosi_o} spim0_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim0_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o}} emac1_gtx_clk {@orderednames emac1_phy_txclk_o emac1_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} spim1 {spim1_mosi_oe {direction Output atom_signal_name mosi_oe role mosi_oe} spim1_ss2_n_o {direction Output atom_signal_name ss2_n_o role ss2_n_o} spim1_ss3_n_o {direction Output atom_signal_name ss3_n_o role ss3_n_o} spim1_miso_i {direction Input atom_signal_name miso_i role miso_i} @orderednames {spim1_mosi_o spim1_miso_i spim1_ss_in_n spim1_mosi_oe spim1_ss0_n_o spim1_ss1_n_o spim1_ss2_n_o spim1_ss3_n_o} spim1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} spim1_ss0_n_o {direction Output atom_signal_name ss0_n_o role ss0_n_o} spim1_ss1_n_o {direction Output atom_signal_name ss1_n_o role ss1_n_o} spim1_mosi_o {direction Output atom_signal_name mosi_o role mosi_o}} emac2_gtx_clk {@orderednames emac2_phy_txclk_o emac2_phy_txclk_o {direction Output atom_signal_name s2f_clk role clk}} sdmmc_clk_in {@orderednames sdmmc_clk_in sdmmc_clk_in {direction Input atom_signal_name clk_in role clk}} i2cemac1_scl_in {i2c_emac1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac1_scl_i} spim0_sclk_out {spim0_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim0_sclk_out} qspi {qspi_ss_o {direction Output atom_signal_name ss_o role ss_o} qspi_io0_i {direction Input atom_signal_name io0_i role io0_i} qspi_io2_wpn_o {direction Output atom_signal_name io2_wpn_o role io2_wpn_o} qspi_io1_i {direction Input atom_signal_name io1_i role io1_i} @orderednames {qspi_io0_i qspi_io1_i qspi_io2_i qspi_io3_i qspi_io0_o qspi_io1_o qspi_io2_wpn_o qspi_io3_hold_o qspi_mo_oe qspi_ss_o} qspi_io2_i {direction Input atom_signal_name io2_i role io2_i} qspi_io0_o {direction Output atom_signal_name io0_o role io0_o} qspi_io3_hold_o {direction Output atom_signal_name io3_hold_o role io3_hold_o} qspi_io1_o {direction Output atom_signal_name io1_o role io1_o} qspi_io3_i {direction Input atom_signal_name io3_i role io3_i} qspi_mo_oe {direction Output atom_signal_name mo_oe role mo_oe}} i2cemac1_clk {i2c_emac1_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac1_scl_oe} emac0 {emac0_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac0_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} @orderednames {emac0_phy_txd_o emac0_phy_mac_speed_o emac0_phy_txen_o emac0_phy_txer_o emac0_phy_rxdv_i emac0_phy_rxer_i emac0_phy_rxd_i emac0_phy_col_i emac0_phy_crs_i emac0_gmii_mdo_o emac0_gmii_mdo_o_e emac0_gmii_mdi_i emac0_ptp_pps_o emac0_ptp_aux_ts_trig_i emac0_ptp_tstmp_data emac0_ptp_tstmp_en} emac0_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac0_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac0_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac0_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac0_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac0_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac0_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac0_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac0_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac0_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac0_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac0_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac0_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac0_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o}} emac1 {emac1_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} @orderednames {emac1_phy_mac_speed_o emac1_phy_txd_o emac1_phy_txen_o emac1_phy_txer_o emac1_phy_rxdv_i emac1_phy_rxer_i emac1_phy_rxd_i emac1_phy_col_i emac1_phy_crs_i emac1_gmii_mdo_o emac1_gmii_mdo_o_e emac1_gmii_mdi_i emac1_ptp_pps_o emac1_ptp_aux_ts_trig_i emac1_ptp_tstmp_data emac1_ptp_tstmp_en} emac1_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac1_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac1_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac1_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac1_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac1_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac1_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac1_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac1_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} emac1_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac1_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac1_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac1_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac1_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i} emac1_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i}} emac2 {emac2_phy_txer_o {direction Output atom_signal_name phy_txer_o role phy_txer_o} @orderednames {emac2_phy_mac_speed_o emac2_phy_txd_o emac2_phy_txen_o emac2_phy_txer_o emac2_phy_rxdv_i emac2_phy_rxer_i emac2_phy_rxd_i emac2_phy_col_i emac2_phy_crs_i emac2_gmii_mdo_o emac2_gmii_mdo_o_e emac2_gmii_mdi_i emac2_ptp_pps_o emac2_ptp_aux_ts_trig_i emac2_ptp_tstmp_data emac2_ptp_tstmp_en} emac2_ptp_aux_ts_trig_i {direction Input atom_signal_name ptp_aux_ts_trig_i role ptp_aux_ts_trig_i} emac2_ptp_pps_o {direction Output atom_signal_name ptp_pps_o role ptp_pps_o} emac2_phy_rxdv_i {direction Input atom_signal_name phy_rxdv_i role phy_rxdv_i} emac2_phy_rxd_i {direction Input atom_signal_name phy_rxd_i role phy_rxd_i} emac2_phy_mac_speed_o {direction Output atom_signal_name phy_mac_speed_o role phy_mac_speed_o} emac2_gmii_mdo_o_e {direction Output atom_signal_name gmii_mdo_o_e role gmii_mdo_o_e} emac2_phy_rxer_i {direction Input atom_signal_name phy_rxer_i role phy_rxer_i} emac2_gmii_mdo_o {direction Output atom_signal_name gmii_mdo_o role gmii_mdo_o} emac2_ptp_tstmp_data {direction Output atom_signal_name ptp_tstmp_data role ptp_tstmp_data} emac2_ptp_tstmp_en {direction Output atom_signal_name ptp_tstmp_en role ptp_tstmp_en} emac2_phy_txen_o {direction Output atom_signal_name phy_txen_o role phy_txen_o} emac2_phy_col_i {direction Input atom_signal_name phy_col_i role phy_col_i} emac2_phy_txd_o {direction Output atom_signal_name phy_txd_o role phy_txd_o} emac2_gmii_mdi_i {direction Input atom_signal_name gmii_mdi_i role gmii_mdi_i} emac2_phy_crs_i {direction Input atom_signal_name phy_crs_i role phy_crs_i}} spis0_sclk_in {spis0_sclk_in {direction Input atom_signal_name clk role clk} @orderednames spis0_sclk_in} spis1_sclk_in {@orderednames spis1_sclk_in spis1_sclk_in {direction Input atom_signal_name clk role clk}} trace_s2f_clk {@orderednames trace_s2f_clk trace_s2f_clk {direction Output atom_signal_name s2f_clk role clk}} i2cemac0_scl_in {i2c_emac0_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c_emac0_scl_i} emac0_tx_reset {emac0_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n} @orderednames emac0_rst_clk_tx_n_o} sdmmc {@orderednames {sdmmc_vs_o sdmmc_pwr_ena_o sdmmc_wp_i sdmmc_cdn_i sdmmc_card_intn_i sdmmc_cmd_i sdmmc_cmd_o sdmmc_cmd_oe sdmmc_data_i sdmmc_data_o sdmmc_data_oe} sdmmc_cmd_oe {direction Output atom_signal_name cmd_oe role cmd_oe} sdmmc_pwr_ena_o {direction Output atom_signal_name pwr_ena_o role pwr_ena_o} sdmmc_card_intn_i {direction Input atom_signal_name card_intn_i role card_intn_i} sdmmc_cmd_o {direction Output atom_signal_name cmd_o role cmd_o} sdmmc_data_i {direction Input atom_signal_name data_i role data_i} sdmmc_cdn_i {direction Input atom_signal_name cdn_i role cdn_i} sdmmc_data_oe {direction Output atom_signal_name data_oe role data_oe} sdmmc_vs_o {direction Output atom_signal_name vs_o role vs_o} sdmmc_wp_i {direction Input atom_signal_name wp_i role wp_i} sdmmc_data_o {direction Output atom_signal_name data_o role data_o} sdmmc_cmd_i {direction Input atom_signal_name cmd_i role cmd_i}} spim1_sclk_out {spim1_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames spim1_sclk_out} emac1_rx_clk_in {emac1_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac1_clk_rx_i} i2c0_clk {@orderednames i2c0_scl_oe i2c0_scl_oe {direction Output atom_signal_name scl_oe role clk}} emac1_tx_clk_in {@orderednames emac1_clk_tx_i emac1_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk}} i2cemac0 {i2c_emac0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c_emac0_sda_i i2c_emac0_sda_oe} i2c_emac0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac1_tx_reset {@orderednames emac1_rst_clk_tx_n_o emac1_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2cemac1 {@orderednames {i2c_emac1_sda_i i2c_emac1_sda_oe} i2c_emac1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} i2c_emac1_sda_i {direction Input atom_signal_name sda_i role sda_i}} i2cemac2 {i2c_emac2_sda_i {direction Input atom_signal_name sda_i role sda_i} @orderednames {i2c_emac2_sda_i i2c_emac2_sda_oe} i2c_emac2_sda_oe {direction Output atom_signal_name sda_oe role sda_oe}} emac0_rx_reset {@orderednames emac0_rst_clk_rx_n_o emac0_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n}} emac2_tx_reset {@orderednames emac2_rst_clk_tx_n_o emac2_rst_clk_tx_n_o {direction Output atom_signal_name rst_clk_tx_n_o role reset_n}} i2c1_scl_in {i2c1_scl_i {direction Input atom_signal_name scl_i role clk} @orderednames i2c1_scl_i} emac2_rx_clk_in {@orderednames emac2_clk_rx_i emac2_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk}} sdmmc_cclk {@orderednames sdmmc_cclk_out sdmmc_cclk_out {direction Output atom_signal_name cclk_o role clk}} emac2_md_clk {@orderednames emac2_gmii_mdc_o emac2_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk}} emac1_rx_reset {emac1_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac1_rst_clk_rx_n_o} emac2_tx_clk_in {emac2_clk_tx_i {direction Input atom_signal_name clk_tx_i role clk} @orderednames emac2_clk_tx_i} uart0 {uart0_out1_n {direction Output atom_signal_name out1_n role out1_n} uart0_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} @orderednames {uart0_cts_n uart0_dsr_n uart0_dcd_n uart0_ri_n uart0_rx uart0_dtr_n uart0_rts_n uart0_out1_n uart0_out2_n uart0_tx} uart0_rx {direction Input atom_signal_name rx role rx} uart0_rts_n {direction Output atom_signal_name rts_n role rts_n} uart0_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart0_cts_n {direction Input atom_signal_name cts_n role cts_n} uart0_out2_n {direction Output atom_signal_name out2_n role out2_n} uart0_tx {direction Output atom_signal_name tx role tx} uart0_ri_n {direction Input atom_signal_name ri_n role ri_n} uart0_dcd_n {direction Input atom_signal_name dcd_n role dcd_n}} i2cemac0_clk {@orderednames i2c_emac0_scl_oe i2c_emac0_scl_oe {direction Output atom_signal_name scl_oe role clk}} uart1 {uart1_tx {direction Output atom_signal_name tx role tx} uart1_ri_n {direction Input atom_signal_name ri_n role ri_n} uart1_dcd_n {direction Input atom_signal_name dcd_n role dcd_n} @orderednames {uart1_cts_n uart1_dsr_n uart1_dcd_n uart1_ri_n uart1_rx uart1_dtr_n uart1_rts_n uart1_out1_n uart1_out2_n uart1_tx} uart1_out1_n {direction Output atom_signal_name out1_n role out1_n} uart1_dsr_n {direction Input atom_signal_name dsr_n role dsr_n} uart1_rx {direction Input atom_signal_name rx role rx} uart1_rts_n {direction Output atom_signal_name rts_n role rts_n} uart1_dtr_n {direction Output atom_signal_name dtr_n role dtr_n} uart1_cts_n {direction Input atom_signal_name cts_n role cts_n} uart1_out2_n {direction Output atom_signal_name out2_n role out2_n}} i2c0_scl_in {@orderednames i2c0_scl_i i2c0_scl_i {direction Input atom_signal_name scl_i role clk}} i2cemac2_clk {i2c_emac2_scl_oe {direction Output atom_signal_name scl_oe role clk} @orderednames i2c_emac2_scl_oe} trace {trace_data {direction Output atom_signal_name data role data} @orderednames {trace_clk_ctl trace_clkin trace_data} trace_clk_ctl {direction Input atom_signal_name clk_ctl role clk_ctl} trace_clkin {direction Input atom_signal_name clkin role clkin}} emac1_md_clk {emac1_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac1_gmii_mdc_o} cm {@orderednames {}} qspi_sclk_out {qspi_sclk_out {direction Output atom_signal_name sclk_out role clk} @orderednames qspi_sclk_out} qspi_s2f_clk {qspi_s2f_clk {direction Output atom_signal_name s2f_clk role clk} @orderednames qspi_s2f_clk} emac2_rx_reset {emac2_rst_clk_rx_n_o {direction Output atom_signal_name rst_clk_rx_n_o role reset_n} @orderednames emac2_rst_clk_rx_n_o} emac0_md_clk {emac0_gmii_mdc_o {direction Output atom_signal_name gmii_mdc_o role clk} @orderednames emac0_gmii_mdc_o} i2c1_clk {@orderednames i2c1_scl_oe i2c1_scl_oe {direction Output atom_signal_name scl_oe role clk}} nand {nand_ale_o {direction Output atom_signal_name ale_o role ale_o} nand_adq_o {direction Output atom_signal_name adq_o role adq_o} nand_wp_o {direction Output atom_signal_name wp_n_o role wp_n_o} nand_rdy_busy_i {direction Input atom_signal_name rdy_busy_i role rdy_busy_i} nand_adq_oe {direction Output atom_signal_name adq_oe role adq_oe} @orderednames {nand_adq_i nand_adq_oe nand_adq_o nand_ale_o nand_ce_o nand_cle_o nand_re_o nand_rdy_busy_i nand_we_o nand_wp_o} nand_re_o {direction Output atom_signal_name re_n_o role re_n_o} nand_cle_o {direction Output atom_signal_name cle_o role cle_o} nand_adq_i {direction Input atom_signal_name adq_i role adq_i} nand_ce_o {direction Output atom_signal_name ce_n_o role ce_n_o} nand_we_o {direction Output atom_signal_name we_n_o role we_n_o}} usb0 {usb0_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} usb0_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb0_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} @orderednames {usb0_ulpi_dir usb0_ulpi_nxt usb0_ulpi_data_i usb0_ulpi_stp usb0_ulpi_data_o usb0_ulpi_data_oe} usb0_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb0_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o} usb0_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe}} usb1_clk_in {usb1_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb1_ulpi_clk} usb1 {usb1_ulpi_data_oe {direction Output atom_signal_name ulpi_data_oe role ulpi_data_oe} usb1_ulpi_nxt {direction Input atom_signal_name ulpi_nxt role ulpi_nxt} @orderednames {usb1_ulpi_dir usb1_ulpi_nxt usb1_ulpi_data_i usb1_ulpi_stp usb1_ulpi_data_o usb1_ulpi_data_oe} usb1_ulpi_data_i {direction Input atom_signal_name ulpi_data_i role ulpi_data_i} usb1_ulpi_stp {direction Output atom_signal_name ulpi_stp role ulpi_stp} usb1_ulpi_dir {direction Input atom_signal_name ulpi_dir role ulpi_dir} usb1_ulpi_data_o {direction Output atom_signal_name ulpi_data_o role ulpi_data_o}} sdmmc_reset {sdmmc_rstn_o {direction Output atom_signal_name rstn_o role reset} @orderednames sdmmc_rstn_o} spis0 {spis0_miso_o {direction Output atom_signal_name miso_o role miso_o} spis0_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} @orderednames {spis0_mosi_i spis0_ss_in_n spis0_miso_o spis0_miso_oe} spis0_mosi_i {direction Input atom_signal_name mosi_i role mosi_i} spis0_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n}} spis1 {spis1_ss_in_n {direction Input atom_signal_name ss_in_n role ss_in_n} @orderednames {spis1_mosi_i spis1_ss_in_n spis1_miso_o spis1_miso_oe} spis1_miso_o {direction Output atom_signal_name miso_o role miso_o} spis1_miso_oe {direction Output atom_signal_name miso_oe role miso_oe} spis1_mosi_i {direction Input atom_signal_name mosi_i role mosi_i}} usb0_clk_in {usb0_ulpi_clk {direction Input atom_signal_name ulpi_clk role clk} @orderednames usb0_ulpi_clk} i2cemac2_scl_in {@orderednames i2c_emac2_scl_i i2c_emac2_scl_i {direction Input atom_signal_name scl_i role clk}} i2c0 {i2c0_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c0_sda_i i2c0_sda_oe} i2c0_sda_i {direction Input atom_signal_name sda_i role sda_i}} emac0_rx_clk_in {emac0_clk_rx_i {direction Input atom_signal_name clk_rx_i role clk} @orderednames emac0_clk_rx_i} i2c1 {i2c1_sda_oe {direction Output atom_signal_name sda_oe role sda_oe} @orderednames {i2c1_sda_i i2c1_sda_oe} i2c1_sda_i {direction Input atom_signal_name sda_i role sda_i}}} EMAC2_Mode N/A CLK_NOC_CNT 0 DB_periph_ifaces {@orderednames {CM EMAC0 EMAC1 EMAC2 NAND QSPI SDMMC USB0 USB1 SPIM0 SPIM1 SPIS0 SPIS1 TRACE UART0 UART1 I2C0 I2C1 I2CEMAC0 I2CEMAC1 I2CEMAC2} NAND {interfaces {nand {properties {} direction Input @no_export 0 type conduit} @orderednames nand} atom_name hps_interface_peripheral_nand} SPIM0 {interfaces {spim0_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim0 spim0_sclk_out} spim0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB0 {interfaces {usb0_clk_in {properties {} direction Input @no_export 0 type clock} @orderednames {usb0 usb0_clk_in} usb0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} SPIM1 {interfaces {spim1_sclk_out {properties {} direction Output @no_export 0 type clock} @orderednames {spim1 spim1_sclk_out} spim1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_master} USB1 {interfaces {@orderednames {usb1 usb1_clk_in} usb1_clk_in {properties {} direction Input @no_export 0 type clock} usb1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_usb} I2CEMAC0 {interfaces {i2cemac0 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac0_scl_in i2cemac0_clk i2cemac0} i2cemac0_clk {properties {} direction Output @no_export 0 type clock} i2cemac0_scl_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART0 {interfaces {uart0 {properties {} direction Input @no_export 0 type conduit} @orderednames uart0} atom_name hps_interface_peripheral_uart} I2CEMAC1 {interfaces {i2cemac1_scl_in {properties {} direction Input @no_export 0 type clock} i2cemac1 {properties {} direction Input @no_export 0 type conduit} @orderednames {i2cemac1_scl_in i2cemac1_clk i2cemac1} i2cemac1_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} UART1 {interfaces {uart1 {properties {} direction Input @no_export 0 type conduit} @orderednames uart1} atom_name hps_interface_peripheral_uart} QSPI {interfaces {qspi_sclk_out {properties {} direction Output @no_export 0 type clock} qspi_s2f_clk {properties {} direction Output @no_export 0 type clock} qspi {properties {} direction Input @no_export 0 type conduit} @orderednames {qspi_sclk_out qspi_s2f_clk qspi}} atom_name hps_interface_peripheral_qspi} I2CEMAC2 {interfaces {i2cemac2_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2cemac2_scl_in i2cemac2_clk i2cemac2} i2cemac2 {properties {} direction Input @no_export 0 type conduit} i2cemac2_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} EMAC0 {interfaces {emac0_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac0_rx_reset {properties {associatedClock emac0_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac0_gtx_clk {properties {} direction Output @no_export 0 type clock} @orderednames {emac0 emac0_md_clk emac0_rx_clk_in emac0_tx_clk_in emac0_gtx_clk emac0_tx_reset emac0_rx_reset} emac0_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac0 {properties {} direction Input @no_export 0 type conduit} emac0_md_clk {properties {} direction Output @no_export 0 type clock} emac0_tx_reset {properties {associatedClock emac0_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset}} atom_name hps_interface_peripheral_emac} TRACE {interfaces {@orderednames {trace_s2f_clk trace} trace_s2f_clk {properties {} direction Output @no_export 0 type clock} trace {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_tpiu_trace} SPIS0 {interfaces {spis0_sclk_in {properties {} direction Input @no_export 0 type clock} @orderednames {spis0 spis0_sclk_in} spis0 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_spi_slave} EMAC1 {interfaces {emac1_md_clk {properties {} direction Output @no_export 0 type clock} emac1_tx_reset {properties {associatedClock emac1_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} @orderednames {emac1 emac1_md_clk emac1_rx_clk_in emac1_tx_clk_in emac1_gtx_clk emac1_tx_reset emac1_rx_reset} emac1_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac1_rx_reset {properties {associatedClock emac1_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac1_gtx_clk {properties {} direction Output @no_export 0 type clock} emac1_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_emac} SPIS1 {interfaces {spis1 {properties {} direction Input @no_export 0 type conduit} @orderednames {spis1 spis1_sclk_in} spis1_sclk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_spi_slave} CM {interfaces {cm {properties {} direction Input @no_export 0 type conduit} @orderednames cm}} EMAC2 {interfaces {emac2_rx_clk_in {properties {} direction Input @no_export 0 type clock} emac2 {properties {} direction Input @no_export 0 type conduit} @orderednames {emac2 emac2_md_clk emac2_rx_clk_in emac2_tx_clk_in emac2_gtx_clk emac2_tx_reset emac2_rx_reset} emac2_md_clk {properties {} direction Output @no_export 0 type clock} emac2_tx_reset {properties {associatedClock emac2_tx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_tx_clk_in {properties {} direction Input @no_export 0 type clock} emac2_rx_reset {properties {associatedClock emac2_rx_clk_in associatedResetSinks none} direction Output @no_export 0 type reset} emac2_gtx_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_emac} SDMMC {interfaces {sdmmc_cclk {properties {} direction Output @no_export 0 type clock} sdmmc {properties {} direction Input @no_export 0 type conduit} @orderednames {sdmmc sdmmc_reset sdmmc_clk_in sdmmc_cclk} sdmmc_reset {properties {synchronousEdges none} direction Output @no_export 0 type reset} sdmmc_clk_in {properties {} direction Input @no_export 0 type clock}} atom_name hps_interface_peripheral_sdmmc} I2C0 {interfaces {i2c0_scl_in {properties {} direction Input @no_export 0 type clock} @orderednames {i2c0_scl_in i2c0_clk i2c0} i2c0 {properties {} direction Input @no_export 0 type conduit} i2c0_clk {properties {} direction Output @no_export 0 type clock}} atom_name hps_interface_peripheral_i2c} I2C1 {interfaces {i2c1_clk {properties {} direction Output @no_export 0 type clock} @orderednames {i2c1_scl_in i2c1_clk i2c1} i2c1_scl_in {properties {} direction Input @no_export 0 type clock} i2c1 {properties {} direction Input @no_export 0 type conduit}} atom_name hps_interface_peripheral_i2c}} NOCDIV_L4SPCLK 2 SDMMC_Mode 4-bit UART0_PinMuxing Unused F2S_Width 6 dev_database {} FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM1_SCLK_OUT 100 S2FINTERRUPT_FPGAMANAGER_Enable false F2H_SDRAM0_CLOCK_FREQ 100 NOCDIV_CS_ATCLK 0 EMAC2_SWITCH_Enable false CLK_MPU_CNT 0 S2FINTERRUPT_USB1_Enable false SDMMC_PinMuxing IO CLK_S2F_USER0_SOURCE 0 MAINPLLGRP_S2F_USER0_CNT 29 DB_port_pins {spim0_miso_i {0 rxd} usb0_ulpi_stp {0 ulpi_stp} emac0_ptp_aux_ts_trig_i {0 ts_trig} uart1_dsr_n {0 dsr_n} spim0_ss1_n_o {0 ss_cs1} qspi_io0_o {0 mo0} emac1_ptp_pps_o {0 ptp_pps} emac1_phy_txclk_o {0 tx_clk_o} spim1_ss1_n_o {0 ss_cs1} sdmmc_clk_in {0 clk_in} emac0_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_ptp_tstmp_en {0 ptp_tstmp_en} emac1_clk_tx_i {0 tx_clk_i} uart1_dcd_n {0 dcd_n} spim0_ss3_n_o {0 ss_cs3} spim0_sclk_out {0 sclk_out} spis1_miso_o {0 txd} spim1_ss3_n_o {0 ss_cs3} emac1_gmii_mdi_i {0 mdi} emac0_phy_rxer_i {0 rxer} emac1_rst_clk_tx_n_o {0 rst_clk_tx_n_o} emac0_clk_rx_i {0 rx_clk} uart0_rts_n {0 rts_n} spis0_sclk_in {0 sclk_in} trace_s2f_clk {0 s2f_clk} i2c_emac0_sda_i {0 ic_data_in_a} spis1_sclk_in {0 sclk_in} usb1_ulpi_stp {0 ulpi_stp} emac2_gmii_mdo_o {0 mdo} emac1_phy_rxdv_i {0 rxdv} i2c1_scl_oe {0 ic_clk_oe} uart1_cts_n {0 cts_n} emac0_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} uart1_ri_n {0 ri_n} spis0_miso_o {0 txd} emac2_clk_tx_i {0 tx_clk_i} emac0_gmii_mdc_o {0 mdc} emac1_phy_col_i {0 col} emac2_phy_txen_o {0 txen} uart0_rx {0 sin} spim1_sclk_out {0 sclk_out} qspi_io1_i {0 mi1} emac0_rst_clk_tx_n_o {0 rst_clk_tx_n_o} i2c_emac2_scl_i {0 ic_clk_in_a} i2c1_sda_i {0 ic_data_in_a} emac1_phy_crs_i {0 crs} usb0_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} sdmmc_cmd_i {0 ccmd_i} emac2_phy_txer_o {0 txer} uart0_dsr_n {0 dsr_n} spis0_miso_oe {0 ssi_oe_n} emac1_clk_rx_i {0 rx_clk} i2c0_scl_oe {0 ic_clk_oe} spis1_miso_oe {0 ssi_oe_n} emac1_ptp_aux_ts_trig_i {0 ts_trig} uart0_dcd_n {0 dcd_n} qspi_io1_o {0 mo1} emac2_ptp_pps_o {0 ptp_pps} usb0_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} usb0_ulpi_nxt {0 ulpi_nxt} emac0_gmii_mdo_o_e {0 mdo_en} emac0_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac1_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} sdmmc_cmd_o {0 ccmd_o} sdmmc_card_intn_i {0 card_int_n} sdmmc_pwr_ena_o {0 pwer_en_o} emac1_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} emac2_phy_mac_speed_o {0 mac_speed0 1 mac_speed1} sdmmc_cclk_out {0 cclk_out} sdmmc_rstn_o {0 rst_out_n} sdmmc_cdn_i {0 cd_i_n} emac0_gmii_mdo_o {0 mdo} i2c_emac2_scl_oe {0 ic_clk_oe} i2c1_sda_oe {0 ic_data_oe} uart0_cts_n {0 cts_n} usb0_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} sdmmc_vs_o {0 vs_o} emac2_clk_rx_i {0 rx_clk} emac0_phy_txen_o {0 txen} emac0_ptp_tstmp_en {0 ptp_tstmp_en} uart1_dtr_n {0 dtr_n} emac1_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_scl_i {0 ic_clk_in_a} i2c0_sda_i {0 ic_data_in_a} usb1_ulpi_nxt {0 ulpi_nxt} emac2_phy_col_i {0 col} qspi_io2_i {0 mi2} nand_adq_i {0 adq_in0 1 adq_in1 2 adq_in2 3 adq_in3 4 adq_in4 5 adq_in5 6 adq_in6 7 adq_in7 8 adq_in8 10 adq_in10 9 adq_in9 11 adq_in11 12 adq_in12 13 adq_in13 14 adq_in14 15 adq_in15} emac2_gmii_mdi_i {0 mdi} emac0_phy_txer_o {0 txer} uart0_tx {0 sout} spis1_mosi_i {0 rxd} spis0_ss_in_n {0 ss_in_n} spim1_mosi_o {0 txd} emac2_phy_crs_i {0 crs} emac1_phy_rxer_i {0 rxer} i2c_emac1_scl_oe {0 ic_clk_oe} i2c0_sda_oe {0 ic_data_oe} spis1_ss_in_n {0 ss_in_n} nand_ale_o {0 ale_out} spim0_ss0_n_o {0 ss_cs0} usb0_ulpi_dir {0 ulpi_dir} emac0_phy_txclk_o {0 tx_clk_o} uart1_out1_n {0 out1_n} spim1_ss0_n_o {0 ss_cs0} sdmmc_cmd_oe {0 ccmd_en} nand_cle_o {0 cle_out} uart0_ri_n {0 ri_n} spim0_ss2_n_o {0 ss_cs2} qspi_io3_hold_o {0 mo3_hold} emac2_phy_txclk_o {0 tx_clk_o} emac2_ptp_aux_ts_trig_i {0 ts_trig} emac2_phy_rxdv_i {0 rxdv} spim1_ss2_n_o {0 ss_cs2} usb0_ulpi_clk {0 ulpi_clk} nand_adq_o {0 adq_out0 1 adq_out1 2 adq_out2 3 adq_out3 4 adq_out4 5 adq_out5 6 adq_out6 7 adq_out7 8 adq_out8 10 adq_out10 9 adq_out9 11 adq_out11 12 adq_out12 13 adq_out13 14 adq_out14 15 adq_out15} sdmmc_data_i {0 cdata_in0 4 cdata_in4 5 cdata_in5 1 cdata_in1 2 cdata_in2 6 cdata_in6 7 cdata_in7 3 cdata_in3} emac2_phy_rxd_i {0 rxd0 4 rxd4 5 rxd5 1 rxd1 2 rxd2 6 rxd6 7 rxd7 3 rxd3} emac1_gmii_mdc_o {0 mdc} uart1_rx {0 sin} spis0_mosi_i {0 rxd} spim0_mosi_o {0 txd} emac2_gmii_mdo_o_e {0 mdo_en} i2c_emac2_sda_oe {0 ic_data_oe} i2c_emac0_scl_oe {0 ic_clk_oe} trace_data {17 d17 0 d0 18 d18 1 d1 20 d20 19 d19 2 d2 21 d21 3 d3 22 d22 4 d4 23 d23 5 d5 6 d6 24 d24 25 d25 7 d7 8 d8 26 d26 27 d27 9 d9 10 d10 11 d11 28 d28 29 d29 12 d12 30 d30 31 d31 13 d13 14 d14 15 d15 16 d16} sdmmc_data_oe {0 cdata_out_en0 4 cdata_out_en4 5 cdata_out_en5 1 cdata_out_en1 2 cdata_out_en2 6 cdata_out_en6 7 cdata_out_en7 3 cdata_out_en3} qspi_s2f_clk {0 s2f_clk} qspi_sclk_out {0 sck_out} uart0_out1_n {0 out1_n} spim0_ss_in_n {0 ss_in_n} nand_rdy_busy_i {0 rdy_bsy_in0 1 rdy_bsy_in1 2 rdy_bsy_in2 3 rdy_bsy_in3} nand_adq_oe {0 adq_oe0} uart0_dtr_n {0 dtr_n} spim1_ss_in_n {0 ss_in_n} usb1_ulpi_dir {0 ulpi_dir} sdmmc_data_o {0 cdata_out0 4 cdata_out4 5 cdata_out5 1 cdata_out1 2 cdata_out2 6 cdata_out6 7 cdata_out7 3 cdata_out3} qspi_mo_oe {0 n_mo_en0 1 n_mo_en1 2 n_mo_en2 3 n_mo_en3} emac2_ptp_tstmp_data {0 ptp_tstmp_data} i2c_emac2_sda_i {0 ic_data_in_a} i2c_emac0_scl_i {0 ic_clk_in_a} emac2_ptp_tstmp_en {0 ptp_tstmp_en} emac0_gmii_mdi_i {0 mdi} usb1_ulpi_clk {0 ulpi_clk} nand_wp_o {0 wp_outn} emac2_rst_clk_rx_n_o {0 rst_clk_rx_n_o} emac2_phy_txd_o {0 txd0 4 txd4 5 txd5 1 txd1 2 txd2 6 txd6 7 txd7 3 txd3} i2c_emac1_sda_oe {0 ic_data_oe} qspi_io3_i {0 mi3} i2c1_scl_i {0 ic_clk_in_a} qspi_ss_o {0 n_ss_out0 1 n_ss_out1 2 n_ss_out2 3 n_ss_out3} qspi_io2_wpn_o {0 mo2_wpn} emac0_phy_rxdv_i {0 rxdv} emac0_ptp_pps_o {0 ptp_pps} emac1_gmii_mdo_o {0 mdo} trace_clk_ctl {0 clk_ctl} nand_we_o {0 we_outn} emac1_ptp_tstmp_data {0 ptp_tstmp_data} uart1_out2_n {0 out2_n} emac1_phy_txen_o {0 txen} emac1_rst_clk_rx_n_o {0 rst_clk_rx_n_o} i2c_emac0_sda_oe {0 ic_data_oe} usb1_ulpi_data_i {0 ulpi_datain0 4 ulpi_datain4 5 ulpi_datain5 1 ulpi_datain1 2 ulpi_datain2 6 ulpi_datain6 7 ulpi_datain7 3 ulpi_datain3} nand_re_o {0 re_outn} trace_clkin {0 clkin} emac1_phy_txer_o {0 txer} uart1_tx {0 sout} usb1_ulpi_data_oe {0 ulpi_data_out_en0 4 ulpi_data_out_en4 5 ulpi_data_out_en5 1 ulpi_data_out_en1 2 ulpi_data_out_en2 6 ulpi_data_out_en6 7 ulpi_data_out_en7 3 ulpi_data_out_en3} emac2_phy_rxer_i {0 rxer} spim1_miso_i {0 rxd} emac0_ptp_tstmp_data {0 ptp_tstmp_data} uart1_rts_n {0 rts_n} uart0_out2_n {0 out2_n} sdmmc_wp_i {0 wp_i} emac0_clk_tx_i {0 tx_clk_i} i2c_emac1_sda_i {0 ic_data_in_a} spim0_mosi_oe {0 ssi_oe_n} usb1_ulpi_data_o {0 ulpi_dataout0 4 ulpi_dataout4 5 ulpi_dataout5 1 ulpi_dataout1 2 ulpi_dataout2 6 ulpi_dataout6 7 ulpi_dataout7 3 ulpi_dataout3} emac0_phy_col_i {0 col} emac0_rst_clk_rx_n_o {0 rst_clk_rx_n_o} spim1_mosi_oe {0 ssi_oe_n} qspi_io0_i {0 mi0} emac0_phy_crs_i {0 crs} emac1_gmii_mdo_o_e {0 mdo_en} nand_ce_o {0 ce_outn0 1 ce_outn1 2 ce_outn2 3 ce_outn3} emac2_gmii_mdc_o {0 mdc} i2c0_scl_i {0 ic_clk_in_a} emac2_rst_clk_tx_n_o {0 rst_clk_tx_n_o}} quartus_ini_hps_ip_boot_from_fpga_ready false MAINPLLGRP_GPIO_DB_CNT 900 MAINPLLGRP_VCO_DENOM 1 USB0_PinMuxing Unused S2F_Width 6 TRACE_Mode N/A I2CEMAC2_PinMuxing Unused S2FINTERRUPT_I2C1_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC2_SCL_IN 100 S2FINTERRUPT_CLOCKPERIPHERAL_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_RX_CLK_IN 100 DEFAULT_MPU_CLK 1500 H2F_COLD_RST_Enable true FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_MD_CLK 2.5 MAINPLLGRP_EMACB_CNT 900 S2FINTERRUPT_I2CEMAC1_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_GTX_CLK 100 MAINPLLGRP_EMAC_PTP_CNT 900 PERI_PLL_AUTO_VCO_FREQ 2000 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C0_SCL_IN 100 F2H_SDRAM1_CLOCK_FREQ 100 EMAC0_CLK 250 DMA_PeriphId_DERIVED {0 1 2 3 4 5 6 7} BOOT_FROM_FPGA_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC0_SCL_IN 100 PERPLLGRP_NOC_CNT 900 Quad_4_Save {} PERPLLGRP_HMC_PLL_REF_CNT 900 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_MD_CLK 2.5 DMA_Enable {No No No No No No No No} FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C1_CLK 100 Quad_1_Save {} EMAC1_PTP false eosc1_clk_mhz 25.0 F2H_DBG_RST_Enable false PERPLLGRP_MPU_CNT 900 F2SDRAM2_DELAY 4 S2FINTERRUPT_GPIO_Enable false H2F_USER0_CLK_FREQ 100 H2F_USER0_CLK_Enable true FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_RX_CLK_IN 100 UART0_Mode N/A F2H_SDRAM2_CLOCK_FREQ 100 NOCDIV_L4MPCLK 1 H2F_PENDING_RST_Enable false I2C0_PinMuxing IO S2FINTERRUPT_SPIS1_Enable false S2FINTERRUPT_SPIM0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC1_CLK 100 USB1_Mode default S2FINTERRUPT_DMA_Enable false H2F_CTI_CLOCK_FREQ 100 SPIM1_PinMuxing Unused QSPI_Mode N/A F2SDRAM0_ENABLED true CLK_EMACB_SOURCE 1 SPIS0_Mode N/A MAINPLLGRP_VCO_NUMER 239 EMAC0_PinMuxing Unused SPIS0_PinMuxing Unused PERPLLGRP_S2F_USER1_CNT 900 CM_PinMuxing Unused SPIM1_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC_PTP_REF_CLOCK 100 PERPLLGRP_SDMMC_CNT 900 S2FINTERRUPT_UART0_Enable false TESTIOCTRL_PERICLKSEL 8 pin_muxing_check {} SECURITY_MODULE_Enable false S2FINTERRUPT_SYSTIMER_Enable false S2FINTERRUPT_EMAC2_Enable false quartus_ini_hps_ip_enable_sdmmc_clk_in false H2F_USER1_CLK_Enable false RUN_INTERNAL_BUILD_CHECKS 0 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB0_CLK_IN 100 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS0_SCLK_IN 100 I2CEMAC1_Mode N/A F2H_AXI_CLOCK_FREQ 100000000 F2H_SDRAM3_CLOCK_FREQ 100 CLK_NOC_SOURCE 0 TESTIOCTRL_DEBUGCLKSEL 16 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SDMMC_CLK_IN 100 MPU_CLK_VCCL 1 EMAC1_Mode RGMII_with_MDIO USE_DEFAULT_MPU_CLK false S2FINTERRUPT_HMC_Enable false GP_Enable false eosc1_clk_hz 0 S2FINTERRUPT_EMAC0_Enable false FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC2_GTX_CLK 100 MAINPLLGRP_PERIPH_REF_CNT 900 quartus_ini_hps_ip_overide_f2sdram_delay false NAND_PinMuxing Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_QSPI_SCLK_OUT 100 EMAC2_CLK 250 GPIO_REF_CLK 4 OVERIDE_PERI_PLL false PERPLLGRP_EMAC_PTP_CNT 29 EMAC2_PinMuxing Unused DEBUG_APB_Enable false EMIF_BYPASS_CHECK false F2SDRAM_PORT_CONFIG 6 F2H_FREE_CLK_Enable false PERPLLGRP_VCO_DENOM 1 F2H_SDRAM4_CLOCK_FREQ 100 JTAG_Enable false EMAC2SEL 0 MAINPLLGRP_HMC_PLL_REF_CNT 900 CTI_Enable false BSEL_EN false SDMMC_REF_CLK 200 H2F_LW_AXI_CLOCK_FREQ 100000000 PERPLLGRP_EMACB_CNT 900 F2H_FREE_CLK_FREQ 200 F2H_COLD_RST_Enable false MAINPLLGRP_EMACA_CNT 900 Quad_3_Save {} H2F_USER1_CLK_FREQ 400 L4_SYS_FREE_CLK 1 LWH2F_Enable 2 F2SDRAM1_ENABLED false I2CEMAC1_PinMuxing Unused F2H_SDRAM5_CLOCK_FREQ 100 CLK_S2F_USER1_SOURCE 0 S2FINTERRUPT_CTI_Enable false TEST_Enable false NOCDIV_CS_PDBGCLK 1 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2C0_CLK 100 PERPLLGRP_GPIO_DB_CNT 749 NOCDIV_CS_TRACECLK 0 HPS_DIV_GPIO_FREQ 125 CLK_GPIO_SOURCE 1 EMAC0_PTP false NOCDIV_L4MAINCLK 0 I2C1_Mode default S2FINTERRUPT_SYSTEMMANAGER_Enable false S2FINTERRUPT_USB0_Enable false PIN_TO_BALL_MAP {Q2_1 J20 Q2_2 H20 Q2_3 J17 Q2_4 H17 Q2_5 G21 Q2_6 F21 Q2_7 G18 Q2_8 H18 Q2_10 G17 Q2_9 F18 Q2_11 J19 Q2_12 H19 D_4 B15 D_5 C17 D_6 D15 D_7 B17 D_8 D16 D_9 A16 Q3_1 E17 Q3_2 E18 Q3_3 G20 Q3_4 F20 Q3_5 E21 Q3_6 D21 Q3_7 F19 Q3_8 E19 D_10 G15 Q3_9 D22 D_11 E16 D_12 G16 D_13 A15 D_14 C15 D_15 F16 D_16 F15 D_17 H15 Q3_10 C22 Q4_1 C18 Q3_11 C20 Q4_2 D17 Q3_12 D20 Q4_3 A18 Q4_4 B18 Q4_5 A19 Q4_6 A20 Q4_7 B22 Q4_8 A21 Q4_9 B21 Q1_10 L19 Q1_1 M17 Q1_11 L20 Q1_2 M18 Q1_12 M20 Q1_3 K18 Q1_4 L18 Q1_5 M21 Q1_6 L21 Q1_7 K21 Q1_8 J21 Q1_9 K19 Q4_10 B20 Q4_11 C19 Q4_12 D19} HPS_IO_Enable {SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 GPIO NONE GPIO NONE NONE NONE UART1:TX UART1:RX GPIO GPIO NONE NONE I2C0:SDA I2C0:SCL GPIO NONE MDIO1:MDIO MDIO1:MDC NONE GPIO USB1:CLK USB1:STP USB1:DIR USB1:DATA0 USB1:DATA1 USB1:NXT USB1:DATA2 USB1:DATA3 USB1:DATA4 USB1:DATA5 USB1:DATA6 USB1:DATA7 EMAC1:TX_CLK EMAC1:TX_CTL EMAC1:RX_CLK EMAC1:RX_CTL EMAC1:TXD0 EMAC1:TXD1 EMAC1:RXD0 EMAC1:RXD1 EMAC1:TXD2 EMAC1:TXD3 EMAC1:RXD2 EMAC1:RXD3 GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO} CLK_HMC_PLL_SOURCE 0 S2FINTERRUPT_SDMMC_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_SPIS1_SCLK_IN 100 UART1_PinMuxing IO S2FINTERRUPT_I2CEMAC2_Enable false F2SDRAM_ADDRESS_WIDTH 32 EMAC1SEL 0 HMC_PLL_REF_CLK 800 TRACE_PinMuxing Unused FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2C1_SCL_IN 0 USB0_Mode N/A FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC0_TX_CLK_IN 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SDMMC_CCLK 100 DISABLE_PERI_PLL false CLK_PERI_PLL_SOURCE2 0 S2FINTERRUPT_I2C0_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_I2CEMAC1_SCL_IN 100 EMIF_CONDUIT_Enable true SPIM0_Mode Single_slave_selects FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC0_CLK 100 PERPLLGRP_VCO_NUMER 239 S2FINTERRUPT_L4TIMER_Enable false H2F_TPIU_CLOCK_IN_FREQ 100 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC1_MD_CLK 2.5 USB1_PinMuxing IO S2FINTERRUPT_I2CEMAC0_Enable false F2SDRAM_READY_LATENCY true PERPLLGRP_S2F_USER0_CNT 900 EMAC0_SWITCH_Enable false S2FINTERRUPT_WATCHDOG_Enable false FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC1_RX_CLK_IN 100 I2CEMAC0_Mode N/A EMAC0_Mode N/A S2FINTERRUPT_QSPI_Enable false MAINPLLGRP_S2F_USER1_CNT 900 pin_muxing {} INTERNAL_OSCILLATOR_ENABLE 60 SPIM0_PinMuxing FPGA PERI_PLL_MANUAL_VCO_FREQ 2000 F2H_WARM_RST_Enable false CUSTOM_MPU_CLK 800 L3_MAIN_FREE_CLK 500 F2SINTERRUPT_Enable true S2FINTERRUPT_SPIM1_Enable false device_name 10AS066H2F34I1HG FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_EMAC2_TX_CLK_IN 100 EMAC0SEL 0 FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_SPIM0_SCLK_OUT 100 CONFIG_HPS_DIV_GPIO 32000 EMAC1_CLK 250 S2FINTERRUPT_UART1_Enable false F2SDRAM2_ENABLED false MPU_EVENTS_Enable false S2FINTERRUPT_SPIS0_Enable false EMAC_PTP_REF_CLK 100 CLK_EMACA_SOURCE 1 FPGA_PERIPHERAL_INPUT_CLOCK_FREQ_USB1_CLK_IN 100 hps_device_family {Arria 10} EMAC2_PTP false CLK_MPU_SOURCE 0 I2C1_PinMuxing FPGA NAND_Mode N/A quartus_ini_hps_ip_override_sdmmc_4bit false PERPLLGRP_EMACA_CNT 11 Quad_2_Save {} S2FINTERRUPT_EMAC1_Enable false EMAC1_PinMuxing IO SPIS1_PinMuxing Unused EMAC1_SWITCH_Enable false BSEL 1 PLL_CLK0 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_EMAC0_GTX_CLK 100 PLL_CLK1 Unused quartus_ini_hps_ip_enable_test_interface false PLL_CLK2 Unused PLL_CLK3 Unused CM_Mode N/A PLL_CLK4 Unused FPGA_PERIPHERAL_OUTPUT_CLOCK_FREQ_I2CEMAC2_CLK 100 CLK_MAIN_PLL_SOURCE2 0 TESTIOCTRL_MAINCLKSEL 8 UART1_Mode No_flow_control I2C0_Mode default STM_Enable false" />
  <parameter name="device" value="10AS066H2F34I1HG" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\hps.pre.xml"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\hps.pre.xml"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_arria10_interface_generator_140\synth\hps_a10_lib.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/altera_hps/altera_hps_arria_10/interface_generator/altera_arria10_interface_generator_hw.tcl" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/intelFPGA/18.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_arria10_hps_io_180_of6hmti"
     as="border" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_arria10_interface_generator_140_62dhioi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_bridge"
   version="18.0"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_bridge_180\synth\altera_avalon_mm_bridge.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_mm_bridge_180\synth\altera_avalon_mm_bridge.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"
     as="ioaux_master_bridge" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_avalon_mm_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="18.0"
   name="audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 1 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 1 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 1 USES_SECOND_GENERATION_PART_INFO 1 USES_SECOND_GENERATION_POWER_ANALYZER 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter
     name="autoInitializationFileName"
     value="cal_slave_component_ioaux_soft_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter
     name="derived_init_file_name"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter
     name="initializationFileName"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="true" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16383" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_onchip_memory2_180\synth\audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_onchip_memory2_180\synth\seq_cal_soft_m20k.hex"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_onchip_memory2_180\synth\audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v"
       attributes="" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_avalon_onchip_memory2_180\synth\seq_cal_soft_m20k.hex"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"
     as="ioaux_soft_ram" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen//audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.0"
   name="audioblade_system_altera_mm_interconnect_180_l5dmrei">
  <parameter name="AUTO_DEVICE" value="10AS066H2F34I1HG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ioaux_master_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {SYNC_RESET} {0};add_instance {ioaux_soft_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ioaux_master_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ioaux_master_bridge_m0_translator.avalon_universal_master_0} {ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_master_bridge_m0_translator.reset} {reset};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_soft_ram_s1_translator.reset} {reset};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_m0_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_soft_ram_s1_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_reset_reset_bridge.clk} {clock};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {ioaux_master_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ioaux_master_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {ioaux_master_bridge_reset_reset_bridge.in_reset};add_interface {ioaux_master_bridge_m0} {avalon} {slave};set_interface_property {ioaux_master_bridge_m0} {EXPORT_OF} {ioaux_master_bridge_m0_translator.avalon_anti_master_0};add_interface {ioaux_soft_ram_s1} {avalon} {master};set_interface_property {ioaux_soft_ram_s1} {EXPORT_OF} {ioaux_soft_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ioaux_master_bridge.m0} {0};set_module_assignment {interconnect_id.ioaux_soft_ram.s1} {0};" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_l5dmrei.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_l5dmrei.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_mm_interconnect_180\synth\audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"
     as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_altera_mm_interconnect_180_l5dmrei"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="18.0"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_master_translator_180\synth\altera_merlin_master_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_master_translator_180\synth\altera_merlin_master_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_nzcyb6q"
     as="mm_clock_crossing_bridge_0_m0_translator" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_l5dmrei"
     as="ioaux_master_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_master_translator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="18.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_slave_translator_180\synth\altera_merlin_slave_translator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\altera_merlin_slave_translator_180\synth\altera_merlin_slave_translator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_d4sniia"
     as="mm_clock_crossing_bridge_0_s0_translator" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_nzcyb6q"
     as="emif_0_ctrl_amm_0_translator" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_l5dmrei"
     as="ioaux_soft_ram_s1_translator" />
  <instantiator
     instantiator="audioblade_system_altera_mm_interconnect_180_alyigqi"
     as="ur_ear_fpga_sim_0_avalon_slave_translator,som_config_s1_translator" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: altera_merlin_slave_translator"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.0"
   name="audioblade_system_error_adapter_180_jats3da">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="514" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\error_adapter_180\synth\audioblade_system_error_adapter_180_jats3da.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\error_adapter_180\synth\audioblade_system_error_adapter_180_jats3da.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_avalon_st_adapter_180_v3lgypq"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_jats3da"</message>
  </messages>
 </entity>
 <entity
   kind="error_adapter"
   version="18.0"
   name="audioblade_system_error_adapter_180_ww4pkiq">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\error_adapter_180\synth\audioblade_system_error_adapter_180_ww4pkiq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system\error_adapter_180\synth\audioblade_system_error_adapter_180_ww4pkiq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="audioblade_system_altera_avalon_st_adapter_180_caevfly"
     as="error_adapter_0" />
  <messages>
   <message level="Info" culprit="audioblade_system">"Generating: audioblade_system_error_adapter_180_ww4pkiq"</message>
  </messages>
 </entity>
</deploy>
