
ubuntu-preinstalled/sg_modes:     file format elf32-littlearm


Disassembly of section .init:

0000109c <.init>:
    109c:	push	{r3, lr}
    10a0:	bl	21a0 <__snprintf_chk@plt+0xf18>
    10a4:	pop	{r3, pc}

Disassembly of section .plt:

000010a8 <sg_simple_inquiry@plt-0x14>:
    10a8:	push	{lr}		; (str lr, [sp, #-4]!)
    10ac:	ldr	lr, [pc, #4]	; 10b8 <sg_simple_inquiry@plt-0x4>
    10b0:	add	lr, pc, lr
    10b4:	ldr	pc, [lr, #8]!
    10b8:	andeq	r4, r1, r8, ror lr

000010bc <sg_simple_inquiry@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #20, 20	; 0x14000
    10c4:	ldr	pc, [ip, #3704]!	; 0xe78

000010c8 <sg_set_binary_mode@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #20, 20	; 0x14000
    10d0:	ldr	pc, [ip, #3696]!	; 0xe70

000010d4 <strcmp@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #20, 20	; 0x14000
    10dc:	ldr	pc, [ip, #3688]!	; 0xe68

000010e0 <__cxa_finalize@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #20, 20	; 0x14000
    10e8:	ldr	pc, [ip, #3680]!	; 0xe60

000010ec <free@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #20, 20	; 0x14000
    10f4:	ldr	pc, [ip, #3672]!	; 0xe58

000010f8 <sg_cmds_close_device@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #20, 20	; 0x14000
    1100:	ldr	pc, [ip, #3664]!	; 0xe50

00001104 <memcmp@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #20, 20	; 0x14000
    110c:	ldr	pc, [ip, #3656]!	; 0xe48

00001110 <__stack_chk_fail@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #20, 20	; 0x14000
    1118:	ldr	pc, [ip, #3648]!	; 0xe40

0000111c <pr2serr@plt>:
    111c:	add	ip, pc, #0, 12
    1120:	add	ip, ip, #20, 20	; 0x14000
    1124:	ldr	pc, [ip, #3640]!	; 0xe38

00001128 <perror@plt>:
    1128:	add	ip, pc, #0, 12
    112c:	add	ip, ip, #20, 20	; 0x14000
    1130:	ldr	pc, [ip, #3632]!	; 0xe30

00001134 <hex2stdout@plt>:
    1134:	add	ip, pc, #0, 12
    1138:	add	ip, ip, #20, 20	; 0x14000
    113c:	ldr	pc, [ip, #3624]!	; 0xe28

00001140 <getenv@plt>:
    1140:	add	ip, pc, #0, 12
    1144:	add	ip, ip, #20, 20	; 0x14000
    1148:	ldr	pc, [ip, #3616]!	; 0xe20

0000114c <puts@plt>:
    114c:			; <UNDEFINED> instruction: 0xe7fd4778
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #20, 20	; 0x14000
    1158:	ldr	pc, [ip, #3604]!	; 0xe14

0000115c <__libc_start_main@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #20, 20	; 0x14000
    1164:	ldr	pc, [ip, #3596]!	; 0xe0c

00001168 <__gmon_start__@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #20, 20	; 0x14000
    1170:	ldr	pc, [ip, #3588]!	; 0xe04

00001174 <getopt_long@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #20, 20	; 0x14000
    117c:	ldr	pc, [ip, #3580]!	; 0xdfc

00001180 <__ctype_b_loc@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #20, 20	; 0x14000
    1188:	ldr	pc, [ip, #3572]!	; 0xdf4

0000118c <sg_get_num_nomult@plt>:
    118c:	add	ip, pc, #0, 12
    1190:	add	ip, ip, #20, 20	; 0x14000
    1194:	ldr	pc, [ip, #3564]!	; 0xdec

00001198 <strlen@plt>:
    1198:	add	ip, pc, #0, 12
    119c:	add	ip, ip, #20, 20	; 0x14000
    11a0:	ldr	pc, [ip, #3556]!	; 0xde4

000011a4 <sg_ll_mode_sense6@plt>:
    11a4:	add	ip, pc, #0, 12
    11a8:	add	ip, ip, #20, 20	; 0x14000
    11ac:	ldr	pc, [ip, #3548]!	; 0xddc

000011b0 <strchr@plt>:
    11b0:	add	ip, pc, #0, 12
    11b4:	add	ip, ip, #20, 20	; 0x14000
    11b8:	ldr	pc, [ip, #3540]!	; 0xdd4

000011bc <sg_if_can2stderr@plt>:
    11bc:	add	ip, pc, #0, 12
    11c0:	add	ip, ip, #20, 20	; 0x14000
    11c4:	ldr	pc, [ip, #3532]!	; 0xdcc

000011c8 <sg_ll_mode_sense10_v2@plt>:
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #20, 20	; 0x14000
    11d0:	ldr	pc, [ip, #3524]!	; 0xdc4

000011d4 <__isoc99_sscanf@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #20, 20	; 0x14000
    11dc:	ldr	pc, [ip, #3516]!	; 0xdbc

000011e0 <memset@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #20, 20	; 0x14000
    11e8:	ldr	pc, [ip, #3508]!	; 0xdb4

000011ec <putchar@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #20, 20	; 0x14000
    11f4:	ldr	pc, [ip, #3500]!	; 0xdac

000011f8 <__printf_chk@plt>:
    11f8:	add	ip, pc, #0, 12
    11fc:	add	ip, ip, #20, 20	; 0x14000
    1200:	ldr	pc, [ip, #3492]!	; 0xda4

00001204 <sg_convert_errno@plt>:
    1204:	add	ip, pc, #0, 12
    1208:	add	ip, ip, #20, 20	; 0x14000
    120c:	ldr	pc, [ip, #3484]!	; 0xd9c

00001210 <sg_msense_calc_length@plt>:
    1210:	add	ip, pc, #0, 12
    1214:	add	ip, ip, #20, 20	; 0x14000
    1218:	ldr	pc, [ip, #3476]!	; 0xd94

0000121c <safe_strerror@plt>:
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #20, 20	; 0x14000
    1224:	ldr	pc, [ip, #3468]!	; 0xd8c

00001228 <sg_get_trans_proto_str@plt>:
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #20, 20	; 0x14000
    1230:	ldr	pc, [ip, #3460]!	; 0xd84

00001234 <sg_get_category_sense_str@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #20, 20	; 0x14000
    123c:	ldr	pc, [ip, #3452]!	; 0xd7c

00001240 <sg_get_num@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #20, 20	; 0x14000
    1248:	ldr	pc, [ip, #3444]!	; 0xd74

0000124c <sg_get_pdt_str@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #20, 20	; 0x14000
    1254:	ldr	pc, [ip, #3436]!	; 0xd6c

00001258 <sg_cmds_open_device@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #20, 20	; 0x14000
    1260:	ldr	pc, [ip, #3428]!	; 0xd64

00001264 <sg_memalign@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #20, 20	; 0x14000
    126c:	ldr	pc, [ip, #3420]!	; 0xd5c

00001270 <strncmp@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #20, 20	; 0x14000
    1278:	ldr	pc, [ip, #3412]!	; 0xd54

0000127c <abort@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #20, 20	; 0x14000
    1284:	ldr	pc, [ip, #3404]!	; 0xd4c

00001288 <__snprintf_chk@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #20, 20	; 0x14000
    1290:	ldr	pc, [ip, #3396]!	; 0xd44

Disassembly of section .text:

00001294 <.text>:
    1294:	svcmi	0x00f0e92d
    1298:	cfstr32	mvfx2, [sp, #-0]
    129c:	eorscs	r8, r8, #4, 22	; 0x1000
    12a0:	ldclgt	8, cr15, [r8], #-892	; 0xfffffc84
    12a4:			; <UNDEFINED> instruction: 0xf8df4607
    12a8:	sxtab16mi	r3, r8, r8, ror #24
    12ac:			; <UNDEFINED> instruction: 0x462944fc
    12b0:	cfldr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    12b4:			; <UNDEFINED> instruction: 0xf85cac15
    12b8:	cdpge	0, 1, cr3, cr2, cr3, {0}
    12bc:	ldmdavs	fp, {r5, r9, sl, lr}
    12c0:			; <UNDEFINED> instruction: 0xf04f9391
    12c4:	eorsvs	r0, r5, r0, lsl #6
    12c8:	svc	0x008af7ff
    12cc:	mrrceq	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    12d0:	mvnscc	pc, #79	; 0x4f
    12d4:	ldrbtmi	r6, [r8], #-675	; 0xfffffd5d
    12d8:	svc	0x0032f7ff
    12dc:	ldrtmi	r4, [r9], -r2, asr #12
    12e0:			; <UNDEFINED> instruction: 0xf0002800
    12e4:	strtmi	r8, [r0], -r7, ror #3
    12e8:			; <UNDEFINED> instruction: 0xf0007265
    12ec:			; <UNDEFINED> instruction: 0x4605ffdd
    12f0:	stfcsd	f3, [r4, #-640]!	; 0xfffffd80
    12f4:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    12f8:	stccs	8, cr15, [ip], #-892	; 0xfffffc84
    12fc:	stccc	8, cr15, [r0], #-892	; 0xfffffc84
    1300:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1304:	blls	fe45b374 <__snprintf_chk@plt+0xfe45a0ec>
    1308:			; <UNDEFINED> instruction: 0xf040405a
    130c:			; <UNDEFINED> instruction: 0x462886de
    1310:	cfldr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    1314:	blhi	13c610 <__snprintf_chk@plt+0x13b388>
    1318:	svchi	0x00f0e8bd
    131c:	blcs	1fcb0 <__snprintf_chk@plt+0x1ea28>
    1320:	andshi	pc, r6, #64	; 0x40
    1324:	blcs	1b7b8 <__snprintf_chk@plt+0x1a530>
    1328:	andhi	pc, lr, #64	; 0x40
    132c:	blcs	1fdc0 <__snprintf_chk@plt+0x1eb38>
    1330:	bicshi	pc, r8, r0
    1334:	blcs	1fec8 <__snprintf_chk@plt+0x1ec40>
    1338:	bichi	pc, pc, r0, asr #32
    133c:	ldrdhi	pc, [r0], -r4	; <UNPREDICTABLE>
    1340:	svceq	0x0000f1b8
    1344:	blvs	187538c <__snprintf_chk@plt+0x1874104>
    1348:			; <UNDEFINED> instruction: 0xf8dfb171
    134c:	bvs	fe8842d4 <__snprintf_chk@plt+0xfe88304c>
    1350:			; <UNDEFINED> instruction: 0xf7ff4478
    1354:	bvs	ff87ceec <__snprintf_chk@plt+0xff87bc64>
    1358:	vmls.i8	d18, d0, d0
    135c:			; <UNDEFINED> instruction: 0xf8df8359
    1360:	ldrbtmi	r0, [r8], #-3024	; 0xfffff430
    1364:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
    1368:	svccs	0x00006b27
    136c:	mvnshi	pc, r0
    1370:	tstlt	fp, r3, lsr #17
    1374:	blcs	1be08 <__snprintf_chk@plt+0x1ab80>
    1378:	eorhi	pc, ip, #128, 4
    137c:	blcs	1fa10 <__snprintf_chk@plt+0x1e788>
    1380:			; <UNDEFINED> instruction: 0x81bef000
    1384:	blcs	1f918 <__snprintf_chk@plt+0x1e690>
    1388:	mvnshi	pc, #64	; 0x40
    138c:	stmdacs	r0, {r5, r7, r8, fp, sp, lr}
    1390:			; <UNDEFINED> instruction: 0x81baf340
    1394:	vceq.i8	q1, q8, <illegal reg q15.5>
    1398:	movwcs	r8, #909	; 0x38d
    139c:			; <UNDEFINED> instruction: 0x46194632
    13a0:	svc	0x0060f7ff
    13a4:			; <UNDEFINED> instruction: 0xa018f8d4
    13a8:	svccs	0x00004607
    13ac:			; <UNDEFINED> instruction: 0x83baf000
    13b0:	blcs	1be44 <__snprintf_chk@plt+0x1abbc>
    13b4:	mvnshi	pc, r0, asr #5
    13b8:			; <UNDEFINED> instruction: 0xb12b69e3
    13bc:			; <UNDEFINED> instruction: 0xf7ff2001
    13c0:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
    13c4:	mvnshi	pc, #192, 4
    13c8:	strbmi	r7, [r2], -r1, ror #19
    13cc:			; <UNDEFINED> instruction: 0xf0816b20
    13d0:			; <UNDEFINED> instruction: 0xf7ff0101
    13d4:			; <UNDEFINED> instruction: 0xf1b0ef42
    13d8:	vqdmlal.s<illegal width 8>	q8, d0, d0
    13dc:			; <UNDEFINED> instruction: 0xf10d82f3
    13e0:	strbmi	r0, [r3], -ip, lsl #23
    13e4:	ldrbmi	r2, [r9], -r1, lsl #4
    13e8:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    13ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    13f0:	cmphi	r2, #64	; 0x40	; <UNPREDICTABLE>
    13f4:	mulne	r1, fp, r8
    13f8:	mulcc	r6, fp, r8
    13fc:	vmls.f16	s12, s17, s5
    1400:	vmov.i16	d17, #45056	; 0xb000
    1404:	vaddw.u8	<illegal reg q8.5>, <illegal reg q9.5>, d0
    1408:	movwls	r0, #37824	; 0x93c0
    140c:	bne	fe43cc34 <__snprintf_chk@plt+0xfe43b9ac>
    1410:	stmdbvs	r3!, {r1, r6, r7, r8, fp, ip, sp, pc}^
    1414:			; <UNDEFINED> instruction: 0xdc152b02
    1418:	cmpcs	r0, sp, lsr #20
    141c:	beq	43cc84 <__snprintf_chk@plt+0x43b9fc>
    1420:	svc	0x0014f7ff
    1424:	blt	43cc8c <__snprintf_chk@plt+0x43ba04>
    1428:	blne	23f7ac <__snprintf_chk@plt+0x23e524>
    142c:	adceq	pc, lr, #1073741827	; 0x40000003
    1430:	orrseq	pc, sp, #1073741827	; 0x40000003
    1434:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    1438:	stmib	sp, {r0, r2, r5, r9, fp, sp, pc}^
    143c:	andcs	r0, r1, r1, lsl #22
    1440:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
    1444:	movwls	r7, #43299	; 0xa923
    1448:			; <UNDEFINED> instruction: 0xf0402b00
    144c:	stmiavc	r3!, {r2, r4, r5, r6, r7, r9, pc}
    1450:	blcs	26084 <__snprintf_chk@plt+0x24dfc>
    1454:	mvnhi	pc, r0, asr #32
    1458:	stmiavs	r3!, {r1, r5, r7, r9, fp, sp, lr}^
    145c:			; <UNDEFINED> instruction: 0xf0002a3f
    1460:	blcs	22128 <__snprintf_chk@plt+0x20ea0>
    1464:	teqhi	r2, #0	; <UNPREDICTABLE>
    1468:	adcvs	r2, r2, #-268435453	; 0xf0000003
    146c:	svclt	0x00c42b01
    1470:	rscvs	r2, r2, #-268435441	; 0xf000000f
    1474:	blcs	1bc04 <__snprintf_chk@plt+0x1a97c>
    1478:	bcs	710e0 <__snprintf_chk@plt+0x6fe58>
    147c:	movwcs	fp, #8140	; 0x1fcc
    1480:	movwls	r2, #41728	; 0xa300
    1484:			; <UNDEFINED> instruction: 0x83acf300
    1488:	blge	527cb8 <__snprintf_chk@plt+0x526a30>
    148c:	stmdavc	r1!, {r5, r7, r8, fp, ip, sp, lr}
    1490:	bvs	ff965ce8 <__snprintf_chk@plt+0xff964a60>
    1494:			; <UNDEFINED> instruction: 0x2c09e9d4
    1498:	stmdacs	r0, {r2, r3, r8, r9, ip, pc}
    149c:	tsthi	r8, #0	; <UNPREDICTABLE>
    14a0:	strls	r2, [r0, #-1]
    14a4:	strbtmi	r9, [r3], -r3
    14a8:			; <UNDEFINED> instruction: 0xf8cd4648
    14ac:	stmib	sp, {r4, pc}^
    14b0:			; <UNDEFINED> instruction: 0xf7ff7a01
    14b4:	stmdacs	r9, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    14b8:			; <UNDEFINED> instruction: 0xf0004605
    14bc:	cfstrscs	mvf8, [r5, #-104]	; 0xffffff98
    14c0:	msrhi	SPSR_sc, #0
    14c4:			; <UNDEFINED> instruction: 0xf0402d00
    14c8:	stmiavc	r3!, {r0, r1, r2, r3, r4, r8, r9, pc}^
    14cc:	movwls	r4, #46618	; 0xb61a
    14d0:	bcs	1fb64 <__snprintf_chk@plt+0x1e8dc>
    14d4:	orrshi	pc, r2, #64	; 0x40
    14d8:	blls	2e610c <__snprintf_chk@plt+0x2e4e84>
    14dc:			; <UNDEFINED> instruction: 0xf0002b00
    14e0:			; <UNDEFINED> instruction: 0xf8df83dc
    14e4:	ldrbtmi	r3, [fp], #-2644	; 0xfffff5ac
    14e8:	stmibvs	r3!, {r1, r2, r3, r8, r9, ip, pc}^
    14ec:	stmdbvs	r3!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    14f0:	andsle	r2, r4, r1, lsl #22
    14f4:			; <UNDEFINED> instruction: 0xdc122b02
    14f8:	bls	2dfb8c <__snprintf_chk@plt+0x2de904>
    14fc:			; <UNDEFINED> instruction: 0xf0004293
    1500:	blls	2e2c1c <__snprintf_chk@plt+0x2e1994>
    1504:			; <UNDEFINED> instruction: 0xf0402b00
    1508:			; <UNDEFINED> instruction: 0xf8df84a8
    150c:	ldrbtmi	r3, [fp], #-2608	; 0xfffff5d0
    1510:	bne	b3f894 <__snprintf_chk@plt+0xb3e60c>
    1514:	bls	389520 <__snprintf_chk@plt+0x388298>
    1518:			; <UNDEFINED> instruction: 0xf7ff4479
    151c:	blls	33cedc <__snprintf_chk@plt+0x33bc54>
    1520:	bl	fee9b58c <__snprintf_chk@plt+0xfee9a304>
    1524:	movwls	r0, #49921	; 0xc301
    1528:	strthi	pc, [r8], #-256	; 0xffffff00
    152c:	blcs	28160 <__snprintf_chk@plt+0x26ed8>
    1530:			; <UNDEFINED> instruction: 0x83a4f000
    1534:	blcs	e816c <__snprintf_chk@plt+0xe6ee4>
    1538:	strbthi	pc, [pc], #-832	; 1540 <__snprintf_chk@plt+0x2b8>	; <UNPREDICTABLE>
    153c:	movwls	r7, #63611	; 0xf87b
    1540:	movwls	r2, #54020	; 0xd304
    1544:	tstls	r0, #12255232	; 0xbb0000
    1548:	bleq	133d984 <__snprintf_chk@plt+0x133c6fc>
    154c:	ldrdcs	lr, [fp, -sp]
    1550:			; <UNDEFINED> instruction: 0x465b4638
    1554:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1558:	beq	3dc20 <__snprintf_chk@plt+0x3c998>
    155c:	ldrthi	pc, [r4], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    1560:			; <UNDEFINED> instruction: 0xf8db9b0c
    1564:	ldrmi	r1, [sl]
    1568:	ldrmi	fp, [sl], r8, lsr #31
    156c:	stmiane	fp, {r0, r2, r3, r8, r9, fp, ip, pc}^
    1570:	vqrshl.u8	q2, <illegal reg q1.5>, q0
    1574:	stmibvs	r3!, {r1, r2, r3, r6, r7, r8, r9, pc}^
    1578:			; <UNDEFINED> instruction: 0xf0402b00
    157c:	stmdbvs	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, pc}^
    1580:	vpmax.u8	d2, d0, d2
    1584:	bcs	62b2c <__snprintf_chk@plt+0x618a4>
    1588:	ldrbhi	pc, [sl, #-0]!	; <UNPREDICTABLE>
    158c:			; <UNDEFINED> instruction: 0xf0002a02
    1590:	cfcmp32	r8, mvfx8, mvfx5
    1594:	blcs	fddc <__snprintf_chk@plt+0xeb54>
    1598:	strthi	pc, [fp], #-64	; 0xffffffc0
    159c:	andcs	r9, r1, sl, lsl #22
    15a0:	ldmib	sp, {r1, r8, r9, ip, pc}^
    15a4:	vaddw.u8	<illegal reg q9.5>, <illegal reg q0.5>, d15
    15a8:	andls	r1, r1, #0, 4
    15ac:	smlabtls	r0, r9, r9, r0
    15b0:	ldmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15b4:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
    15b8:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
    15bc:	ldrbmi	r9, [r3, #-2828]	; 0xfffff4f4
    15c0:	ldrthi	pc, [r7], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    15c4:	eorsge	pc, r0, sp, asr #17
    15c8:	blcs	1f75c <__snprintf_chk@plt+0x1e4d4>
    15cc:	strbhi	pc, [r9], #-0	; <UNPREDICTABLE>
    15d0:	ldmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15d4:			; <UNDEFINED> instruction: 0xf8db2200
    15d8:	cdp	0, 0, cr3, cr9, cr0, {0}
    15dc:	ldrbtmi	r9, [r8], #-2704	; 0xfffff570
    15e0:	stmdals	sp, {r1, r3, ip, pc}
    15e4:	stmib	sp, {r0, r4, r7, r9, sl, lr}^
    15e8:	strmi	r6, [r3], #-1293	; 0xfffffaf3
    15ec:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15f0:	bleq	fc214 <__snprintf_chk@plt+0xfaf8c>
    15f4:	mcr	4, 0, r4, cr9, cr8, {3}
    15f8:	stmdals	ip, {r4, r9, fp}
    15fc:			; <UNDEFINED> instruction: 0xf8df1ac7
    1600:	ldrbtmi	r3, [fp], #-2384	; 0xfffff6b0
    1604:	stmdacc	fp, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1608:	ldrmi	r4, [r4], -r0, lsr #13
    160c:	vpmax.f32	d18, d0, d0
    1610:	teqlt	ip, r4	; <illegal shifter operand>
    1614:	ldrdcc	pc, [ip], -r8
    1618:			; <UNDEFINED> instruction: 0xf8d8b923
    161c:	bcs	fffc96d4 <__snprintf_chk@plt+0xfffc844c>
    1620:	strbhi	pc, [r1, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    1624:	mulvs	r0, fp, r8
    1628:	beq	103d688 <__snprintf_chk@plt+0x103c400>
    162c:	andshi	pc, r0, #0
    1630:			; <UNDEFINED> instruction: 0x5002f8bb
    1634:	adclt	fp, sp, #446464	; 0x6d000
    1638:			; <UNDEFINED> instruction: 0xf0163504
    163c:			; <UNDEFINED> instruction: 0xf040063f
    1640:			; <UNDEFINED> instruction: 0xf109820b
    1644:			; <UNDEFINED> instruction: 0xf1b90901
    1648:	stcle	15, cr0, [r3, #-12]
    164c:	svcvs	0x0020f5b7
    1650:	ldrbthi	pc, [r4], #768	; 0x300	; <UNPREDICTABLE>
    1654:			; <UNDEFINED> instruction: 0x3014f8d8
    1658:			; <UNDEFINED> instruction: 0xf0002b00
    165c:			; <UNDEFINED> instruction: 0xf8d880c2
    1660:			; <UNDEFINED> instruction: 0xf1ba1024
    1664:			; <UNDEFINED> instruction: 0xf0000f00
    1668:			; <UNDEFINED> instruction: 0xf89b8281
    166c:	ldrtmi	r3, [r2], -r1
    1670:	andcs	r9, r1, r0, lsl #2
    1674:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1678:			; <UNDEFINED> instruction: 0xf7ff4479
    167c:	adcmi	lr, pc, #12160	; 0x2f80
    1680:	svclt	0x00a84639
    1684:	stccs	6, cr4, [r0], {41}	; 0x29
    1688:			; <UNDEFINED> instruction: 0xf5b1dd0c
    168c:	stcle	15, cr7, [r9, #-0]
    1690:	stmiaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1694:	vst1.8	{d20-d22}, [pc :128], r9
    1698:	ldrbtmi	r7, [r8], #-512	; 0xfffffe00
    169c:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    16a0:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    16a4:	andcs	r4, r1, #88, 12	; 0x5800000
    16a8:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    16ac:	strcc	r1, [r1], #-2943	; 0xfffff481
    16b0:	str	r4, [fp, fp, lsr #9]!
    16b4:	movwcs	r4, #5664	; 0x1620
    16b8:			; <UNDEFINED> instruction: 0xf0007263
    16bc:			; <UNDEFINED> instruction: 0x4605ff99
    16c0:			; <UNDEFINED> instruction: 0xf47f2800
    16c4:	bvc	18ecf24 <__snprintf_chk@plt+0x18ebc9c>
    16c8:	stmdbvs	r3!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}
    16cc:			; <UNDEFINED> instruction: 0xf43f2b00
    16d0:			; <UNDEFINED> instruction: 0xf000ae2d
    16d4:	strcs	pc, [r0, #-3529]	; 0xfffff237
    16d8:			; <UNDEFINED> instruction: 0xf8dfe60e
    16dc:	ldrbtmi	r0, [r8], #-2176	; 0xfffff780
    16e0:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    16e4:	blcs	20278 <__snprintf_chk@plt+0x1eff0>
    16e8:	mcrge	4, 1, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    16ec:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16f0:			; <UNDEFINED> instruction: 0xf8df2500
    16f4:	ldrbtmi	r0, [r9], #-2160	; 0xfffff790
    16f8:			; <UNDEFINED> instruction: 0xf7ff4478
    16fc:	ldrb	lr, [fp, #3344]!	; 0xd10
    1700:	stmdacs	r0, {r5, r7, r8, fp, sp, lr}
    1704:	mcrge	7, 2, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    1708:	ldrtmi	r2, [r2], -r0, lsl #6
    170c:	vst1.8	{d20-d22}, [pc :64], r9
    1710:			; <UNDEFINED> instruction: 0xf7ff5080
    1714:	stmibvc	r3!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    1718:	svclt	0x000c2b00
    171c:	bpl	fe03e860 <__snprintf_chk@plt+0xfe03d5d8>
    1720:	beq	fff3d864 <__snprintf_chk@plt+0xfff3c5dc>
    1724:	strb	r4, [r0], -r7, lsl #12
    1728:	ldrtmi	r4, [r9], -r2, asr #12
    172c:			; <UNDEFINED> instruction: 0xf0004620
    1730:			; <UNDEFINED> instruction: 0x4605fdbb
    1734:			; <UNDEFINED> instruction: 0xf47f2d00
    1738:	stmdbvs	r3!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, pc}
    173c:			; <UNDEFINED> instruction: 0xf43f2b00
    1740:	bvc	18ecf1c <__snprintf_chk@plt+0x18ebc94>
    1744:	bicle	r2, r4, r0, lsl #22
    1748:	ldc2	0, cr15, [lr]
    174c:	ldrb	r2, [r3, #1280]	; 0x500
    1750:	ldrtmi	r4, [r9], -r2, asr #12
    1754:			; <UNDEFINED> instruction: 0xf0004620
    1758:	strmi	pc, [r5], -fp, asr #30
    175c:	stmdbvc	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1760:			; <UNDEFINED> instruction: 0xf0002b00
    1764:	bvs	fe821cd8 <__snprintf_chk@plt+0xfe820a50>
    1768:	stmdale	r5!, {r0, r1, r2, r3, r4, r5, fp, sp}
    176c:	cmpcs	r0, sp, lsr #20
    1770:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1774:	ubfxne	pc, pc, #17, #17
    1778:			; <UNDEFINED> instruction: 0x46024479
    177c:			; <UNDEFINED> instruction: 0xf7ff2001
    1780:	bvc	97cc78 <__snprintf_chk@plt+0x97b9f0>
    1784:			; <UNDEFINED> instruction: 0xf0002d00
    1788:	bvs	ff8e1ef4 <__snprintf_chk@plt+0xff8e0c6c>
    178c:	bvs	fe81307c <__snprintf_chk@plt+0xfe811df4>
    1790:			; <UNDEFINED> instruction: 0xf0014639
    1794:			; <UNDEFINED> instruction: 0x463dfbbd
    1798:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, sl, sp, lr, pc}^
    179c:			; <UNDEFINED> instruction: 0xf47f2b00
    17a0:	stmdbvc	r3!, {r0, r1, r3, r9, sl, fp, sp, pc}
    17a4:			; <UNDEFINED> instruction: 0xf47f2b00
    17a8:	stmiavc	r3!, {r0, r1, r2, r9, sl, fp, sp, pc}
    17ac:			; <UNDEFINED> instruction: 0xf47f2b00
    17b0:	movwcs	sl, #7683	; 0x1e03
    17b4:	ldrb	r6, [pc, #227]!	; 189f <__snprintf_chk@plt+0x617>
    17b8:	sbfxeq	pc, pc, #17, #17
    17bc:	ldrbtmi	r4, [r8], #-1597	; 0xfffff9c3
    17c0:	stcl	7, cr15, [r6], {255}	; 0xff
    17c4:	mvnscc	pc, #79	; 0x4f
    17c8:			; <UNDEFINED> instruction: 0x4639463a
    17cc:			; <UNDEFINED> instruction: 0xf0014638
    17d0:	ldr	pc, [r1, #2975]	; 0xb9f
    17d4:			; <UNDEFINED> instruction: 0x0798f8df
    17d8:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    17dc:	ldc	7, cr15, [lr], {255}	; 0xff
    17e0:			; <UNDEFINED> instruction: 0xf1bae58a
    17e4:			; <UNDEFINED> instruction: 0xf0000f00
    17e8:			; <UNDEFINED> instruction: 0xf89b8247
    17ec:	blls	2457f8 <__snprintf_chk@plt+0x244570>
    17f0:	rscscc	pc, pc, #79	; 0x4f
    17f4:	andls	r4, r1, #48, 12	; 0x3000000
    17f8:	bcs	43d060 <__snprintf_chk@plt+0x43bdd8>
    17fc:	cdp	3, 1, cr9, cr8, cr0, {0}
    1800:			; <UNDEFINED> instruction: 0xf0013a90
    1804:			; <UNDEFINED> instruction: 0x4602fad1
    1808:			; <UNDEFINED> instruction: 0xf0002a00
    180c:			; <UNDEFINED> instruction: 0xf8d88216
    1810:	andcs	r3, r1, r4, lsr #32
    1814:	cdp	14, 1, cr9, cr9, cr10, {0}
    1818:			; <UNDEFINED> instruction: 0xf8561a10
    181c:			; <UNDEFINED> instruction: 0xf7ff3023
    1820:	str	lr, [ip, -ip, ror #25]!
    1824:	ldmdage	r4, {r1, r5, r7, r8, fp, ip, sp, lr}
    1828:	bcs	27c58 <__snprintf_chk@plt+0x269d0>
    182c:	strmi	r9, [r2], -ip
    1830:			; <UNDEFINED> instruction: 0xf04fbf14
    1834:	vst1.64	{d16-d17}, [pc :256], ip
    1838:	strmi	r5, [fp], -r0, lsl #21
    183c:	tstls	r4, r0, asr r6
    1840:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1844:			; <UNDEFINED> instruction: 0xf0002800
    1848:	stmdbvs	r3!, {r2, r3, r4, r6, r8, r9, pc}^
    184c:	bleq	133dc88 <__snprintf_chk@plt+0x133ca00>
    1850:			; <UNDEFINED> instruction: 0xf8df69e2
    1854:	tstmi	r3, #32, 14	; 0x800000
    1858:			; <UNDEFINED> instruction: 0x371cf8df
    185c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1860:	ldrbtmi	r8, [fp], #-1552	; 0xfffff9f0
    1864:			; <UNDEFINED> instruction: 0xf04fbf08
    1868:	movwls	r0, #59908	; 0xea04
    186c:	bne	43d098 <__snprintf_chk@plt+0x43be10>
    1870:			; <UNDEFINED> instruction: 0x3708f8df
    1874:	pkhtbmi	r4, r2, r6, asr #12
    1878:	movwls	r4, #62587	; 0xf47b
    187c:	andcs	r7, r0, #2670592	; 0x28c000
    1880:			; <UNDEFINED> instruction: 0xf8cb6a21
    1884:	blcs	988c <__snprintf_chk@plt+0x8604>
    1888:	andcs	sp, r1, r7, lsr r0
    188c:	andls	r9, r3, r4, lsl #2
    1890:	ldrmi	r4, [r1], -fp, lsr #12
    1894:	strls	r4, [r2], -r8, asr #12
    1898:	bcs	3bfd4 <__snprintf_chk@plt+0x3ad4c>
    189c:	stc	7, cr15, [r2], {255}	; 0xff
    18a0:	strmi	r2, [r7], -r9, lsl #16
    18a4:	addshi	pc, lr, #0
    18a8:	andsle	r2, lr, r2, lsl #16
    18ac:	suble	r2, r0, r0, lsl #30
    18b0:	blcs	1c144 <__snprintf_chk@plt+0x1aebc>
    18b4:	addshi	pc, r9, r0, asr #32
    18b8:	cfldr32cs	mvfx3, [pc, #-4]!	; 18bc <__snprintf_chk@plt+0x634>
    18bc:	ldmib	sp, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    18c0:	blls	323108 <__snprintf_chk@plt+0x321e80>
    18c4:	tstlt	r8, r8, lsl r8
    18c8:	ldc	7, cr15, [r0], {255}	; 0xff
    18cc:			; <UNDEFINED> instruction: 0x4648463d
    18d0:	ldc	7, cr15, [r2], {255}	; 0xff
    18d4:	tstlt	r8, r0, lsr r8
    18d8:	stc	7, cr15, [r8], {255}	; 0xff
    18dc:	svceq	0x0000f1b8
    18e0:	stccs	0, cr13, [r0, #-392]	; 0xfffffe78
    18e4:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    18e8:			; <UNDEFINED> instruction: 0xf8dfe506
    18ec:	ldmib	sp, {r2, r4, r7, r9, sl}^
    18f0:	ldrbtmi	r8, [r8], #-1552	; 0xfffff9f0
    18f4:	ldc	7, cr15, [r2], {255}	; 0xff
    18f8:	strcs	lr, [r1, -r3, ror #15]
    18fc:	strls	r9, [r6, -r7, lsl #2]
    1900:			; <UNDEFINED> instruction: 0x4619461a
    1904:	stmib	sp, {r3, r6, r9, sl, lr}^
    1908:	strls	r3, [r3], -r4, lsl #22
    190c:	bcc	7c048 <__snprintf_chk@plt+0x7adc0>
    1910:			; <UNDEFINED> instruction: 0xf7ff9500
    1914:	stmdacs	r9, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    1918:			; <UNDEFINED> instruction: 0xf0004607
    191c:	stmdacs	r2, {r2, r3, r4, r6, r9, pc}
    1920:			; <UNDEFINED> instruction: 0xf8dfd1c4
    1924:	ldmib	sp, {r5, r6, r9, sl}^
    1928:	ldrbtmi	r8, [r8], #-1552	; 0xfffff9f0
    192c:	bl	ffdbf930 <__snprintf_chk@plt+0xffdbe6a8>
    1930:	stmibvc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    1934:			; <UNDEFINED> instruction: 0x4631463b
    1938:			; <UNDEFINED> instruction: 0xf7ff4650
    193c:			; <UNDEFINED> instruction: 0xf8dbec6a
    1940:	bcs	9948 <__snprintf_chk@plt+0x86c0>
    1944:	bne	fedb8d54 <__snprintf_chk@plt+0xfedb7acc>
    1948:	orrhi	pc, ip, #0, 2
    194c:	stmibvs	r3!, {r4, r5, r7, r9, lr}^
    1950:	ldrtmi	fp, [r0], -r8, lsr #31
    1954:	blcs	1335c <__snprintf_chk@plt+0x120d4>
    1958:	msrhi	SPSR_, r0, asr #32
    195c:	blcs	9bef0 <__snprintf_chk@plt+0x9ac68>
    1960:	cmphi	r5, r0, lsl #6	; <UNPREDICTABLE>
    1964:	blcs	28594 <__snprintf_chk@plt+0x2730c>
    1968:	tsthi	pc, r0	; <UNPREDICTABLE>
    196c:			; <UNDEFINED> instruction: 0xf04f9b09
    1970:	strdcs	r3, [r0, -pc]
    1974:	strtmi	r9, [r8], -r1, lsl #4
    1978:	bcs	43d1e0 <__snprintf_chk@plt+0x43bf58>
    197c:	cdp	3, 1, cr9, cr8, cr0, {0}
    1980:			; <UNDEFINED> instruction: 0xf0013a90
    1984:			; <UNDEFINED> instruction: 0x4602fa11
    1988:			; <UNDEFINED> instruction: 0xf0002800
    198c:			; <UNDEFINED> instruction: 0xf8df8122
    1990:	strdcs	r1, [r1], -r8
    1994:			; <UNDEFINED> instruction: 0xf7ff4479
    1998:	stmdbvs	r3!, {r4, r5, sl, fp, sp, lr, pc}^
    199c:			; <UNDEFINED> instruction: 0xf0402b00
    19a0:	blls	2e1dd0 <__snprintf_chk@plt+0x2e0b48>
    19a4:	str	r9, [r7, sl, lsl #6]
    19a8:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    19ac:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    19b0:	stc	7, cr15, [r4], {255}	; 0xff
    19b4:	orrsle	r2, r4, r0, lsl #16
    19b8:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    19bc:			; <UNDEFINED> instruction: 0xf7ff4478
    19c0:	str	lr, [lr, lr, lsr #23]
    19c4:			; <UNDEFINED> instruction: 0xf1c96b21
    19c8:	strbmi	r0, [r8], -r0, lsl #18
    19cc:			; <UNDEFINED> instruction: 0xf7ff9109
    19d0:	stmdbls	r9, {r1, r2, r5, sl, fp, sp, lr, pc}
    19d4:			; <UNDEFINED> instruction: 0xf8df4602
    19d8:	ldrbtmi	r0, [r8], #-1468	; 0xfffffa44
    19dc:	bl	fe7bf9e0 <__snprintf_chk@plt+0xfe7be758>
    19e0:			; <UNDEFINED> instruction: 0xf7ff4648
    19e4:			; <UNDEFINED> instruction: 0x4605ec10
    19e8:	bge	147b7c0 <__snprintf_chk@plt+0x147a538>
    19ec:	cmpcs	r0, r1, lsl #22
    19f0:	andls	r4, sp, #56, 12	; 0x3800000
    19f4:	ldc	7, cr15, [lr], {255}	; 0xff
    19f8:	vnmls.f16	s14, s19, s7
    19fc:	blcs	4244 <__snprintf_chk@plt+0x2fbc>
    1a00:	ldrdcc	lr, [lr, -sp]
    1a04:	svclt	0x00189a0d
    1a08:			; <UNDEFINED> instruction: 0xf7ff4619
    1a0c:	ldrb	lr, [r3, -r8, lsl #23]
    1a10:	streq	pc, [r4, #2271]	; 0x8df
    1a14:			; <UNDEFINED> instruction: 0xf7ff4478
    1a18:	strt	lr, [r5], #2946	; 0xb82
    1a1c:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1a20:			; <UNDEFINED> instruction: 0xf7ff4478
    1a24:	bvc	18fc81c <__snprintf_chk@plt+0x18fb594>
    1a28:			; <UNDEFINED> instruction: 0xf0002b00
    1a2c:			; <UNDEFINED> instruction: 0xf0008090
    1a30:	strcs	pc, [r1, #-3099]	; 0xfffff3e5
    1a34:	bvc	8fabbc <__snprintf_chk@plt+0x8f9934>
    1a38:			; <UNDEFINED> instruction: 0xf0002b00
    1a3c:	cdp	0, 1, cr8, cr8, cr13, {4}
    1a40:	vmov	r1, s17
    1a44:	bvs	ff8c428c <__snprintf_chk@plt+0xff8c3004>
    1a48:			; <UNDEFINED> instruction: 0xf0019a09
    1a4c:	ldr	pc, [lr, -r1, ror #20]!
    1a50:	mulpl	r1, fp, r8
    1a54:	ldrb	r3, [r0, #1282]!	; 0x502
    1a58:			; <UNDEFINED> instruction: 0x1014f8d8
    1a5c:			; <UNDEFINED> instruction: 0xf47f2900
    1a60:			; <UNDEFINED> instruction: 0xf1a6adfe
    1a64:	blcs	426cc <__snprintf_chk@plt+0x41444>
    1a68:	mrcge	6, 5, APSR_nzcv, cr11, cr15, {1}
    1a6c:	svceq	0x0000f1ba
    1a70:	tsthi	r7, r0	; <UNPREDICTABLE>
    1a74:	mulcc	r5, fp, r8
    1a78:	mulne	r1, fp, r8
    1a7c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    1a80:	ldrtmi	r9, [r0], -r1, lsl #6
    1a84:	vnmls.f64	d9, d8, d9
    1a88:	movwls	r2, #2576	; 0xa10
    1a8c:	bcc	fe43d2f4 <__snprintf_chk@plt+0xfe43c06c>
    1a90:			; <UNDEFINED> instruction: 0xf98af001
    1a94:	ldrt	r4, [r7], r2, lsl #12
    1a98:	streq	pc, [r4, #-2271]	; 0xfffff721
    1a9c:	ldrbtmi	r6, [r8], #-2849	; 0xfffff4df
    1aa0:	bl	f3faa4 <__snprintf_chk@plt+0xf3e81c>
    1aa4:			; <UNDEFINED> instruction: 0xf73f2d00
    1aa8:	rsbmi	sl, r8, #18, 30	; 0x48
    1aac:	bl	feabfab0 <__snprintf_chk@plt+0xfeabe828>
    1ab0:	str	r4, [ip, -r5, lsl #12]
    1ab4:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1ab8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1abc:	bl	bbfac0 <__snprintf_chk@plt+0xbbe838>
    1ac0:	blcs	3ab30 <__snprintf_chk@plt+0x398a8>
    1ac4:	cfldrdge	mvd15, [r2], {127}	; 0x7f
    1ac8:	rscvs	r2, r3, r1, lsl #6
    1acc:	ldrb	r6, [r1], #2275	; 0x8e3
    1ad0:	bls	313324 <__snprintf_chk@plt+0x31209c>
    1ad4:	strbmi	r9, [r8], -r4
    1ad8:	strpl	lr, [r1, -sp, asr #19]
    1adc:	strmi	r9, [sl], -r5, lsl #4
    1ae0:	andshi	pc, ip, sp, asr #17
    1ae4:			; <UNDEFINED> instruction: 0xf8cd2101
    1ae8:			; <UNDEFINED> instruction: 0xf8cda00c
    1aec:	mrsls	ip, (UNDEF: 6)
    1af0:			; <UNDEFINED> instruction: 0xf7ff7961
    1af4:	stmdacs	r9, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1af8:			; <UNDEFINED> instruction: 0xf47f4605
    1afc:			; <UNDEFINED> instruction: 0xf8dface0
    1b00:	ldrbtmi	r0, [r8], #-1192	; 0xfffffb58
    1b04:	bl	2bfb08 <__snprintf_chk@plt+0x2be880>
    1b08:			; <UNDEFINED> instruction: 0x4643ac3d
    1b0c:			; <UNDEFINED> instruction: 0x46282150
    1b10:			; <UNDEFINED> instruction: 0xf7ff4622
    1b14:			; <UNDEFINED> instruction: 0xf8dfeb90
    1b18:			; <UNDEFINED> instruction: 0x46210494
    1b1c:			; <UNDEFINED> instruction: 0xf7ff4478
    1b20:			; <UNDEFINED> instruction: 0xe6d4eafe
    1b24:	streq	pc, [r8], #2271	; 0x8df
    1b28:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    1b2c:	b	ffdbfb30 <__snprintf_chk@plt+0xffdbe8a8>
    1b30:			; <UNDEFINED> instruction: 0xf7ff200c
    1b34:	strmi	lr, [r5], -r8, ror #22
    1b38:	bllt	ff7bfb3c <__snprintf_chk@plt+0xff7be8b4>
    1b3c:			; <UNDEFINED> instruction: 0xf04f6aa0
    1b40:			; <UNDEFINED> instruction: 0x462a33ff
    1b44:			; <UNDEFINED> instruction: 0xf0014629
    1b48:			; <UNDEFINED> instruction: 0xf7fff9e3
    1b4c:			; <UNDEFINED> instruction: 0xf000bbd5
    1b50:	strcs	pc, [r1, #-2971]	; 0xfffff465
    1b54:	bllt	ff43fb58 <__snprintf_chk@plt+0xff43e8d0>
    1b58:	bne	fe43d3c0 <__snprintf_chk@plt+0xfe43c138>
    1b5c:	mvnscc	pc, #79	; 0x4f
    1b60:	beq	43d3c8 <__snprintf_chk@plt+0x43c140>
    1b64:			; <UNDEFINED> instruction: 0xf0019a09
    1b68:	ssat	pc, #17, r3, asr #19	; <UNPREDICTABLE>
    1b6c:			; <UNDEFINED> instruction: 0xf8df460b
    1b70:	ldrtmi	r1, [r2], -r4, asr #8
    1b74:	ldrbtmi	r2, [r9], #-1
    1b78:	bl	fbfb7c <__snprintf_chk@plt+0xfbe8f4>
    1b7c:			; <UNDEFINED> instruction: 0xf8dfe57f
    1b80:	ldrcs	r0, [pc, #-1080]	; 1750 <__snprintf_chk@plt+0x4c8>
    1b84:			; <UNDEFINED> instruction: 0xf7ff4478
    1b88:			; <UNDEFINED> instruction: 0xf7ffeaca
    1b8c:	bvs	ff8f0a68 <__snprintf_chk@plt+0xff8ef7e0>
    1b90:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    1b94:	bvs	18e1dc8 <__snprintf_chk@plt+0x18e0b40>
    1b98:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    1b9c:			; <UNDEFINED> instruction: 0xf8df80c2
    1ba0:	ldrbtmi	r0, [r8], #-1052	; 0xfffffbe4
    1ba4:	b	feebfba8 <__snprintf_chk@plt+0xfeebe920>
    1ba8:			; <UNDEFINED> instruction: 0xf8dfe691
    1bac:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
    1bb0:	b	ff3bfbb4 <__snprintf_chk@plt+0xff3be92c>
    1bb4:	blls	2fb724 <__snprintf_chk@plt+0x2fa49c>
    1bb8:	andcs	r4, r1, #68157440	; 0x4100000
    1bbc:	movwls	r4, #42576	; 0xa650
    1bc0:	b	fee3fbc4 <__snprintf_chk@plt+0xfee3e93c>
    1bc4:	ldmmi	pc!, {r3, r4, r5, r6, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1bc8:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    1bcc:	b	feb3fbd0 <__snprintf_chk@plt+0xfeb3e948>
    1bd0:	ldmibmi	sp!, {r7, r9, sl, sp, lr, pc}^
    1bd4:	andcs	r4, r1, sl, lsr #12
    1bd8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bdc:	ldrb	lr, [ip], lr, lsl #22
    1be0:	blcs	20574 <__snprintf_chk@plt+0x1f2ec>
    1be4:	ldmmi	r9!, {r1, r4, r5, r6, ip, lr, pc}^
    1be8:			; <UNDEFINED> instruction: 0xf7ff4478
    1bec:	bvc	18fc654 <__snprintf_chk@plt+0x18fb3cc>
    1bf0:	rsble	r2, r7, r0, lsl #22
    1bf4:	blx	e3dbfe <__snprintf_chk@plt+0xe3c976>
    1bf8:			; <UNDEFINED> instruction: 0xe668251f
    1bfc:	blcs	1fce8 <__snprintf_chk@plt+0x1ea60>
    1c00:	stmdbcs	r2, {r0, r3, r4, r6, ip, lr, pc}
    1c04:	movwcs	fp, #4052	; 0xfd4
    1c08:	movwls	r2, #45825	; 0xb301
    1c0c:	strmi	lr, [r1], -r5, ror #8
    1c10:	rscscc	pc, pc, #79	; 0x4f
    1c14:			; <UNDEFINED> instruction: 0xf7ff4650
    1c18:	strb	lr, [sp], -lr, lsl #21
    1c1c:	strls	r2, [sp], #-768	; 0xfffffd00
    1c20:			; <UNDEFINED> instruction: 0x46044698
    1c24:			; <UNDEFINED> instruction: 0xf81ae005
    1c28:	cps	#8
    1c2c:			; <UNDEFINED> instruction: 0xf7ff0801
    1c30:	strbmi	lr, [r4, #-2782]	; 0xfffff522
    1c34:	stcls	12, cr13, [sp], {247}	; 0xf7
    1c38:			; <UNDEFINED> instruction: 0xf1bae63e
    1c3c:	suble	r0, sl, r0, lsl #30
    1c40:	mulne	r1, fp, r8
    1c44:	bvc	fe8bf080 <__snprintf_chk@plt+0xfe8bddf8>
    1c48:	vst1.64	{d20-d21}, [pc :128], r1
    1c4c:	ldrbmi	r7, [r0], -r0, lsl #7
    1c50:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
    1c54:	andls	r9, r0, #-2147483648	; 0x80000000
    1c58:	andcs	r4, r1, #26214400	; 0x1900000
    1c5c:	bl	53fc60 <__snprintf_chk@plt+0x53e9d8>
    1c60:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    1c64:	mcrls	6, 0, r4, cr11, cr2, {2}
    1c68:	ldmibmi	sl, {r0, sp}^
    1c6c:	eorcc	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1c70:			; <UNDEFINED> instruction: 0xf7ff4479
    1c74:	str	lr, [r2, #-2754]	; 0xfffff53e
    1c78:	ldr	r4, [r8, #1617]!	; 0x651
    1c7c:	blcs	1e88b4 <__snprintf_chk@plt+0x1e762c>
    1c80:	sbchi	pc, r4, r0, asr #6
    1c84:	andls	r2, sp, #8, 4	; 0x80000000
    1c88:	ldmdbvc	fp!, {r1, r3, r4, r5, r7, fp, ip, sp, lr}
    1c8c:			; <UNDEFINED> instruction: 0xf003920f
    1c90:	ldmvc	sl!, {r0, r8, r9}^
    1c94:	andsls	r9, r0, #671088640	; 0x28000000
    1c98:	blmi	ff3fadf8 <__snprintf_chk@plt+0xff3f9b70>
    1c9c:	movwls	r4, #58491	; 0xe47b
    1ca0:			; <UNDEFINED> instruction: 0xf89be423
    1ca4:			; <UNDEFINED> instruction: 0xf0033002
    1ca8:	strbt	r0, [r9], pc, lsl #6
    1cac:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
    1cb0:	b	d3fcb4 <__snprintf_chk@plt+0xd3ea2c>
    1cb4:	stmdbcs	r5, {r0, r1, r3, r9, sl, sp, lr, pc}
    1cb8:	blmi	ff278e60 <__snprintf_chk@plt+0xff277bd8>
    1cbc:	ldrbtmi	r9, [fp], #-1291	; 0xfffffaf5
    1cc0:	ldr	r9, [r2], #-782	; 0xfffffcf2
    1cc4:	blx	ff83dccc <__snprintf_chk@plt+0xff83ca44>
    1cc8:			; <UNDEFINED> instruction: 0xe600251f
    1ccc:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
    1cd0:	b	93fcd4 <__snprintf_chk@plt+0x93ea4c>
    1cd4:			; <UNDEFINED> instruction: 0xf50de78b
    1cd8:	bmi	ff0e0768 <__snprintf_chk@plt+0xff0df4e0>
    1cdc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1ce0:	ldrbtmi	r9, [sl], #-1537	; 0xfffff9ff
    1ce4:	andls	r4, r0, #80, 12	; 0x5000000
    1ce8:	andcs	r4, r1, #26214400	; 0x1900000
    1cec:	b	ff33fcf0 <__snprintf_chk@plt+0xff33ea68>
    1cf0:	ldmmi	lr!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1cf4:			; <UNDEFINED> instruction: 0xf7ff4478
    1cf8:	smlad	r5, r2, sl, lr
    1cfc:	tstle	r6, r1, lsl #22
    1d00:			; <UNDEFINED> instruction: 0xe00344ba
    1d04:	bleq	7fd68 <__snprintf_chk@plt+0x7eae0>
    1d08:	b	1c3fd0c <__snprintf_chk@plt+0x1c3ea84>
    1d0c:	ldrhle	r4, [r9, #90]!	; 0x5a
    1d10:	ldmmi	r7!, {r0, r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    1d14:			; <UNDEFINED> instruction: 0xf7ff4478
    1d18:	movwcs	lr, #2562	; 0xa02
    1d1c:	andcc	pc, r0, fp, asr #17
    1d20:	ldmmi	r4!, {r0, r3, r5, sl, sp, lr, pc}
    1d24:	ldrbtmi	r6, [r8], #-2721	; 0xfffff55f
    1d28:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d2c:	vrshl.u8	q15, <illegal reg q7.5>, q8
    1d30:			; <UNDEFINED> instruction: 0xf8db8192
    1d34:	bls	34dd3c <__snprintf_chk@plt+0x34cab4>
    1d38:	bl	fea92d8c <__snprintf_chk@plt+0xfea91b04>
    1d3c:	bl	1c2550 <__snprintf_chk@plt+0x1c12c8>
    1d40:	fldmiaxpl	fp!, {d16}	;@ Deprecated
    1d44:	strble	r0, [pc, #-1627]!	; 16f1 <__snprintf_chk@plt+0x469>
    1d48:			; <UNDEFINED> instruction: 0xa002f8bb
    1d4c:	blx	fe6c07bc <__snprintf_chk@plt+0xfe6bf534>
    1d50:	blx	fe2c05d4 <__snprintf_chk@plt+0xfe2bf34c>
    1d54:	beq	13e184 <__snprintf_chk@plt+0x13cefc>
    1d58:	ldrmi	r4, [r2, #4007]	; 0xfa7
    1d5c:	streq	pc, [r0], #-79	; 0xffffffb1
    1d60:	svclt	0x00a8447f
    1d64:	mul	r6, r2, r6
    1d68:	andcs	pc, r4, fp, lsl r8	; <UNPREDICTABLE>
    1d6c:	ldrtmi	r2, [r9], -r1
    1d70:			; <UNDEFINED> instruction: 0xf7ff4404
    1d74:	ldrbmi	lr, [r4, #-2626]	; 0xfffff5be
    1d78:	str	sp, [r8, #3062]!	; 0xbf6
    1d7c:			; <UNDEFINED> instruction: 0x460a489f
    1d80:	ldrcs	r9, [r1, #-2318]!	; 0xfffff6f2
    1d84:			; <UNDEFINED> instruction: 0xf7ff4478
    1d88:	str	lr, [r0, #2506]!	; 0x9ca
    1d8c:	vmls.i8	d18, d0, d11
    1d90:			; <UNDEFINED> instruction: 0x07ca80b3
    1d94:	orrhi	pc, r2, r0, lsl #2
    1d98:	blcs	2028c <__snprintf_chk@plt+0x1f004>
    1d9c:	orrshi	pc, r7, r0, asr #32
    1da0:	blcs	20394 <__snprintf_chk@plt+0x1f10c>
    1da4:	orrshi	pc, r8, r0, asr #32
    1da8:	blcs	2049c <__snprintf_chk@plt+0x1f214>
    1dac:			; <UNDEFINED> instruction: 0x81acf000
    1db0:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    1db4:			; <UNDEFINED> instruction: 0xf7ff930e
    1db8:	vmov.32	fp, d25[0]
    1dbc:			; <UNDEFINED> instruction: 0xf8dd9a90
    1dc0:	ldmib	sp, {r4, r5, pc}^
    1dc4:	str	r6, [r2, #1293]	; 0x50d
    1dc8:	strbcs	r4, [r1, #-2190]!	; 0xfffff772
    1dcc:	ldrbtmi	r9, [r8], #-2318	; 0xfffff6f2
    1dd0:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd4:	stmmi	ip, {r0, r1, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    1dd8:			; <UNDEFINED> instruction: 0x8610e9dd
    1ddc:			; <UNDEFINED> instruction: 0xf7ff4478
    1de0:	strb	lr, [lr, #-2462]!	; 0xfffff662
    1de4:	ldmib	sp, {r0, r3, r7, fp, lr}^
    1de8:	ldrbtmi	r8, [r8], #-1552	; 0xfffff9f0
    1dec:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1df0:	blls	2bb394 <__snprintf_chk@plt+0x2ba10c>
    1df4:	stmibmi	r6, {r0, sp}
    1df8:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    1dfc:	andcc	lr, pc, #3620864	; 0x374000
    1e00:	ldrbmi	r9, [r2], -r0, lsl #4
    1e04:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e08:	bllt	ff63fe0c <__snprintf_chk@plt+0xff63eb84>
    1e0c:	ldrmi	r4, [sl], -r1, lsl #17
    1e10:	ldrbtmi	r2, [r8], #-1329	; 0xfffffacf
    1e14:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e18:	ldmdami	pc!, {r0, r3, r4, r6, r8, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1e1c:	ldrcs	r4, [r1, #-1562]!	; 0xfffff9e6
    1e20:			; <UNDEFINED> instruction: 0xf7ff4478
    1e24:	ldrb	lr, [r2, #-2428]	; 0xfffff684
    1e28:	mulge	r1, fp, r8
    1e2c:	beq	be25c <__snprintf_chk@plt+0xbcfd4>
    1e30:	ldmdbmi	sl!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}^
    1e34:	andcs	r4, r1, sl, lsl r6
    1e38:	ldrbtmi	r4, [r9], #-1690	; 0xfffff966
    1e3c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e40:	ldrdcc	pc, [r0], -fp
    1e44:	ldrbmi	r9, [r2], -sp, lsl #18
    1e48:	ldrbmi	r4, [r3, #-1035]	; 0xfffffbf5
    1e4c:	blge	fef3fc50 <__snprintf_chk@plt+0xfef3e9c8>
    1e50:			; <UNDEFINED> instruction: 0xf8cb1a53
    1e54:			; <UNDEFINED> instruction: 0xf7ff3000
    1e58:	blmi	1c70d3c <__snprintf_chk@plt+0x1c6fab4>
    1e5c:			; <UNDEFINED> instruction: 0xf7ff447b
    1e60:	ldmdbmi	r0!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, pc}^
    1e64:			; <UNDEFINED> instruction: 0xf8db2001
    1e68:	ldrbtmi	r2, [r9], #-0
    1e6c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e70:	ldrdcc	pc, [r0], -fp
    1e74:			; <UNDEFINED> instruction: 0xf77f2b00
    1e78:	bls	2acd2c <__snprintf_chk@plt+0x2abaa4>
    1e7c:			; <UNDEFINED> instruction: 0xf0402a00
    1e80:	mrc	1, 0, r8, cr8, cr8, {1}
    1e84:	movwls	r2, #47632	; 0xba10
    1e88:			; <UNDEFINED> instruction: 0xf0402a00
    1e8c:	stmdami	r6!, {r1, r3, r5, r8, pc}^
    1e90:	movwls	r2, #41732	; 0xa304
    1e94:			; <UNDEFINED> instruction: 0xf7ff4478
    1e98:	movwcs	lr, #35164	; 0x895c
    1e9c:	blls	2d3704 <__snprintf_chk@plt+0x2d247c>
    1ea0:	vmls.f32	s8, s18, s5
    1ea4:	stmdbls	sp, {r4, r9, fp, ip, pc}
    1ea8:	ldrbtmi	r4, [sl], #-1689	; 0xfffff967
    1eac:	bl	1e7ae0 <__snprintf_chk@plt+0x1e6858>
    1eb0:			; <UNDEFINED> instruction: 0xf8cd0a01
    1eb4:			; <UNDEFINED> instruction: 0x46078038
    1eb8:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    1ebc:	ldrmi	r9, [r4], -sl, lsl #8
    1ec0:	andcs	pc, r8, sl, lsl r8	; <UNPREDICTABLE>
    1ec4:	andcs	r4, r1, r1, lsr #12
    1ec8:	stmdbeq	r7, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    1ecc:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ed0:	andcs	r4, r1, #80, 12	; 0x5000000
    1ed4:			; <UNDEFINED> instruction: 0xf7ff4639
    1ed8:			; <UNDEFINED> instruction: 0xf1b9e92e
    1edc:	ldrtmi	r0, [sl], #3840	; 0xf00
    1ee0:	andcs	sp, sl, lr, ror #25
    1ee4:	bls	43d750 <__snprintf_chk@plt+0x43c4c8>
    1ee8:			; <UNDEFINED> instruction: 0xf8dd9f0b
    1eec:	stcls	0, cr8, [sl], {56}	; 0x38
    1ef0:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ef4:	bllt	1b3fef8 <__snprintf_chk@plt+0x1b3ec70>
    1ef8:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    1efc:			; <UNDEFINED> instruction: 0xf7ff930e
    1f00:	stmdbmi	ip, {r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
    1f04:	ldrbtmi	r4, [r9], #-2124	; 0xfffff7b4
    1f08:	ldrbtmi	r3, [r8], #-276	; 0xfffffeec
    1f0c:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f10:			; <UNDEFINED> instruction: 0xf7ff200c
    1f14:			; <UNDEFINED> instruction: 0x4607e978
    1f18:	svclt	0x0000e4d8
    1f1c:	andeq	r4, r1, r0, lsl #25
    1f20:	strheq	r0, [r0], -r4
    1f24:	ldrdeq	r3, [r0], -r6
    1f28:	andeq	r4, r1, ip, lsr #24
    1f2c:	andeq	r3, r0, r8, asr #3
    1f30:	andeq	r3, r0, r2, ror #3
    1f34:	muleq	r0, r6, r2
    1f38:			; <UNDEFINED> instruction: 0x00002fbe
    1f3c:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1f40:	strdeq	r3, [r0], -r0
    1f44:	andeq	r3, r0, r6, lsr #11
    1f48:	andeq	r4, r1, r6, lsr r8
    1f4c:	strdeq	r3, [r0], -r0
    1f50:	andeq	r4, r1, r2, lsl r8
    1f54:	andeq	r3, r0, ip, lsr #14
    1f58:	andeq	r3, r0, r2, lsl #15
    1f5c:	andeq	r2, r0, r2, ror #27
    1f60:	strdeq	r2, [r0], -lr
    1f64:	andeq	r2, r0, ip, lsl #28
    1f68:	andeq	r2, r0, ip, lsl #28
    1f6c:	muleq	r0, lr, sp
    1f70:	andeq	r2, r0, r6, ror #27
    1f74:	andeq	r3, r0, ip
    1f78:	andeq	r2, r0, r2, asr #24
    1f7c:	andeq	r2, r0, r0, lsr ip
    1f80:	andeq	r2, r0, lr, ror #28
    1f84:	andeq	r2, r0, sl, lsr #29
    1f88:	andeq	r2, r0, r0, asr #29
    1f8c:			; <UNDEFINED> instruction: 0x000034b6
    1f90:			; <UNDEFINED> instruction: 0x000034bc
    1f94:	andeq	r2, r0, lr, lsr #25
    1f98:	andeq	r2, r0, r0, lsr r8
    1f9c:	andeq	r2, r0, r4, lsl #23
    1fa0:	andeq	r2, r0, r6, lsl #24
    1fa4:	andeq	r2, r0, r2, ror #22
    1fa8:	andeq	r2, r0, sl, lsl #25
    1fac:	andeq	r2, r0, ip, lsr sp
    1fb0:	andeq	r2, r0, r2, lsr #22
    1fb4:	andeq	r3, r0, r6, ror #4
    1fb8:	andeq	r2, r0, r0, ror #20
    1fbc:	andeq	r2, r0, sl, ror sp
    1fc0:	andeq	r2, r0, lr, lsl #25
    1fc4:	andeq	r2, r0, sl, lsr #21
    1fc8:	andeq	r2, r0, r4, lsl #25
    1fcc:	muleq	r0, ip, ip
    1fd0:	andeq	r3, r0, lr, lsr #3
    1fd4:	andeq	r3, r0, r0, asr r2
    1fd8:	andeq	r2, r0, ip, lsl #16
    1fdc:	andeq	r2, r0, r6, lsr ip
    1fe0:	andeq	r2, r0, sl, ror #15
    1fe4:	andeq	r2, r0, r6, ror #23
    1fe8:	andeq	r3, r0, r2, lsr r1
    1fec:	andeq	r2, r0, r0, lsr #20
    1ff0:	andeq	r2, r0, r4, lsl lr
    1ff4:	andeq	r2, r0, r6, lsr ip
    1ff8:	strdeq	r2, [r0], -r4
    1ffc:	ldrdeq	r2, [r0], -r8
    2000:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2004:	andeq	r2, r0, r2, lsr sp
    2008:			; <UNDEFINED> instruction: 0x000029b0
    200c:	andeq	r2, r0, sl, lsr #18
    2010:	andeq	r2, r0, lr, lsr #27
    2014:			; <UNDEFINED> instruction: 0x00002cb6
    2018:	andeq	r2, r0, r4, ror ip
    201c:			; <UNDEFINED> instruction: 0x00002dbe
    2020:	andeq	r2, r0, r8, asr #12
    2024:	andeq	r2, r0, r2, asr #27
    2028:	andeq	r2, r0, ip, ror #27
    202c:	andeq	r2, r0, lr, lsr #28
    2030:	andeq	r2, r0, sl, lsr #11
    2034:	andeq	r3, r0, sl, ror sl
    2038:	strdeq	r2, [r0], -r6
    203c:			; <UNDEFINED> instruction: 0x46b2483a
    2040:	mrc	6, 0, r4, cr9, cr9, {1}
    2044:	ldrbtmi	r9, [r8], #-2704	; 0xfffff570
    2048:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    204c:	ldrbmi	r9, [r5], -sp, lsl #28
    2050:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2054:			; <UNDEFINED> instruction: 0x4651e43b
    2058:			; <UNDEFINED> instruction: 0xf04f4638
    205c:			; <UNDEFINED> instruction: 0xf7ff32ff
    2060:	ldrt	lr, [r4], #-2154	; 0xfffff796
    2064:			; <UNDEFINED> instruction: 0x46b24931
    2068:			; <UNDEFINED> instruction: 0x46534831
    206c:			; <UNDEFINED> instruction: 0xf8dd4479
    2070:	tstcc	r4, r0, asr #32
    2074:	mrcls	4, 0, r4, cr1, cr8, {3}
    2078:			; <UNDEFINED> instruction: 0xf7ff2731
    207c:	strt	lr, [r0], #-2128	; 0xfffff7b0
    2080:			; <UNDEFINED> instruction: 0x46384651
    2084:			; <UNDEFINED> instruction: 0xf7ff461d
    2088:	strt	lr, [r0], #-2134	; 0xfffff7aa
    208c:	andcs	r4, r1, r9, lsr #18
    2090:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
    2094:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2098:	blt	108009c <__snprintf_chk@plt+0x107ee14>
    209c:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    20a0:			; <UNDEFINED> instruction: 0xf7ff930e
    20a4:	stmdami	r5!, {r1, r5, r9, fp, ip, sp, pc}
    20a8:	mrc	6, 0, r4, cr9, cr13, {0}
    20ac:	ldrbtmi	r9, [r8], #-2704	; 0xfffff570
    20b0:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    20b4:			; <UNDEFINED> instruction: 0xf7ff9e0d
    20b8:	str	lr, [r8], #-2098	; 0xfffff7ce
    20bc:	ldrtmi	r9, [r8], -sp, lsl #18
    20c0:	ldrmi	r2, [sp], -r1, lsl #4
    20c4:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20c8:			; <UNDEFINED> instruction: 0xf7ffe401
    20cc:	blmi	73c15c <__snprintf_chk@plt+0x73aed4>
    20d0:	movwls	r4, #58491	; 0xe47b
    20d4:	blt	2800d8 <__snprintf_chk@plt+0x27ee50>
    20d8:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    20dc:			; <UNDEFINED> instruction: 0xf7ff930e
    20e0:	ldmdami	r9, {r2, r9, fp, ip, sp, pc}
    20e4:			; <UNDEFINED> instruction: 0xf7ff4478
    20e8:	movwcs	lr, #34868	; 0x8834
    20ec:	blls	2d3954 <__snprintf_chk@plt+0x2d26cc>
    20f0:	ldmdami	r6, {r1, r2, r4, r6, r7, r9, sl, sp, lr, pc}
    20f4:	movwcs	r9, #33547	; 0x830b
    20f8:	movwls	r4, #42104	; 0xa478
    20fc:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2100:			; <UNDEFINED> instruction: 0x46182310
    2104:	strb	r9, [fp], fp, lsl #22
    2108:			; <UNDEFINED> instruction: 0xf04f4811
    210c:	rsbsvc	r0, r9, r0, lsl #22
    2110:			; <UNDEFINED> instruction: 0xf8874478
    2114:			; <UNDEFINED> instruction: 0xf8cdb000
    2118:			; <UNDEFINED> instruction: 0xf7ffb02c
    211c:	blmi	37c124 <__snprintf_chk@plt+0x37ae9c>
    2120:	movwls	r4, #58491	; 0xe47b
    2124:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2128:	andeq	r2, r0, r6, ror #25
    212c:	andeq	r3, r0, r4, lsl r9
    2130:	andeq	r2, r0, ip, lsl #15
    2134:	andeq	r2, r0, sl, asr #18
    2138:	andeq	r2, r0, r6, lsl #8
    213c:	andeq	r2, r0, r2, asr #24
    2140:	ldrdeq	r2, [r0], -r4
    2144:	andeq	r2, r0, sl, asr #7
    2148:	andeq	r2, r0, r8, asr #23
    214c:	andeq	r2, r0, r4, asr fp
    2150:	andeq	r2, r0, r4, lsl #17
    2154:	andeq	r2, r0, r8, lsl #7
    2158:	bleq	3e29c <__snprintf_chk@plt+0x3d014>
    215c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2160:	strbtmi	fp, [sl], -r2, lsl #24
    2164:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2168:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    216c:	ldrmi	sl, [sl], #776	; 0x308
    2170:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2174:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2178:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    217c:			; <UNDEFINED> instruction: 0xf85a4b06
    2180:	stmdami	r6, {r0, r1, ip, sp}
    2184:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2188:	svc	0x00e8f7fe
    218c:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2190:	andeq	r3, r1, r0, lsr #27
    2194:	andeq	r0, r0, r8, lsr #1
    2198:	andeq	r0, r0, r0, asr #1
    219c:	andeq	r0, r0, r4, asr #1
    21a0:	ldr	r3, [pc, #20]	; 21bc <__snprintf_chk@plt+0xf34>
    21a4:	ldr	r2, [pc, #20]	; 21c0 <__snprintf_chk@plt+0xf38>
    21a8:	add	r3, pc, r3
    21ac:	ldr	r2, [r3, r2]
    21b0:	cmp	r2, #0
    21b4:	bxeq	lr
    21b8:	b	1168 <__gmon_start__@plt>
    21bc:	andeq	r3, r1, r0, lsl #27
    21c0:	strheq	r0, [r0], -ip
    21c4:	blmi	1d41e4 <__snprintf_chk@plt+0x1d2f5c>
    21c8:	bmi	1d33b0 <__snprintf_chk@plt+0x1d2128>
    21cc:	addmi	r4, r3, #2063597568	; 0x7b000000
    21d0:	andle	r4, r3, sl, ror r4
    21d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    21d8:	ldrmi	fp, [r8, -r3, lsl #2]
    21dc:	svclt	0x00004770
    21e0:	andeq	r4, r1, ip, lsr #12
    21e4:	andeq	r4, r1, r8, lsr #12
    21e8:	andeq	r3, r1, ip, asr sp
    21ec:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    21f0:	stmdbmi	r9, {r3, fp, lr}
    21f4:	bmi	2533dc <__snprintf_chk@plt+0x252154>
    21f8:	bne	2533e4 <__snprintf_chk@plt+0x25215c>
    21fc:	svceq	0x00cb447a
    2200:			; <UNDEFINED> instruction: 0x01a1eb03
    2204:	andle	r1, r3, r9, asr #32
    2208:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    220c:	ldrmi	fp, [r8, -r3, lsl #2]
    2210:	svclt	0x00004770
    2214:	andeq	r4, r1, r0, lsl #12
    2218:	strdeq	r4, [r1], -ip
    221c:	andeq	r3, r1, r0, lsr sp
    2220:	andeq	r0, r0, r8, asr #1
    2224:	blmi	2af64c <__snprintf_chk@plt+0x2ae3c4>
    2228:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    222c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2230:	blmi	2707e4 <__snprintf_chk@plt+0x26f55c>
    2234:	ldrdlt	r5, [r3, -r3]!
    2238:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    223c:			; <UNDEFINED> instruction: 0xf7fe6818
    2240:			; <UNDEFINED> instruction: 0xf7ffef50
    2244:	blmi	1c2148 <__snprintf_chk@plt+0x1c0ec0>
    2248:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    224c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2250:	andeq	r4, r1, sl, asr #11
    2254:	andeq	r3, r1, r0, lsl #26
    2258:	andeq	r0, r0, ip, lsr #1
    225c:	andeq	r3, r1, r6, asr #27
    2260:	andeq	r4, r1, sl, lsr #11
    2264:	svclt	0x0000e7c4
    2268:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    226c:			; <UNDEFINED> instruction: 0xf7fe4478
    2270:	stmdami	r4, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2274:			; <UNDEFINED> instruction: 0x4008e8bd
    2278:			; <UNDEFINED> instruction: 0xf7fe4478
    227c:	svclt	0x0000bf67
    2280:	strdeq	r0, [r0], -ip
    2284:	andeq	r1, r0, ip, lsr #6
    2288:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    228c:			; <UNDEFINED> instruction: 0xf7fe4478
    2290:	stmdami	r4, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2294:			; <UNDEFINED> instruction: 0x4008e8bd
    2298:			; <UNDEFINED> instruction: 0xf7fe4478
    229c:	svclt	0x0000bf57
    22a0:	andeq	r1, r0, r4, lsr #16
    22a4:	andeq	r1, r0, r8, lsl #21
    22a8:	svcmi	0x00f0e92d
    22ac:	ldmibmi	sl!, {r0, r1, r2, r3, r9, sl, lr}
    22b0:	blmi	fee8debc <__snprintf_chk@plt+0xfee8cc34>
    22b4:	ldrbtmi	fp, [r9], #-135	; 0xffffff79
    22b8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    22bc:			; <UNDEFINED> instruction: 0xf04f9305
    22c0:	vcgt.u8	d16, d0, d0
    22c4:			; <UNDEFINED> instruction: 0xf8df80c9
    22c8:			; <UNDEFINED> instruction: 0x460682d8
    22cc:	sbcsls	pc, r4, #14614528	; 0xdf0000
    22d0:			; <UNDEFINED> instruction: 0xf8df4615
    22d4:	ldrbtmi	sl, [r8], #724	; 0x2d4
    22d8:	strcs	r4, [r1], #-1273	; 0xfffffb07
    22dc:	strd	r4, [r9], -sl
    22e0:	stmdbcs	r0, {r0, r4, r5, r8, r9, fp, sp, lr}
    22e4:	rschi	pc, sp, r0, asr #32
    22e8:	eorslt	pc, r0, r6, asr #17
    22ec:	adcmi	r3, r7, #16777216	; 0x1000000
    22f0:	adcshi	pc, r2, r0
    22f4:	svclt	0x0004f855
    22f8:			; <UNDEFINED> instruction: 0xf7fe4658
    22fc:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    2300:			; <UNDEFINED> instruction: 0xf89bd0f4
    2304:	blcs	b4e30c <__snprintf_chk@plt+0xb4d084>
    2308:	stmdacc	r1, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
    230c:	andeq	pc, r1, #-1073741822	; 0xc0000002
    2310:	smlattcs	r1, ip, r0, sp
    2314:	andcc	r4, r1, #154140672	; 0x9300000
    2318:	mulcc	r0, fp, r8
    231c:	blcs	1010ffc <__snprintf_chk@plt+0x100fd74>
    2320:	ldm	pc, {r1, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2324:	cmncs	r2, r3	; <UNPREDICTABLE>
    2328:			; <UNDEFINED> instruction: 0x21212121
    232c:	sufvssp	f2, f1, f1
    2330:			; <UNDEFINED> instruction: 0x21216a21
    2334:			; <UNDEFINED> instruction: 0x21212168
    2338:			; <UNDEFINED> instruction: 0x21212151
    233c:	ldrbpl	r2, [r9], #-343	; 0xfffffea9
    2340:			; <UNDEFINED> instruction: 0x21212121
    2344:	orrcs	r2, r9, r1, lsr #2
    2348:			; <UNDEFINED> instruction: 0x21212121
    234c:			; <UNDEFINED> instruction: 0x21212121
    2350:			; <UNDEFINED> instruction: 0x21218521
    2354:	cmncs	pc, r3, lsl #3
    2358:			; <UNDEFINED> instruction: 0x21212151
    235c:			; <UNDEFINED> instruction: 0x2121217d
    2360:	cmncs	r9, r1, lsr #2
    2364:	rsbseq	r2, r4, r1, lsr #2
    2368:	ldrbmi	r2, [r9], -r2, lsl #4
    236c:			; <UNDEFINED> instruction: 0xf7fe4640
    2370:	stmdacs	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    2374:	andcs	sp, r2, #98	; 0x62
    2378:			; <UNDEFINED> instruction: 0x46484659
    237c:	svc	0x0078f7fe
    2380:			; <UNDEFINED> instruction: 0xf0002800
    2384:	andcs	r8, r2, #167	; 0xa7
    2388:			; <UNDEFINED> instruction: 0x46504659
    238c:	svc	0x0070f7fe
    2390:	rsble	r2, r3, r0, lsl #16
    2394:	andcs	r4, r5, #8716288	; 0x850000
    2398:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    239c:	svc	0x0068f7fe
    23a0:			; <UNDEFINED> instruction: 0xf0002800
    23a4:	stmmi	r2, {r1, r2, r5, r7, pc}
    23a8:	ldrbmi	r2, [r9], -r4, lsl #4
    23ac:			; <UNDEFINED> instruction: 0xf7fe4478
    23b0:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    23b4:	ldmdami	pc!, {r1, r3, r4, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    23b8:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    23bc:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    23c0:			; <UNDEFINED> instruction: 0xff62f7ff
    23c4:	and	r2, sl, r1
    23c8:	movwcc	r6, #10611	; 0x2973
    23cc:	stmdacc	r1, {r0, r1, r4, r5, r6, r8, sp, lr}
    23d0:	str	sp, [fp, r0, lsr #3]
    23d4:			; <UNDEFINED> instruction: 0xe7fa7171
    23d8:	movwcs	r2, #4096	; 0x1000
    23dc:	bmi	1d9edb0 <__snprintf_chk@plt+0x1d9db28>
    23e0:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    23e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23e8:	subsmi	r9, sl, r5, lsl #22
    23ec:	sbcshi	pc, r2, r0, asr #32
    23f0:	pop	{r0, r1, r2, ip, sp, pc}
    23f4:	ldrshtvc	r8, [r1], #-240	; 0xffffff10
    23f8:	ldmvs	r3!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    23fc:	rscsvs	r3, r3, r2, lsl #6
    2400:	ldmdbvs	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2404:	teqvs	r3, r1, lsl #6
    2408:			; <UNDEFINED> instruction: 0x71b1e7e1
    240c:	bvs	cfc390 <__snprintf_chk@plt+0xcfb108>
    2410:	movwcc	r7, #4785	; 0x12b1
    2414:			; <UNDEFINED> instruction: 0xe7da6233
    2418:	movwcc	r6, #10739	; 0x29f3
    241c:			; <UNDEFINED> instruction: 0xe7d661f3
    2420:			; <UNDEFINED> instruction: 0xe7d47131
    2424:			; <UNDEFINED> instruction: 0xe7d270f1
    2428:			; <UNDEFINED> instruction: 0xe7d070b1
    242c:			; <UNDEFINED> instruction: 0xe7ce7031
    2430:	movwcc	r6, #6387	; 0x18f3
    2434:			; <UNDEFINED> instruction: 0xe7ca60f3
    2438:			; <UNDEFINED> instruction: 0xe7c872f1
    243c:			; <UNDEFINED> instruction: 0xf10b495f
    2440:	bge	c2450 <__snprintf_chk@plt+0xc11c8>
    2444:			; <UNDEFINED> instruction: 0xf7fe4479
    2448:	stmdacs	r1, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    244c:	blls	f6a3c <__snprintf_chk@plt+0xf57b4>
    2450:	ldmdale	r7!, {r0, r1, r8, r9, fp, sp}^
    2454:	smlsldx	r6, r9, r3, r2
    2458:	strb	r2, [r0, r0]
    245c:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    2460:	mulcs	r2, fp, r8
    2464:			; <UNDEFINED> instruction: 0xf8336803
    2468:	ldrbeq	r3, [r8, #-18]	; 0xffffffee
    246c:	ldreq	sp, [r9, #1295]	; 0x50f
    2470:	bcs	19b789c <__snprintf_chk@plt+0x19b6614>
    2474:	ldmdami	r2, {r0, r1, r2, r8, fp, ip, lr, pc}^
    2478:	tsteq	r2, fp, lsl #2	; <UNPREDICTABLE>
    247c:			; <UNDEFINED> instruction: 0xf7fe4478
    2480:	andcs	lr, r1, lr, asr #28
    2484:	ldrbeq	lr, [fp, #1963]	; 0x7ab
    2488:	bcs	11b7894 <__snprintf_chk@plt+0x11b660c>
    248c:			; <UNDEFINED> instruction: 0xf10bd8f3
    2490:			; <UNDEFINED> instruction: 0x212c0b02
    2494:			; <UNDEFINED> instruction: 0xf7fe4658
    2498:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
    249c:	stmdbmi	r9, {r0, r1, r2, r3, r4, r5, ip, lr, pc}^
    24a0:	bge	ed0b8 <__snprintf_chk@plt+0xebe30>
    24a4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    24a8:	mrc	7, 4, APSR_nzcv, cr4, cr14, {7}
    24ac:	cmple	r9, r2, lsl #16
    24b0:	blcs	fffe90c8 <__snprintf_chk@plt+0xfffe7e40>
    24b4:	bls	f8634 <__snprintf_chk@plt+0xf73ac>
    24b8:	movwcs	r6, #4851	; 0x12f3
    24bc:	adcsvs	r7, r2, #805306371	; 0x30000003
    24c0:	stmdami	r1, {r2, r4, r8, r9, sl, sp, lr, pc}^
    24c4:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
    24c8:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    24cc:	mrc2	7, 6, pc, cr12, cr15, {7}
    24d0:	str	r2, [r4, r1]
    24d4:			; <UNDEFINED> instruction: 0xf10b493d
    24d8:	bge	824e8 <__snprintf_chk@plt+0x81260>
    24dc:			; <UNDEFINED> instruction: 0xf7fe4479
    24e0:	stmdacs	r1, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    24e4:	blls	b69c4 <__snprintf_chk@plt+0xb573c>
    24e8:	svccc	0x0080f5b3
    24ec:			; <UNDEFINED> instruction: 0x61b3d232
    24f0:	ldmdbmi	r7!, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    24f4:	andls	sl, r1, r3, lsl #20
    24f8:	andeq	pc, r5, fp, lsl #2
    24fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2500:	stmdacs	r1, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    2504:	bls	f6a04 <__snprintf_chk@plt+0xf577c>
    2508:	bcs	fffe9114 <__snprintf_chk@plt+0xfffe7e8c>
    250c:	bvs	fec785fc <__snprintf_chk@plt+0xfec77374>
    2510:	strdcc	r6, [r1, -r2]
    2514:			; <UNDEFINED> instruction: 0xf47f7230
    2518:	adcsvs	sl, r3, #3728	; 0xe90
    251c:	pushmi	{r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
    2520:	ldrbmi	sl, [r8], -r3, lsl #20
    2524:			; <UNDEFINED> instruction: 0xf7fe4479
    2528:	stmdacs	r1, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    252c:	blls	f693c <__snprintf_chk@plt+0xf56b4>
    2530:	ldmible	r2!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp}^
    2534:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    2538:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    253c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2540:	strb	r2, [ip, -r1]
    2544:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    2548:	stcl	7, cr15, [r8, #1016]!	; 0x3f8
    254c:	mrc2	7, 4, pc, cr12, cr15, {7}
    2550:	strb	r2, [r4, -r1]
    2554:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    2558:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    255c:	mrc2	7, 4, pc, cr4, cr15, {7}
    2560:	ldr	r2, [ip, -r1]!
    2564:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    2568:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    256c:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2570:	ldr	r2, [r4, -r1]!
    2574:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    2578:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    257c:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2580:	str	r2, [ip, -r1]!
    2584:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    2588:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    258c:	mrc2	7, 3, pc, cr12, cr15, {7}
    2590:	str	r2, [r4, -r1]!
    2594:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    2598:	andeq	r3, r1, r6, ror ip
    259c:	strheq	r0, [r0], -r4
    25a0:	muleq	r0, r6, sp
    25a4:			; <UNDEFINED> instruction: 0x00001dbc
    25a8:	andeq	r1, r0, r0, ror #27
    25ac:	andeq	r1, r0, lr, ror #27
    25b0:	andeq	r1, r0, ip, lsl #28
    25b4:	andeq	r1, r0, r6, lsl #28
    25b8:	andeq	r3, r1, sl, asr #22
    25bc:	strdeq	r2, [r0], -ip
    25c0:	andeq	r1, r0, r4, asr #24
    25c4:	andeq	r1, r0, r6, ror ip
    25c8:	andeq	r1, r0, r6, lsl sp
    25cc:			; <UNDEFINED> instruction: 0x00001bbc
    25d0:	andeq	r2, r0, r4, asr #32
    25d4:	andeq	r2, r0, ip, lsl r0
    25d8:			; <UNDEFINED> instruction: 0x00001bbe
    25dc:	andeq	r1, r0, sl, lsr #22
    25e0:	andeq	r1, r0, r6, asr #22
    25e4:	andeq	r1, r0, sl, ror #23
    25e8:	andeq	r1, r0, lr, lsr #23
    25ec:	andeq	r1, r0, sl, lsl #24
    25f0:	svcmi	0x00f0e92d
    25f4:			; <UNDEFINED> instruction: 0xf8dfb0ab
    25f8:	ldrmi	r3, [r7], -r8, lsr #8
    25fc:	strtcs	pc, [r4], #-2271	; 0xfffff721
    2600:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2604:	movwls	r4, #25723	; 0x647b
    2608:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    260c:			; <UNDEFINED> instruction: 0xf8df447a
    2610:			; <UNDEFINED> instruction: 0x4604541c
    2614:	ldrls	pc, [r8], #-2271	; 0xfffff721
    2618:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    261c:	ldrbtmi	r4, [r9], #1149	; 0x47d
    2620:	ldmdavs	fp, {r4, r5, r6, r8, sl, ip, sp}
    2624:			; <UNDEFINED> instruction: 0xf04f9329
    2628:			; <UNDEFINED> instruction: 0xf8df0300
    262c:	ldrbtmi	r3, [fp], #-1032	; 0xfffffbf8
    2630:	strbmi	r9, [sl], -r5, lsl #6
    2634:	ldrtmi	r4, [r9], -fp, lsr #12
    2638:			; <UNDEFINED> instruction: 0xf8cd4630
    263c:			; <UNDEFINED> instruction: 0xf04f8000
    2640:			; <UNDEFINED> instruction: 0xf8cd0c00
    2644:			; <UNDEFINED> instruction: 0xf7fec020
    2648:	mcrrne	13, 9, lr, r2, cr6
    264c:	msrhi	SPSR_c, r0
    2650:	eorseq	pc, r6, #160, 2	; 0x28
    2654:	vpmax.s8	q1, q0, <illegal reg q0.5>
    2658:	movwge	r8, #8332	; 0x208c
    265c:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2660:			; <UNDEFINED> instruction: 0x47184413
    2664:	andeq	r0, r0, r9, lsl #2
    2668:	andeq	r0, r0, pc, lsl #2
    266c:	andeq	r0, r0, pc, lsl #2
    2670:	andeq	r0, r0, pc, lsl #2
    2674:	andeq	r0, r0, pc, lsl #2
    2678:	andeq	r0, r0, pc, lsl #2
    267c:	andeq	r0, r0, pc, lsl #2
    2680:	andeq	r0, r0, pc, lsl #2
    2684:	andeq	r0, r0, pc, lsl #2
    2688:	andeq	r0, r0, r1, asr r2
    268c:	andeq	r0, r0, pc, lsl #2
    2690:	andeq	r0, r0, r9, asr #4
    2694:	andeq	r0, r0, pc, lsl #2
    2698:	andeq	r0, r0, pc, lsl #2
    269c:	andeq	r0, r0, r3, asr #4
    26a0:	andeq	r0, r0, pc, lsl #2
    26a4:	andeq	r0, r0, pc, lsl #2
    26a8:	andeq	r0, r0, pc, lsl #2
    26ac:	andeq	r0, r0, fp, lsr r2
    26b0:	andeq	r0, r0, pc, lsl #2
    26b4:	andeq	r0, r0, pc, lsl #2
    26b8:	andeq	r0, r0, pc, lsl #2
    26bc:	andeq	r0, r0, r5, lsr r2
    26c0:	andeq	r0, r0, pc, lsl #2
    26c4:			; <UNDEFINED> instruction: 0xffffffcf
    26c8:	andeq	r0, r0, r9, lsl r2
    26cc:	andeq	r0, r0, pc, lsl #2
    26d0:	andeq	r0, r0, pc, lsl #2
    26d4:	andeq	r0, r0, r1, lsl r2
    26d8:	andeq	r0, r0, pc, lsl #2
    26dc:	andeq	r0, r0, pc, lsl #2
    26e0:	andeq	r0, r0, pc, lsl #2
    26e4:	andeq	r0, r0, fp, lsl #4
    26e8:	andeq	r0, r0, pc, lsl #2
    26ec:	andeq	r0, r0, pc, lsl #2
    26f0:	andeq	r0, r0, pc, lsl #2
    26f4:	andeq	r0, r0, pc, lsl #2
    26f8:	andeq	r0, r0, pc, lsl #2
    26fc:	andeq	r0, r0, pc, lsl #2
    2700:	andeq	r0, r0, pc, lsl #2
    2704:	andeq	r0, r0, pc, lsl #2
    2708:	andeq	r0, r0, pc, lsl #2
    270c:	andeq	r0, r0, pc, lsl #2
    2710:	andeq	r0, r0, r3, lsl #4
    2714:	andeq	r0, r0, pc, lsl #2
    2718:	andeq	r0, r0, pc, ror #3
    271c:	andeq	r0, r0, r9, ror #3
    2720:	andeq	r0, r0, r3, ror #3
    2724:	ldrdeq	r0, [r0], -sp
    2728:	andeq	r0, r0, pc, lsl #2
    272c:	andeq	r0, r0, r1, asr r2
    2730:	andeq	r0, r0, pc, lsl #2
    2734:	andeq	r0, r0, pc, lsl #2
    2738:	andeq	r0, r0, pc, lsl #2
    273c:	ldrdeq	r0, [r0], -r7
    2740:			; <UNDEFINED> instruction: 0x000001bf
    2744:	andeq	r0, r0, pc, lsl #2
    2748:	andeq	r0, r0, pc, lsl #2
    274c:	andeq	r0, r0, r3, asr #2
    2750:	andeq	r0, r0, pc, lsl #2
    2754:	andeq	r0, r0, fp, lsr r1
    2758:	andeq	r0, r0, r9, lsl #2
    275c:	andeq	r0, r0, pc, lsl #2
    2760:	andeq	r0, r0, pc, lsl #2
    2764:	andeq	r0, r0, pc, lsr #2
    2768:	andeq	r0, r0, r9, lsr #2
    276c:			; <UNDEFINED> instruction: 0x71a32301
    2770:			; <UNDEFINED> instruction: 0x4602e75f
    2774:	stmdals	r6, {r0, r9, sl, lr}
    2778:	ldcl	7, cr15, [r0], {254}	; 0xfe
    277c:	blcs	1cc10 <__snprintf_chk@plt+0x1b988>
    2780:	svcge	0x0057f47f
    2784:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2788:	rsbs	r2, r9, r1
    278c:	mvnvc	r2, r1, lsl #6
    2790:	bvs	8fc4d4 <__snprintf_chk@plt+0x8fb24c>
    2794:	adcvc	r2, r2, #268435456	; 0x10000000
    2798:	eorvs	r4, r3, #318767104	; 0x13000000
    279c:	stmibvs	r3!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
    27a0:	mvnvs	r3, r1, lsl #6
    27a4:			; <UNDEFINED> instruction: 0xf7fee745
    27a8:	stmdbls	r5, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    27ac:	stmiapl	fp, {r1, r5, r7, r8, r9, fp, lr}^
    27b0:	ldrdlt	pc, [r0], -r3
    27b4:	mulne	r0, fp, r8
    27b8:			; <UNDEFINED> instruction: 0xf8326802
    27bc:	ldrbeq	r2, [r3, #-17]	; 0xffffffef
    27c0:	ldmmi	lr, {r2, r3, r4, r5, r6, r8, sl, ip, lr, pc}
    27c4:	ldrbmi	r2, [r9], -r3, lsl #4
    27c8:	eorslt	pc, r4, r4, asr #17
    27cc:			; <UNDEFINED> instruction: 0xf7fe4478
    27d0:	blmi	fe6fda40 <__snprintf_chk@plt+0xfe6fc7b8>
    27d4:			; <UNDEFINED> instruction: 0xf8d3447b
    27d8:	stmdacs	r0, {sp, pc}
    27dc:	sbchi	pc, r9, r0
    27e0:	svceq	0x0000f1ba
    27e4:	movwls	sp, #28694	; 0x7016
    27e8:	strtmi	r4, [r0], r3, asr #12
    27ec:	and	r4, r6, ip, lsl r6
    27f0:			; <UNDEFINED> instruction: 0xf7fe4658
    27f4:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    27f8:			; <UNDEFINED> instruction: 0xf10ad07d
    27fc:			; <UNDEFINED> instruction: 0xf8da0a10
    2800:	stmdbcs	r0, {r3, ip}
    2804:	blls	1f6fdc <__snprintf_chk@plt+0x1f5d54>
    2808:	svcge	0x0008f853
    280c:			; <UNDEFINED> instruction: 0xf1ba9307
    2810:	mvnsle	r0, r0, lsl #30
    2814:	ldrbmi	r4, [r9], -fp, lsl #17
    2818:			; <UNDEFINED> instruction: 0xf7fe4478
    281c:	andcs	lr, r1, r0, lsl #25
    2820:	bls	17a8e0 <__snprintf_chk@plt+0x179658>
    2824:	ldmpl	r3, {r2, r7, r8, r9, fp, lr}^
    2828:			; <UNDEFINED> instruction: 0xf7fe6818
    282c:			; <UNDEFINED> instruction: 0xf5b0ed0a
    2830:			; <UNDEFINED> instruction: 0xf0803f80
    2834:	lslvs	r8, lr, #1
    2838:	movwcs	lr, #5883	; 0x16fb
    283c:	ldrbt	r7, [r8], r3, lsr #2
    2840:	rscvc	r2, r3, r1, lsl #6
    2844:	movwcs	lr, #5877	; 0x16f5
    2848:	ldrbt	r7, [r2], r3, lsr #1
    284c:	eorvc	r2, r3, r1, lsl #6
    2850:	bls	17c414 <__snprintf_chk@plt+0x17b18c>
    2854:	ldmpl	r3, {r3, r4, r5, r6, r8, r9, fp, lr}^
    2858:			; <UNDEFINED> instruction: 0xf7fe6818
    285c:	stmdacs	r3, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    2860:	rsbvs	sp, r0, #8323072	; 0x7f0000
    2864:	stmiavs	r3!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    2868:	rscvs	r3, r3, r1, lsl #6
    286c:	movwcs	lr, #5857	; 0x16e1
    2870:	ldrb	r7, [lr], r3, ror #5
    2874:	movwcc	r6, #10723	; 0x29e3
    2878:	ldrb	r6, [sl], r3, ror #3
    287c:	rsbvc	r2, r0, #0
    2880:	blmi	1a5524c <__snprintf_chk@plt+0x1a53fc4>
    2884:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2888:	blls	a5c8f8 <__snprintf_chk@plt+0xa5b670>
    288c:			; <UNDEFINED> instruction: 0xf040405a
    2890:	eorlt	r8, fp, r5, asr #1
    2894:	svchi	0x00f0e8bd
    2898:	cmnvc	r3, r1, lsl #6
    289c:	stmdbvs	r3!, {r0, r3, r6, r7, r9, sl, sp, lr, pc}^
    28a0:	cmnvs	r3, r1, lsl #6
    28a4:	movwcs	lr, #5829	; 0x16c5
    28a8:	strb	r7, [r2], r3, rrx
    28ac:	movwcc	r6, #10467	; 0x28e3
    28b0:	ldrt	r6, [lr], r3, ror #1
    28b4:	movwcc	r6, #6435	; 0x1923
    28b8:	ldrt	r6, [sl], r3, lsr #2
    28bc:	ldrbmi	r2, [r8], -ip, lsr #2
    28c0:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    28c4:	ldrbmi	r4, [r8], -r3, lsl #12
    28c8:			; <UNDEFINED> instruction: 0xf7fe469b
    28cc:	ldmdacs	pc!, {r5, r6, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    28d0:	vmax.s8	d4, d16, d2
    28d4:			; <UNDEFINED> instruction: 0xf1bb8093
    28d8:	andle	r0, r9, r0, lsl #30
    28dc:	andeq	pc, r1, fp, lsl #2
    28e0:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    28e4:	vtst.8	q1, q8, <illegal reg q15.5>
    28e8:	movwcs	r8, #4241	; 0x1091
    28ec:	eorvc	r6, r3, #224, 4
    28f0:	eorge	pc, r8, r4, asr #17
    28f4:			; <UNDEFINED> instruction: 0x4623e69d
    28f8:	ldrmi	r4, [r8], r4, asr #12
    28fc:	ldrdcc	pc, [r4], -sl
    2900:	vstrle	d2, [r2, #-0]
    2904:	movwcs	r6, #4835	; 0x12e3
    2908:			; <UNDEFINED> instruction: 0xf8da7223
    290c:	adcvs	r3, r3, #0
    2910:	blmi	13bc354 <__snprintf_chk@plt+0x13bb0cc>
    2914:	ldmpl	r5, {r0, r2, r9, fp, ip, pc}^
    2918:	adcsmi	r6, r3, #2818048	; 0x2b0000
    291c:	blvs	8b9180 <__snprintf_chk@plt+0x8b7ef8>
    2920:	stfmip	f3, [fp], {114}	; 0x72
    2924:	and	r4, r7, ip, ror r4
    2928:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    292c:			; <UNDEFINED> instruction: 0xf7fe4620
    2930:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2934:	eorvs	r3, fp, r1, lsl #6
    2938:	adcsmi	r6, r3, #2818048	; 0x2b0000
    293c:			; <UNDEFINED> instruction: 0xe721dbf4
    2940:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    2944:	adcsmi	r3, r3, #67108864	; 0x4000000
    2948:			; <UNDEFINED> instruction: 0x6322602b
    294c:	andcs	sp, r0, r9, ror #23
    2950:	stmdami	r0, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    2954:			; <UNDEFINED> instruction: 0xf7fe4478
    2958:			; <UNDEFINED> instruction: 0xf7ffebe2
    295c:	andcs	pc, r1, r5, lsl #25
    2960:	ldmdami	sp!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    2964:			; <UNDEFINED> instruction: 0xf7fe4478
    2968:			; <UNDEFINED> instruction: 0xf7ffebda
    296c:	andcs	pc, r1, sp, ror ip	; <UNPREDICTABLE>
    2970:			; <UNDEFINED> instruction: 0xf8dfe786
    2974:	ldrmi	r8, [fp], r8, ror #1
    2978:	ldrdls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    297c:	svcmi	0x00392301
    2980:	mrcmi	4, 1, r4, cr9, cr8, {7}
    2984:	ldrbtmi	r4, [pc], #-1273	; 298c <__snprintf_chk@plt+0x1704>
    2988:			; <UNDEFINED> instruction: 0xf8db447e
    298c:	orrslt	r4, ip, #0
    2990:			; <UNDEFINED> instruction: 0xf8dbb373
    2994:	strbmi	r2, [r1], -r4
    2998:	ldrcc	r2, [r0], #-1
    299c:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    29a0:	andls	lr, r2, #17
    29a4:	andls	r4, r1, r9, lsl r6
    29a8:	strtmi	r2, [r8], -r1, lsl #4
    29ac:			; <UNDEFINED> instruction: 0xf7fe9700
    29b0:	strls	lr, [r0, #-3180]	; 0xfffff394
    29b4:			; <UNDEFINED> instruction: 0xf8544631
    29b8:	andcs	r3, r1, r4, lsl #24
    29bc:	stccs	8, cr15, [r8], {84}	; 0x54
    29c0:			; <UNDEFINED> instruction: 0xf7fe3410
    29c4:			; <UNDEFINED> instruction: 0xf854ec1a
    29c8:	cmnlt	r3, r8, lsl #24
    29cc:	andeq	lr, r4, #84, 18	; 0x150000
    29d0:	orrcs	sl, r0, #576	; 0x240
    29d4:	vstmiale	r4!, {s5-s4}
    29d8:	ldrmi	r9, [r9], -r1
    29dc:	andcs	r4, r1, #40, 12	; 0x2800000
    29e0:	andls	pc, r0, sp, asr #17
    29e4:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    29e8:			; <UNDEFINED> instruction: 0xf10be7e3
    29ec:	strb	r0, [ip, r8, lsl #22]
    29f0:			; <UNDEFINED> instruction: 0xf7fe200a
    29f4:			; <UNDEFINED> instruction: 0xe7ccebfc
    29f8:	strb	r2, [r1, -r4, lsr #32]
    29fc:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    2a00:	bl	fe340a00 <__snprintf_chk@plt+0xfe33f778>
    2a04:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
    2a08:	ldr	r2, [r9, -r1]!
    2a0c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    2a10:	bl	fe140a10 <__snprintf_chk@plt+0xfe13f788>
    2a14:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    2a18:	ldr	r2, [r1, -r1]!
    2a1c:	bl	1e40a1c <__snprintf_chk@plt+0x1e3f794>
    2a20:	andeq	r1, r0, ip, ror #25
    2a24:	andeq	r3, r1, r0, lsr #18
    2a28:	strheq	r0, [r0], -r4
    2a2c:	andeq	r3, r1, r8, ror #19
    2a30:	andeq	r1, r0, lr, ror #23
    2a34:	strdeq	r3, [r1], -lr
    2a38:	andeq	r0, r0, ip, asr #1
    2a3c:	muleq	r0, ip, sl
    2a40:	andeq	r3, r1, r0, lsr r8
    2a44:	andeq	r1, r0, ip, lsl fp
    2a48:	andeq	r3, r1, r8, lsr #13
    2a4c:	strheq	r0, [r0], -r8
    2a50:	strdeq	r1, [r0], -r0
    2a54:	strdeq	r1, [r0], -r4
    2a58:	andeq	r1, r0, r4, asr #17
    2a5c:	andeq	r1, r0, ip, ror #17
    2a60:	andeq	r1, r0, ip, lsl #18
    2a64:	strdeq	r1, [r0], -lr
    2a68:	andeq	r1, r0, r0, lsl r9
    2a6c:	andeq	r1, r0, sl, lsr #17
    2a70:			; <UNDEFINED> instruction: 0x000018b6
    2a74:	stmdami	r5, {r2, r8, fp, lr}
    2a78:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    2a7c:			; <UNDEFINED> instruction: 0xf7fe4478
    2a80:			; <UNDEFINED> instruction: 0xf44feb4e
    2a84:	stclt	0, cr6, [r8, #-512]	; 0xfffffe00
    2a88:	andeq	r2, r0, r8, lsl #30
    2a8c:	strdeq	r1, [r0], -r0
    2a90:	ldrlt	r3, [r0, #-1]
    2a94:	ldmdacs	r3, {r2, r3, r9, sl, lr}
    2a98:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2a9c:	ldceq	0, cr15, [r1]
    2aa0:	sfmeq	f2, 4, [sl, #-136]	; 0xffffff78
    2aa4:	strcc	r0, [sp, -r1, ror #20]
    2aa8:	strvc	r0, [sl, #-2570]	; 0xfffff5f6
    2aac:	beq	2aa0d8 <__snprintf_chk@plt+0x2a8e50>
    2ab0:	andcs	r4, r0, sl, lsl #24
    2ab4:	ldclt	0, cr6, [r0, #-32]	; 0xffffffe0
    2ab8:	andcs	r4, r0, #111616	; 0x1b400
    2abc:			; <UNDEFINED> instruction: 0xf503447b
    2ac0:	and	r7, r4, r8, lsr r3
    2ac4:			; <UNDEFINED> instruction: 0xf5b23201
    2ac8:			; <UNDEFINED> instruction: 0xf0006f80
    2acc:	ldmvs	r8, {r0, r2, r3, r5, r7, pc}
    2ad0:	stmdacs	r0, {r4, r8, r9, ip, sp}
    2ad4:	stmdami	r7!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2ad8:	ldrbtmi	r6, [r8], #-34	; 0xffffffde
    2adc:	eorsvc	pc, r8, r0, lsl #10
    2ae0:	blmi	1971f28 <__snprintf_chk@plt+0x1970ca0>
    2ae4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2ae8:	orrvs	pc, r0, #12582912	; 0xc00000
    2aec:	andcc	lr, r1, #4
    2af0:	svcvs	0x0080f5b2
    2af4:	adcshi	pc, r8, r0
    2af8:	tstcc	r0, #152, 16	; 0x980000
    2afc:	mvnsle	r2, r0, lsl #16
    2b00:	eorvs	r4, r2, lr, asr r8
    2b04:			; <UNDEFINED> instruction: 0xf5004478
    2b08:	ldclt	0, cr6, [r0, #-512]	; 0xfffffe00
    2b0c:	andcs	r4, r0, #92, 22	; 0x17000
    2b10:			; <UNDEFINED> instruction: 0xf503447b
    2b14:			; <UNDEFINED> instruction: 0xe00463b0
    2b18:			; <UNDEFINED> instruction: 0xf5b23201
    2b1c:			; <UNDEFINED> instruction: 0xf0006f80
    2b20:	ldmvs	r8, {r0, r1, r2, r3, r4, r7, pc}
    2b24:	stmdacs	r0, {r4, r8, r9, ip, sp}
    2b28:	ldmdami	r6, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2b2c:	ldrbtmi	r6, [r8], #-34	; 0xffffffde
    2b30:	adcsvs	pc, r0, r0, lsl #10
    2b34:	blmi	1531f7c <__snprintf_chk@plt+0x1530cf4>
    2b38:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2b3c:	bicvs	pc, r6, #12582912	; 0xc00000
    2b40:	andcc	lr, r1, #4
    2b44:	svcvs	0x0080f5b2
    2b48:	addhi	pc, r6, r0
    2b4c:	tstcc	r0, #152, 16	; 0x980000
    2b50:	mvnsle	r2, r0, lsl #16
    2b54:	eorvs	r4, r2, sp, asr #16
    2b58:			; <UNDEFINED> instruction: 0xf5004478
    2b5c:	ldclt	0, cr6, [r0, #-792]	; 0xfffffce8
    2b60:	andcs	r4, r0, #76800	; 0x12c00
    2b64:			; <UNDEFINED> instruction: 0xf503447b
    2b68:	mul	r3, r8, r3
    2b6c:			; <UNDEFINED> instruction: 0xf5b23201
    2b70:	rsble	r6, sp, r0, lsl #31
    2b74:	tstcc	r0, #152, 16	; 0x980000
    2b78:	mvnsle	r2, r0, lsl #16
    2b7c:	eorvs	r4, r2, r5, asr #16
    2b80:			; <UNDEFINED> instruction: 0xf5004478
    2b84:	ldclt	0, cr6, [r0, #-608]	; 0xfffffda0
    2b88:	andcs	r4, r0, #68608	; 0x10c00
    2b8c:			; <UNDEFINED> instruction: 0xf503447b
    2b90:			; <UNDEFINED> instruction: 0xe00363ba
    2b94:			; <UNDEFINED> instruction: 0xf5b23201
    2b98:	subsle	r6, r5, r0, lsl #31
    2b9c:	tstcc	r0, #152, 16	; 0x980000
    2ba0:	mvnsle	r2, r0, lsl #16
    2ba4:	eorvs	r4, r2, sp, lsr r8
    2ba8:			; <UNDEFINED> instruction: 0xf5004478
    2bac:	ldclt	0, cr6, [r0, #-744]	; 0xfffffd18
    2bb0:	andcs	r4, r0, #60416	; 0xec00
    2bb4:			; <UNDEFINED> instruction: 0xf503447b
    2bb8:			; <UNDEFINED> instruction: 0xe00363be
    2bbc:			; <UNDEFINED> instruction: 0xf5b23201
    2bc0:	eorsle	r6, sp, r0, lsl #31
    2bc4:	tstcc	r0, #152, 16	; 0x980000
    2bc8:	mvnsle	r2, r0, lsl #16
    2bcc:	eorvs	r4, r2, r5, lsr r8
    2bd0:			; <UNDEFINED> instruction: 0xf5004478
    2bd4:	ldclt	0, cr6, [r0, #-760]	; 0xfffffd08
    2bd8:	andcs	r4, r0, #52224	; 0xcc00
    2bdc:			; <UNDEFINED> instruction: 0xf503447b
    2be0:	and	r6, r3, r2, asr #7
    2be4:			; <UNDEFINED> instruction: 0xf5b23201
    2be8:	eorle	r6, r5, r0, lsl #31
    2bec:	tstcc	r0, #152, 16	; 0x980000
    2bf0:	mvnsle	r2, r0, lsl #16
    2bf4:	eorvs	r4, r2, sp, lsr #16
    2bf8:			; <UNDEFINED> instruction: 0xf5004478
    2bfc:	ldclt	0, cr6, [r0, #-776]	; 0xfffffcf8
    2c00:	andcs	r4, r0, #44032	; 0xac00
    2c04:			; <UNDEFINED> instruction: 0xf503447b
    2c08:	and	r7, r3, r8, ror #7
    2c0c:			; <UNDEFINED> instruction: 0xf5b23201
    2c10:	andle	r6, sp, r0, lsl #31
    2c14:	tstcc	r0, #152, 16	; 0x980000
    2c18:	mvnsle	r2, r0, lsl #16
    2c1c:	eorvs	r4, r2, r5, lsr #16
    2c20:			; <UNDEFINED> instruction: 0xf5004478
    2c24:	ldclt	0, cr7, [r0, #-928]	; 0xfffffc60
    2c28:			; <UNDEFINED> instruction: 0xff24f7ff
    2c2c:	ldrb	r4, [r2, -r2, lsl #12]
    2c30:			; <UNDEFINED> instruction: 0xff20f7ff
    2c34:	ldrb	r4, [r1, r2, lsl #12]!
    2c38:			; <UNDEFINED> instruction: 0xff1cf7ff
    2c3c:	ldrb	r4, [r9, r2, lsl #12]
    2c40:			; <UNDEFINED> instruction: 0xff18f7ff
    2c44:	strb	r4, [r1, r2, lsl #12]
    2c48:			; <UNDEFINED> instruction: 0xff14f7ff
    2c4c:	str	r4, [r9, r2, lsl #12]!
    2c50:			; <UNDEFINED> instruction: 0xff10f7ff
    2c54:	ldr	r4, [r1, r2, lsl #12]
    2c58:			; <UNDEFINED> instruction: 0xff0cf7ff
    2c5c:	ldrb	r4, [r9, -r2, lsl #12]!
    2c60:			; <UNDEFINED> instruction: 0xff08f7ff
    2c64:	strb	r4, [r0, -r2, lsl #12]!
    2c68:			; <UNDEFINED> instruction: 0xff04f7ff
    2c6c:	strb	r4, [r7, -r2, lsl #12]
    2c70:	andeq	r3, r1, r8, asr #10
    2c74:	andeq	r3, r1, sl, lsr #10
    2c78:	andeq	r3, r1, lr, lsl r5
    2c7c:	andeq	r3, r1, r0, lsl #10
    2c80:	strdeq	r3, [r1], -r4
    2c84:	ldrdeq	r3, [r1], -r6
    2c88:	andeq	r3, r1, sl, asr #9
    2c8c:	andeq	r3, r1, ip, lsr #9
    2c90:	andeq	r3, r1, r0, lsr #9
    2c94:	andeq	r3, r1, r4, lsl #9
    2c98:	andeq	r3, r1, r8, ror r4
    2c9c:	andeq	r3, r1, ip, asr r4
    2ca0:	andeq	r3, r1, r0, asr r4
    2ca4:	andeq	r3, r1, r4, lsr r4
    2ca8:	andeq	r3, r1, r8, lsr #8
    2cac:	andeq	r3, r1, ip, lsl #8
    2cb0:	andeq	r3, r1, r0, lsl #8
    2cb4:	andeq	r3, r1, r4, ror #7
    2cb8:			; <UNDEFINED> instruction: 0x460cb510
    2cbc:	stmdale	r5, {r0, r1, r2, fp, sp}
    2cc0:			; <UNDEFINED> instruction: 0xf000e8df
    2cc4:	streq	r2, [r4], #-3611	; 0xfffff1e5
    2cc8:	strbeq	r0, [r2, -r4, lsl #8]
    2ccc:	andvs	r2, r8, r0
    2cd0:	blmi	b72118 <__snprintf_chk@plt+0xb70e90>
    2cd4:	ldrbtmi	r2, [fp], #-0
    2cd8:	mvnsvs	pc, #12582912	; 0xc00000
    2cdc:	andcc	lr, r1, r3
    2ce0:	svcvs	0x0080f5b0
    2ce4:	ldmvs	sl, {r2, r6, ip, lr, pc}
    2ce8:	bcs	f930 <__snprintf_chk@plt+0xe6a8>
    2cec:	blmi	9f74d0 <__snprintf_chk@plt+0x9f6248>
    2cf0:	ldrbtmi	r6, [fp], #-32	; 0xffffffe0
    2cf4:	rscsvs	pc, r2, r3, lsl #10
    2cf8:	blmi	972140 <__snprintf_chk@plt+0x970eb8>
    2cfc:			; <UNDEFINED> instruction: 0xf503447b
    2d00:	ldrd	r6, [r3], -r0
    2d04:			; <UNDEFINED> instruction: 0xf5b03001
    2d08:	eorsle	r6, sl, r0, lsl #31
    2d0c:	tstcc	r0, #10092544	; 0x9a0000
    2d10:	mvnsle	r2, r0, lsl #20
    2d14:	eorvs	r4, r0, pc, lsl fp
    2d18:			; <UNDEFINED> instruction: 0xf503447b
    2d1c:	ldclt	0, cr6, [r0, #-832]	; 0xfffffcc0
    2d20:	andcs	r4, r0, sp, lsl fp
    2d24:			; <UNDEFINED> instruction: 0xf503447b
    2d28:	ldrd	r6, [r3], -r6	; <UNPREDICTABLE>
    2d2c:			; <UNDEFINED> instruction: 0xf5b03001
    2d30:	eorle	r6, r3, r0, lsl #31
    2d34:	tstcc	r0, #10092544	; 0x9a0000
    2d38:	mvnsle	r2, r0, lsl #20
    2d3c:	eorvs	r4, r0, r7, lsl fp
    2d40:			; <UNDEFINED> instruction: 0xf503447b
    2d44:	ldclt	0, cr6, [r0, #-856]	; 0xfffffca8
    2d48:	andcs	r4, r0, r5, lsl fp
    2d4c:			; <UNDEFINED> instruction: 0xf503447b
    2d50:	and	r6, r3, r4, ror #7
    2d54:			; <UNDEFINED> instruction: 0xf5b03001
    2d58:	andle	r6, ip, r0, lsl #31
    2d5c:	tstcc	r0, #10092544	; 0x9a0000
    2d60:	mvnsle	r2, r0, lsl #20
    2d64:	eorvs	r4, r0, pc, lsl #22
    2d68:			; <UNDEFINED> instruction: 0xf503447b
    2d6c:	ldclt	0, cr6, [r0, #-912]	; 0xfffffc70
    2d70:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2d74:			; <UNDEFINED> instruction: 0xf7ffe7bb
    2d78:			; <UNDEFINED> instruction: 0xe7f3fe7d
    2d7c:	mrc2	7, 3, pc, cr10, cr15, {7}
    2d80:			; <UNDEFINED> instruction: 0xf7ffe7dc
    2d84:			; <UNDEFINED> instruction: 0xe7c5fe77
    2d88:	andeq	r3, r1, lr, lsr #6
    2d8c:	andeq	r3, r1, r2, lsl r3
    2d90:	andeq	r3, r1, r8, lsl #6
    2d94:	andeq	r3, r1, ip, ror #5
    2d98:	andeq	r3, r1, r0, ror #5
    2d9c:	andeq	r3, r1, r4, asr #5
    2da0:			; <UNDEFINED> instruction: 0x000132b8
    2da4:	muleq	r1, ip, r2
    2da8:	ldrbmi	lr, [r0, sp, lsr #18]!
    2dac:	bmi	15547fc <__snprintf_chk@plt+0x1553574>
    2db0:	blmi	1554818 <__snprintf_chk@plt+0x1553590>
    2db4:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
    2db8:	stcls	6, cr4, [sp, #-60]	; 0xffffffc4
    2dbc:	ldmpl	r3, {r1, r8, fp, sp, pc}^
    2dc0:			; <UNDEFINED> instruction: 0xf89d4604
    2dc4:	ldmdavs	fp, {r4, r5, ip, pc}
    2dc8:			; <UNDEFINED> instruction: 0xf04f9303
    2dcc:	stclne	3, cr0, [fp], #-0
    2dd0:			; <UNDEFINED> instruction: 0x4628d017
    2dd4:			; <UNDEFINED> instruction: 0xf7ff9101
    2dd8:	stmdbls	r1, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2ddc:	stflsd	f3, [r2, #-544]	; 0xfffffde0
    2de0:	stcle	13, cr2, [lr, #-0]
    2de4:	and	r2, r4, r0, lsl #4
    2de8:	andcc	sp, r1, #2816	; 0xb00
    2dec:	adcmi	r3, sl, #16
    2df0:	stmdavs	r3, {r0, r1, r2, ip, lr, pc}
    2df4:	mvnsle	r4, r3, lsr #5
    2df8:	adcsmi	r6, fp, #4390912	; 0x430000
    2dfc:	stmiavs	r0, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2e00:			; <UNDEFINED> instruction: 0x4650e05a
    2e04:			; <UNDEFINED> instruction: 0xf7ff9101
    2e08:	stmdbls	r1, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    2e0c:	bls	af474 <__snprintf_chk@plt+0xae1ec>
    2e10:	vldrle	s4, [r0, #-0]
    2e14:	and	r2, r4, r0, lsl #10
    2e18:	strcc	sp, [r1, #-3085]	; 0xfffff3f3
    2e1c:	addsmi	r3, r5, #16
    2e20:	stmdavs	r6, {r0, r3, ip, lr, pc}
    2e24:	mvnsle	r4, r6, lsr #5
    2e28:	adcsmi	r6, fp, #4390912	; 0x430000
    2e2c:	strcc	sp, [r1, #-231]	; 0xffffff19
    2e30:	addsmi	r3, r5, #16
    2e34:			; <UNDEFINED> instruction: 0xf1bad1f5
    2e38:	svclt	0x000c0f0d
    2e3c:			; <UNDEFINED> instruction: 0xf0082300
    2e40:	blcs	3a4c <__snprintf_chk@plt+0x27c4>
    2e44:			; <UNDEFINED> instruction: 0xf1bad143
    2e48:	svclt	0x000c0f08
    2e4c:			; <UNDEFINED> instruction: 0xf0092200
    2e50:	biclt	r0, sl, r1, lsl #4
    2e54:	tstls	r1, r8
    2e58:	mrc2	7, 0, pc, cr10, cr15, {7}
    2e5c:	orrslt	r9, r8, r1, lsl #18
    2e60:	stccs	13, cr9, [r0, #-8]
    2e64:	movwcs	sp, #3344	; 0xd10
    2e68:	stcle	0, cr14, [sp], {4}
    2e6c:	andscc	r3, r0, r1, lsl #6
    2e70:	andle	r4, r9, fp, lsr #5
    2e74:	adcmi	r6, r2, #131072	; 0x20000
    2e78:	stmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2e7c:	ldrhtle	r4, [lr], sl
    2e80:	andscc	r3, r0, r1, lsl #6
    2e84:	mvnsle	r4, fp, lsr #5
    2e88:	rscscc	pc, pc, pc, asr #32
    2e8c:	mcr2	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2e90:	stmdbcs	r0, {r1, r8, fp, ip, pc}
    2e94:	stcle	6, cr4, [lr, #-12]
    2e98:	and	r2, r4, r0, lsl #4
    2e9c:	andcc	sp, r1, #2816	; 0xb00
    2ea0:	addsmi	r3, r1, #16, 6	; 0x40000000
    2ea4:	ldmdavs	r8, {r0, r1, r2, ip, lr, pc}
    2ea8:	mvnsle	r4, r0, lsr #5
    2eac:	adcsmi	r6, r8, #88, 16	; 0x580000
    2eb0:	ldmvs	r8, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2eb4:	andcs	lr, r0, r0
    2eb8:	blmi	4d5710 <__snprintf_chk@plt+0x4d4488>
    2ebc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ec0:	blls	dcf30 <__snprintf_chk@plt+0xdbca8>
    2ec4:	tstle	sl, sl, asr r0
    2ec8:	pop	{r2, ip, sp, pc}
    2ecc:	strdcs	r8, [sp], -r0
    2ed0:			; <UNDEFINED> instruction: 0xf7ff9101
    2ed4:	stmdbls	r1, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2ed8:	adcsle	r2, r4, r0, lsl #16
    2edc:	stccs	13, cr9, [r0, #-8]
    2ee0:	movwcs	sp, #3505	; 0xdb1
    2ee4:	stcle	0, cr14, [lr], #16
    2ee8:	andscc	r3, r0, r1, lsl #6
    2eec:	adcle	r4, sl, fp, lsr #5
    2ef0:	adcmi	r6, r2, #131072	; 0x20000
    2ef4:	stmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2ef8:	ldrhle	r4, [r5, #42]!	; 0x2a
    2efc:			; <UNDEFINED> instruction: 0xf7fee77f
    2f00:	svclt	0x0000e908
    2f04:	andeq	r3, r1, r6, ror r1
    2f08:	strheq	r0, [r0], -r4
    2f0c:	andeq	r3, r1, r0, ror r0
    2f10:	svcmi	0x00f0e92d
    2f14:			; <UNDEFINED> instruction: 0x461eb09b
    2f18:	stmib	sp, {r2, r3, r5, r7, r8, r9, fp, lr}^
    2f1c:	strmi	r1, [r7], -r3, lsl #4
    2f20:			; <UNDEFINED> instruction: 0xf10d4aab
    2f24:	stmiami	fp!, {r2, r3, r4, fp}
    2f28:			; <UNDEFINED> instruction: 0xf8df447a
    2f2c:	ldrbtmi	fp, [r8], #-684	; 0xfffffd54
    2f30:	adcge	pc, r8, #14614528	; 0xdf0000
    2f34:	ldrbtmi	r5, [fp], #2259	; 0x8d3
    2f38:	adcls	pc, r4, #14614528	; 0xdf0000
    2f3c:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    2f40:			; <UNDEFINED> instruction: 0xf04f9319
    2f44:			; <UNDEFINED> instruction: 0xf7fe0300
    2f48:	stmiami	r6!, {r2, r8, fp, sp, lr, pc}
    2f4c:	ldrbtmi	r4, [r8], #-1273	; 0xfffffb07
    2f50:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f54:			; <UNDEFINED> instruction: 0xf04f4641
    2f58:			; <UNDEFINED> instruction: 0xf7ff30ff
    2f5c:	blmi	fe8c25c8 <__snprintf_chk@plt+0xfe8c1340>
    2f60:	ldrbtmi	sl, [fp], #-2312	; 0xfffff6f8
    2f64:	strmi	r9, [r5], -r5, lsl #6
    2f68:			; <UNDEFINED> instruction: 0xf7ff4638
    2f6c:			; <UNDEFINED> instruction: 0x4604fd91
    2f70:	suble	r2, r3, r0, lsl #26
    2f74:	movwcs	lr, #2517	; 0x9d5
    2f78:	movwcs	lr, #11011	; 0x2b03
    2f7c:	rscseq	pc, pc, #68, 4	; 0x40000004
    2f80:	ldmib	r4, {r2, r3, r4, r8, ip, sp, pc}^
    2f84:	bl	8778c <__snprintf_chk@plt+0x86504>
    2f88:	cdpcs	2, 0, cr2, cr15, cr1, {0}
    2f8c:			; <UNDEFINED> instruction: 0xf1a3d803
    2f90:	stmdbcs	r1, {r3, r4, r8}
    2f94:	addsmi	sp, r3, #245760	; 0x3c000
    2f98:	ble	cb6ff0 <__snprintf_chk@plt+0xcb5d68>
    2f9c:			; <UNDEFINED> instruction: 0xf0002d00
    2fa0:	ldmib	r5, {r0, r1, r3, r7, pc}^
    2fa4:	stmiavs	r9!, {r8, r9, sp}^
    2fa8:	rsbsle	r2, sl, r0, lsl #22
    2fac:	andcs	r9, r1, r0, lsl #2
    2fb0:			; <UNDEFINED> instruction: 0xf7fe9905
    2fb4:	blls	1fd444 <__snprintf_chk@plt+0x1fc1bc>
    2fb8:	movwls	r3, #31489	; 0x7b01
    2fbc:	vldrle	d18, [r7, #-0]
    2fc0:	bfi	r3, r0, #10, #12
    2fc4:	subsle	r2, r6, r0, lsl #24
    2fc8:	stmiavs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
    2fcc:	blcs	1d05c <__snprintf_chk@plt+0x1bdd4>
    2fd0:	qaddls	sp, sl, r0
    2fd4:	strbmi	r2, [r9], -r1
    2fd8:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fdc:	blcc	69c04 <__snprintf_chk@plt+0x6897c>
    2fe0:	blcs	27c08 <__snprintf_chk@plt+0x26980>
    2fe4:	ldrcc	sp, [r0], #-3399	; 0xfffff2b9
    2fe8:	subcs	r2, r0, #-67108861	; 0xfc000003
    2fec:	sbcle	r2, r3, r0, lsl #26
    2ff0:	blcc	69c14 <__snprintf_chk@plt+0x6898c>
    2ff4:	blcs	27c18 <__snprintf_chk@plt+0x26990>
    2ff8:	strcs	sp, [r0, #-3298]	; 0xfffff31e
    2ffc:	mvnscs	r2, #64, 4
    3000:	stccs	7, cr14, [r0], {186}	; 0xba
    3004:	stmdavs	r3!, {r0, r1, r4, r6, ip, lr, pc}^
    3008:	stmdavs	r2!, {r0, r5, r6, r7, fp, sp, lr}
    300c:	suble	r2, r1, r0, lsl #22
    3010:	andcs	r9, r1, r0, lsl #2
    3014:	ldrbtmi	r4, [r9], #-2421	; 0xfffff68b
    3018:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    301c:	blcc	69c44 <__snprintf_chk@plt+0x689bc>
    3020:	blcs	27c48 <__snprintf_chk@plt+0x269c0>
    3024:	ldrcc	fp, [r0], #-4040	; 0xfffff038
    3028:	strtmi	sp, [fp], -r2, lsr #25
    302c:	blcs	c034 <__snprintf_chk@plt+0xadac>
    3030:	blls	f76b0 <__snprintf_chk@plt+0xf6428>
    3034:	svclt	0x000c2f0d
    3038:			; <UNDEFINED> instruction: 0xf0032300
    303c:	blcs	3c48 <__snprintf_chk@plt+0x29c0>
    3040:	blls	137544 <__snprintf_chk@plt+0x1362bc>
    3044:	svclt	0x000c2f08
    3048:			; <UNDEFINED> instruction: 0xf0032300
    304c:	blcs	3c58 <__snprintf_chk@plt+0x29d0>
    3050:	addshi	pc, r0, r0, asr #32
    3054:	ldmdble	sp, {r0, r1, r2, r3, r9, sl, fp, sp}^
    3058:	blmi	17159f4 <__snprintf_chk@plt+0x171476c>
    305c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3060:	blls	65d0d0 <__snprintf_chk@plt+0x65be48>
    3064:			; <UNDEFINED> instruction: 0xf040405a
    3068:	andslt	r8, fp, pc, lsr #1
    306c:	svchi	0x00f0e8bd
    3070:	bicle	r2, r2, r0, lsl #24
    3074:	stccs	7, cr14, [r0, #-884]	; 0xfffffc8c
    3078:	blls	1f73ec <__snprintf_chk@plt+0x1f6164>
    307c:	movwls	r3, #31489	; 0x7b01
    3080:	vldrle	d18, [r6]
    3084:	ldr	r2, [fp, r0, lsl #8]
    3088:	andcs	r4, r1, fp, lsl #12
    308c:			; <UNDEFINED> instruction: 0xf7fe4651
    3090:			; <UNDEFINED> instruction: 0xe7a3e8b4
    3094:	ldmdbmi	r7, {r0, r1, r3, r9, sl, lr}^
    3098:	ldrbtmi	r2, [r9], #-1
    309c:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30a0:			; <UNDEFINED> instruction: 0x460be7bc
    30a4:	ldrbmi	r2, [r9], -r1
    30a8:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30ac:	strtmi	lr, [fp], -r3, lsl #15
    30b0:			; <UNDEFINED> instruction: 0xf47f2b00
    30b4:	sbfx	sl, sp, #30, #29
    30b8:	blcs	1494c <__snprintf_chk@plt+0x136c4>
    30bc:	svcge	0x0058f47f
    30c0:	stmdami	sp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    30c4:			; <UNDEFINED> instruction: 0xf7fe4478
    30c8:	strbmi	lr, [r1], -r4, asr #16
    30cc:			; <UNDEFINED> instruction: 0xf7ff200d
    30d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    30d4:			; <UNDEFINED> instruction: 0xf8dfd0b5
    30d8:			; <UNDEFINED> instruction: 0xf1009124
    30dc:	cfstrdmi	mvd0, [r8, #-64]	; 0xffffffc0
    30e0:	ldrbtmi	r4, [sp], #-1273	; 0xfffffb07
    30e4:	tstls	r0, sl
    30e8:	strtmi	r2, [r9], -r1
    30ec:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30f0:	ldrcc	r9, [r0], #-2823	; 0xfffff4f9
    30f4:	movwls	r3, #31489	; 0x7b01
    30f8:			; <UNDEFINED> instruction: 0xdda22b00
    30fc:	movwcs	lr, #18772	; 0x4954
    3100:	stcne	8, cr15, [r4], {84}	; 0x54
    3104:	mvnle	r2, r0, lsl #22
    3108:	andcs	r4, r1, fp, lsl #12
    310c:			; <UNDEFINED> instruction: 0xf7fe4649
    3110:			; <UNDEFINED> instruction: 0xe7ede874
    3114:	cmpcs	r0, r9, lsl #20
    3118:			; <UNDEFINED> instruction: 0xf7fe4630
    311c:	ldmdbmi	r9!, {r1, r2, r7, fp, sp, lr, pc}
    3120:			; <UNDEFINED> instruction: 0x46024479
    3124:			; <UNDEFINED> instruction: 0xf7fe2001
    3128:	strbmi	lr, [r1], -r8, ror #16
    312c:			; <UNDEFINED> instruction: 0xf7ff4630
    3130:	stmdacs	r0, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3134:	ldcmi	0, cr13, [r4, #-576]!	; 0xfffffdc0
    3138:	ldreq	pc, [r0], #-256	; 0xffffff00
    313c:	ldrbtmi	r4, [sp], #-3635	; 0xfffff1cd
    3140:	and	r4, fp, lr, ror r4
    3144:	andcs	r9, r1, r0, lsl #2
    3148:			; <UNDEFINED> instruction: 0xf7fe4631
    314c:	blls	1fd2ac <__snprintf_chk@plt+0x1fc024>
    3150:	blcc	50198 <__snprintf_chk@plt+0x4ef10>
    3154:	blcs	27d78 <__snprintf_chk@plt+0x26af0>
    3158:	svcge	0x007ef77f
    315c:	movwcs	lr, #18772	; 0x4954
    3160:	stcne	8, cr15, [r4], {84}	; 0x54
    3164:	mvnle	r2, r0, lsl #22
    3168:	andcs	r4, r1, fp, lsl #12
    316c:			; <UNDEFINED> instruction: 0xf7fe4629
    3170:	strb	lr, [ip, r4, asr #16]!
    3174:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    3178:	svc	0x00eaf7fd
    317c:	andcs	r4, r8, r1, asr #12
    3180:	stc2	7, cr15, [r6], {255}	; 0xff
    3184:			; <UNDEFINED> instruction: 0xf43f2800
    3188:	svcmi	0x0022af65
    318c:	ldreq	pc, [r0], #-256	; 0xffffff00
    3190:	ldrbtmi	r4, [pc], #-3361	; 3198 <__snprintf_chk@plt+0x1f10>
    3194:	and	r4, fp, sp, ror r4
    3198:	andcs	r9, r1, r0, lsl #2
    319c:			; <UNDEFINED> instruction: 0xf7fe4629
    31a0:	blls	1fd258 <__snprintf_chk@plt+0x1fbfd0>
    31a4:	blcc	501ec <__snprintf_chk@plt+0x4ef64>
    31a8:	blcs	27dcc <__snprintf_chk@plt+0x26b44>
    31ac:	svcge	0x0052f77f
    31b0:	movwcs	lr, #18772	; 0x4954
    31b4:	stcne	8, cr15, [r4], {84}	; 0x54
    31b8:	mvnle	r2, r0, lsl #22
    31bc:	andcs	r4, r1, fp, lsl #12
    31c0:			; <UNDEFINED> instruction: 0xf7fe4639
    31c4:			; <UNDEFINED> instruction: 0xe7ece81a
    31c8:	svc	0x00a2f7fd
    31cc:	strheq	r0, [r0], -r4
    31d0:	andeq	r3, r1, r4
    31d4:	andeq	r1, r0, lr, ror #8
    31d8:	andeq	r1, r0, r6, ror #9
    31dc:	andeq	r1, r0, ip, lsr #9
    31e0:	andeq	r1, r0, r0, lsl #9
    31e4:	andeq	r1, r0, r6, ror #8
    31e8:	muleq	r0, lr, r4
    31ec:	andeq	r1, r0, sl, ror #7
    31f0:	ldrdeq	r2, [r1], -r0
    31f4:	andeq	r1, r0, r2, lsl #7
    31f8:	andeq	r1, r0, r0, ror r3
    31fc:	andeq	r1, r0, ip, lsr r3
    3200:	andeq	r1, r0, lr, lsl r3
    3204:	andeq	r1, r0, r4, ror #6
    3208:	ldrdeq	r1, [r0], -lr
    320c:	andeq	r1, r0, r0, asr #5
    3210:	andeq	r1, r0, sl, ror #5
    3214:	andeq	r1, r0, sl, lsl #5
    3218:	andeq	r1, r0, ip, ror #4
    321c:	mvnsmi	lr, #737280	; 0xb4000
    3220:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3224:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3228:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    322c:	svc	0x0036f7fd
    3230:	blne	1d9442c <__snprintf_chk@plt+0x1d931a4>
    3234:	strhle	r1, [sl], -r6
    3238:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    323c:	svccc	0x0004f855
    3240:	strbmi	r3, [sl], -r1, lsl #8
    3244:	ldrtmi	r4, [r8], -r1, asr #12
    3248:	adcmi	r4, r6, #152, 14	; 0x2600000
    324c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3250:	svclt	0x000083f8
    3254:	andeq	r2, r1, r6, ror #23
    3258:	ldrdeq	r2, [r1], -ip
    325c:	svclt	0x00004770

Disassembly of section .fini:

00003260 <.fini>:
    3260:	push	{r3, lr}
    3264:	pop	{r3, pc}
