`timescale 1ns / 1ps

module button_debounce (
    input  clk,
    input  rst,
    input  i_btn,
    output o_btn
);
    reg [7:0] q_reg;
    reg edge_reg;  //edge detct signal
    wire debounce;  //debounced

    //
    parameter F_COUNT = 100;
    reg [$clog2(F_COUNT)-1:0] counter_reg;
    reg clk_1mhz;
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            counter_reg <= 0;
            clk_1mhz <= 1'b0;
        end else begin
            counter_reg <= counter_reg + 1;
            if (counter_reg == F_COUNT - 1) begin
                counter_reg <= 0;
                clk_1mhz <= 1'b1;
            end else begin
                clk_1mhz <= 1'b0;
            end
        end
    end
    //8bit shift register : SIPO
    always @(posedge clk_1mhz, posedge rst) begin
        if (rst) begin
            q_reg <= 8'h00;
        end else begin
            q_reg <= {
                i_btn, q_reg[7:1]
            };  //right shift(->) / msb:[7] in, 7:1 -> 6:0
        end
    end
    //8 input AND gate
    assign debounce = &q_reg;
    //edge detection
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            edge_reg <= 1'b0;
        end else begin
            edge_reg <= debounce;
        end
    end
    //rising edge, tick gen
    assign o_btn = ~edge_reg & debounce;

endmodule
