DECL|CCFG_SYSIO_SYSIO12|macro|CCFG_SYSIO_SYSIO12
DECL|CCFG_SYSIO|member|__IO uint32_t CCFG_SYSIO; /**< \brief (Matrix Offset: 0x0114) System I/O Configuration register */
DECL|MATRIX_MCFG_ULBT_Msk|macro|MATRIX_MCFG_ULBT_Msk
DECL|MATRIX_MCFG_ULBT_Pos|macro|MATRIX_MCFG_ULBT_Pos
DECL|MATRIX_MCFG_ULBT|macro|MATRIX_MCFG_ULBT
DECL|MATRIX_MCFG|member|__IO uint32_t MATRIX_MCFG[6]; /**< \brief (Matrix Offset: 0x0000) Master Configuration Register */
DECL|MATRIX_MRCR_RCB0|macro|MATRIX_MRCR_RCB0
DECL|MATRIX_MRCR_RCB1|macro|MATRIX_MRCR_RCB1
DECL|MATRIX_MRCR_RCB2|macro|MATRIX_MRCR_RCB2
DECL|MATRIX_MRCR_RCB3|macro|MATRIX_MRCR_RCB3
DECL|MATRIX_MRCR_RCB4_Msk|macro|MATRIX_MRCR_RCB4_Msk
DECL|MATRIX_MRCR_RCB4_Pos|macro|MATRIX_MRCR_RCB4_Pos
DECL|MATRIX_MRCR_RCB4|macro|MATRIX_MRCR_RCB4
DECL|MATRIX_MRCR_RCB5|macro|MATRIX_MRCR_RCB5
DECL|MATRIX_MRCR|member|__IO uint32_t MATRIX_MRCR; /**< \brief (Matrix Offset: 0x0100) Master Remap Control Register */
DECL|MATRIX_PRAS0_M0PR_Msk|macro|MATRIX_PRAS0_M0PR_Msk
DECL|MATRIX_PRAS0_M0PR_Pos|macro|MATRIX_PRAS0_M0PR_Pos
DECL|MATRIX_PRAS0_M0PR|macro|MATRIX_PRAS0_M0PR
DECL|MATRIX_PRAS0_M1PR_Msk|macro|MATRIX_PRAS0_M1PR_Msk
DECL|MATRIX_PRAS0_M1PR_Pos|macro|MATRIX_PRAS0_M1PR_Pos
DECL|MATRIX_PRAS0_M1PR|macro|MATRIX_PRAS0_M1PR
DECL|MATRIX_PRAS0_M2PR_Msk|macro|MATRIX_PRAS0_M2PR_Msk
DECL|MATRIX_PRAS0_M2PR_Pos|macro|MATRIX_PRAS0_M2PR_Pos
DECL|MATRIX_PRAS0_M2PR|macro|MATRIX_PRAS0_M2PR
DECL|MATRIX_PRAS0_M3PR_Msk|macro|MATRIX_PRAS0_M3PR_Msk
DECL|MATRIX_PRAS0_M3PR_Pos|macro|MATRIX_PRAS0_M3PR_Pos
DECL|MATRIX_PRAS0_M3PR|macro|MATRIX_PRAS0_M3PR
DECL|MATRIX_PRAS0_M4PR_Msk|macro|MATRIX_PRAS0_M4PR_Msk
DECL|MATRIX_PRAS0_M4PR_Pos|macro|MATRIX_PRAS0_M4PR_Pos
DECL|MATRIX_PRAS0_M4PR|macro|MATRIX_PRAS0_M4PR
DECL|MATRIX_PRAS0_M5PR_Msk|macro|MATRIX_PRAS0_M5PR_Msk
DECL|MATRIX_PRAS0_M5PR_Pos|macro|MATRIX_PRAS0_M5PR_Pos
DECL|MATRIX_PRAS0_M5PR|macro|MATRIX_PRAS0_M5PR
DECL|MATRIX_PRAS0|member|__IO uint32_t MATRIX_PRAS0; /**< \brief (Matrix Offset: 0x0080) Priority Register A for Slave 0 */
DECL|MATRIX_PRAS1_M0PR_Msk|macro|MATRIX_PRAS1_M0PR_Msk
DECL|MATRIX_PRAS1_M0PR_Pos|macro|MATRIX_PRAS1_M0PR_Pos
DECL|MATRIX_PRAS1_M0PR|macro|MATRIX_PRAS1_M0PR
DECL|MATRIX_PRAS1_M1PR_Msk|macro|MATRIX_PRAS1_M1PR_Msk
DECL|MATRIX_PRAS1_M1PR_Pos|macro|MATRIX_PRAS1_M1PR_Pos
DECL|MATRIX_PRAS1_M1PR|macro|MATRIX_PRAS1_M1PR
DECL|MATRIX_PRAS1_M2PR_Msk|macro|MATRIX_PRAS1_M2PR_Msk
DECL|MATRIX_PRAS1_M2PR_Pos|macro|MATRIX_PRAS1_M2PR_Pos
DECL|MATRIX_PRAS1_M2PR|macro|MATRIX_PRAS1_M2PR
DECL|MATRIX_PRAS1_M3PR_Msk|macro|MATRIX_PRAS1_M3PR_Msk
DECL|MATRIX_PRAS1_M3PR_Pos|macro|MATRIX_PRAS1_M3PR_Pos
DECL|MATRIX_PRAS1_M3PR|macro|MATRIX_PRAS1_M3PR
DECL|MATRIX_PRAS1_M4PR_Msk|macro|MATRIX_PRAS1_M4PR_Msk
DECL|MATRIX_PRAS1_M4PR_Pos|macro|MATRIX_PRAS1_M4PR_Pos
DECL|MATRIX_PRAS1_M4PR|macro|MATRIX_PRAS1_M4PR
DECL|MATRIX_PRAS1_M5PR_Msk|macro|MATRIX_PRAS1_M5PR_Msk
DECL|MATRIX_PRAS1_M5PR_Pos|macro|MATRIX_PRAS1_M5PR_Pos
DECL|MATRIX_PRAS1_M5PR|macro|MATRIX_PRAS1_M5PR
DECL|MATRIX_PRAS1|member|__IO uint32_t MATRIX_PRAS1; /**< \brief (Matrix Offset: 0x0088) Priority Register A for Slave 1 */
DECL|MATRIX_PRAS2_M0PR_Msk|macro|MATRIX_PRAS2_M0PR_Msk
DECL|MATRIX_PRAS2_M0PR_Pos|macro|MATRIX_PRAS2_M0PR_Pos
DECL|MATRIX_PRAS2_M0PR|macro|MATRIX_PRAS2_M0PR
DECL|MATRIX_PRAS2_M1PR_Msk|macro|MATRIX_PRAS2_M1PR_Msk
DECL|MATRIX_PRAS2_M1PR_Pos|macro|MATRIX_PRAS2_M1PR_Pos
DECL|MATRIX_PRAS2_M1PR|macro|MATRIX_PRAS2_M1PR
DECL|MATRIX_PRAS2_M2PR_Msk|macro|MATRIX_PRAS2_M2PR_Msk
DECL|MATRIX_PRAS2_M2PR_Pos|macro|MATRIX_PRAS2_M2PR_Pos
DECL|MATRIX_PRAS2_M2PR|macro|MATRIX_PRAS2_M2PR
DECL|MATRIX_PRAS2_M3PR_Msk|macro|MATRIX_PRAS2_M3PR_Msk
DECL|MATRIX_PRAS2_M3PR_Pos|macro|MATRIX_PRAS2_M3PR_Pos
DECL|MATRIX_PRAS2_M3PR|macro|MATRIX_PRAS2_M3PR
DECL|MATRIX_PRAS2_M4PR_Msk|macro|MATRIX_PRAS2_M4PR_Msk
DECL|MATRIX_PRAS2_M4PR_Pos|macro|MATRIX_PRAS2_M4PR_Pos
DECL|MATRIX_PRAS2_M4PR|macro|MATRIX_PRAS2_M4PR
DECL|MATRIX_PRAS2_M5PR_Msk|macro|MATRIX_PRAS2_M5PR_Msk
DECL|MATRIX_PRAS2_M5PR_Pos|macro|MATRIX_PRAS2_M5PR_Pos
DECL|MATRIX_PRAS2_M5PR|macro|MATRIX_PRAS2_M5PR
DECL|MATRIX_PRAS2|member|__IO uint32_t MATRIX_PRAS2; /**< \brief (Matrix Offset: 0x0090) Priority Register A for Slave 2 */
DECL|MATRIX_PRAS3_M0PR_Msk|macro|MATRIX_PRAS3_M0PR_Msk
DECL|MATRIX_PRAS3_M0PR_Pos|macro|MATRIX_PRAS3_M0PR_Pos
DECL|MATRIX_PRAS3_M0PR|macro|MATRIX_PRAS3_M0PR
DECL|MATRIX_PRAS3_M1PR_Msk|macro|MATRIX_PRAS3_M1PR_Msk
DECL|MATRIX_PRAS3_M1PR_Pos|macro|MATRIX_PRAS3_M1PR_Pos
DECL|MATRIX_PRAS3_M1PR|macro|MATRIX_PRAS3_M1PR
DECL|MATRIX_PRAS3_M2PR_Msk|macro|MATRIX_PRAS3_M2PR_Msk
DECL|MATRIX_PRAS3_M2PR_Pos|macro|MATRIX_PRAS3_M2PR_Pos
DECL|MATRIX_PRAS3_M2PR|macro|MATRIX_PRAS3_M2PR
DECL|MATRIX_PRAS3_M3PR_Msk|macro|MATRIX_PRAS3_M3PR_Msk
DECL|MATRIX_PRAS3_M3PR_Pos|macro|MATRIX_PRAS3_M3PR_Pos
DECL|MATRIX_PRAS3_M3PR|macro|MATRIX_PRAS3_M3PR
DECL|MATRIX_PRAS3_M4PR_Msk|macro|MATRIX_PRAS3_M4PR_Msk
DECL|MATRIX_PRAS3_M4PR_Pos|macro|MATRIX_PRAS3_M4PR_Pos
DECL|MATRIX_PRAS3_M4PR|macro|MATRIX_PRAS3_M4PR
DECL|MATRIX_PRAS3_M5PR_Msk|macro|MATRIX_PRAS3_M5PR_Msk
DECL|MATRIX_PRAS3_M5PR_Pos|macro|MATRIX_PRAS3_M5PR_Pos
DECL|MATRIX_PRAS3_M5PR|macro|MATRIX_PRAS3_M5PR
DECL|MATRIX_PRAS3|member|__IO uint32_t MATRIX_PRAS3; /**< \brief (Matrix Offset: 0x0098) Priority Register A for Slave 3 */
DECL|MATRIX_PRAS4_M0PR_Msk|macro|MATRIX_PRAS4_M0PR_Msk
DECL|MATRIX_PRAS4_M0PR_Pos|macro|MATRIX_PRAS4_M0PR_Pos
DECL|MATRIX_PRAS4_M0PR|macro|MATRIX_PRAS4_M0PR
DECL|MATRIX_PRAS4_M1PR_Msk|macro|MATRIX_PRAS4_M1PR_Msk
DECL|MATRIX_PRAS4_M1PR_Pos|macro|MATRIX_PRAS4_M1PR_Pos
DECL|MATRIX_PRAS4_M1PR|macro|MATRIX_PRAS4_M1PR
DECL|MATRIX_PRAS4_M2PR_Msk|macro|MATRIX_PRAS4_M2PR_Msk
DECL|MATRIX_PRAS4_M2PR_Pos|macro|MATRIX_PRAS4_M2PR_Pos
DECL|MATRIX_PRAS4_M2PR|macro|MATRIX_PRAS4_M2PR
DECL|MATRIX_PRAS4_M3PR_Msk|macro|MATRIX_PRAS4_M3PR_Msk
DECL|MATRIX_PRAS4_M3PR_Pos|macro|MATRIX_PRAS4_M3PR_Pos
DECL|MATRIX_PRAS4_M3PR|macro|MATRIX_PRAS4_M3PR
DECL|MATRIX_PRAS4_M4PR_Msk|macro|MATRIX_PRAS4_M4PR_Msk
DECL|MATRIX_PRAS4_M4PR_Pos|macro|MATRIX_PRAS4_M4PR_Pos
DECL|MATRIX_PRAS4_M4PR|macro|MATRIX_PRAS4_M4PR
DECL|MATRIX_PRAS4_M5PR_Msk|macro|MATRIX_PRAS4_M5PR_Msk
DECL|MATRIX_PRAS4_M5PR_Pos|macro|MATRIX_PRAS4_M5PR_Pos
DECL|MATRIX_PRAS4_M5PR|macro|MATRIX_PRAS4_M5PR
DECL|MATRIX_PRAS4|member|__IO uint32_t MATRIX_PRAS4; /**< \brief (Matrix Offset: 0x00A0) Priority Register A for Slave 4 */
DECL|MATRIX_PRAS5_M0PR_Msk|macro|MATRIX_PRAS5_M0PR_Msk
DECL|MATRIX_PRAS5_M0PR_Pos|macro|MATRIX_PRAS5_M0PR_Pos
DECL|MATRIX_PRAS5_M0PR|macro|MATRIX_PRAS5_M0PR
DECL|MATRIX_PRAS5_M1PR_Msk|macro|MATRIX_PRAS5_M1PR_Msk
DECL|MATRIX_PRAS5_M1PR_Pos|macro|MATRIX_PRAS5_M1PR_Pos
DECL|MATRIX_PRAS5_M1PR|macro|MATRIX_PRAS5_M1PR
DECL|MATRIX_PRAS5_M2PR_Msk|macro|MATRIX_PRAS5_M2PR_Msk
DECL|MATRIX_PRAS5_M2PR_Pos|macro|MATRIX_PRAS5_M2PR_Pos
DECL|MATRIX_PRAS5_M2PR|macro|MATRIX_PRAS5_M2PR
DECL|MATRIX_PRAS5_M3PR_Msk|macro|MATRIX_PRAS5_M3PR_Msk
DECL|MATRIX_PRAS5_M3PR_Pos|macro|MATRIX_PRAS5_M3PR_Pos
DECL|MATRIX_PRAS5_M3PR|macro|MATRIX_PRAS5_M3PR
DECL|MATRIX_PRAS5_M4PR_Msk|macro|MATRIX_PRAS5_M4PR_Msk
DECL|MATRIX_PRAS5_M4PR_Pos|macro|MATRIX_PRAS5_M4PR_Pos
DECL|MATRIX_PRAS5_M4PR|macro|MATRIX_PRAS5_M4PR
DECL|MATRIX_PRAS5_M5PR_Msk|macro|MATRIX_PRAS5_M5PR_Msk
DECL|MATRIX_PRAS5_M5PR_Pos|macro|MATRIX_PRAS5_M5PR_Pos
DECL|MATRIX_PRAS5_M5PR|macro|MATRIX_PRAS5_M5PR
DECL|MATRIX_PRAS5|member|__IO uint32_t MATRIX_PRAS5; /**< \brief (Matrix Offset: 0x00A8) Priority Register A for Slave 5 */
DECL|MATRIX_PRAS6_M0PR_Msk|macro|MATRIX_PRAS6_M0PR_Msk
DECL|MATRIX_PRAS6_M0PR_Pos|macro|MATRIX_PRAS6_M0PR_Pos
DECL|MATRIX_PRAS6_M0PR|macro|MATRIX_PRAS6_M0PR
DECL|MATRIX_PRAS6_M1PR_Msk|macro|MATRIX_PRAS6_M1PR_Msk
DECL|MATRIX_PRAS6_M1PR_Pos|macro|MATRIX_PRAS6_M1PR_Pos
DECL|MATRIX_PRAS6_M1PR|macro|MATRIX_PRAS6_M1PR
DECL|MATRIX_PRAS6_M2PR_Msk|macro|MATRIX_PRAS6_M2PR_Msk
DECL|MATRIX_PRAS6_M2PR_Pos|macro|MATRIX_PRAS6_M2PR_Pos
DECL|MATRIX_PRAS6_M2PR|macro|MATRIX_PRAS6_M2PR
DECL|MATRIX_PRAS6_M3PR_Msk|macro|MATRIX_PRAS6_M3PR_Msk
DECL|MATRIX_PRAS6_M3PR_Pos|macro|MATRIX_PRAS6_M3PR_Pos
DECL|MATRIX_PRAS6_M3PR|macro|MATRIX_PRAS6_M3PR
DECL|MATRIX_PRAS6_M4PR_Msk|macro|MATRIX_PRAS6_M4PR_Msk
DECL|MATRIX_PRAS6_M4PR_Pos|macro|MATRIX_PRAS6_M4PR_Pos
DECL|MATRIX_PRAS6_M4PR|macro|MATRIX_PRAS6_M4PR
DECL|MATRIX_PRAS6_M5PR_Msk|macro|MATRIX_PRAS6_M5PR_Msk
DECL|MATRIX_PRAS6_M5PR_Pos|macro|MATRIX_PRAS6_M5PR_Pos
DECL|MATRIX_PRAS6_M5PR|macro|MATRIX_PRAS6_M5PR
DECL|MATRIX_PRAS6|member|__IO uint32_t MATRIX_PRAS6; /**< \brief (Matrix Offset: 0x00B0) Priority Register A for Slave 6 */
DECL|MATRIX_PRAS7_M0PR_Msk|macro|MATRIX_PRAS7_M0PR_Msk
DECL|MATRIX_PRAS7_M0PR_Pos|macro|MATRIX_PRAS7_M0PR_Pos
DECL|MATRIX_PRAS7_M0PR|macro|MATRIX_PRAS7_M0PR
DECL|MATRIX_PRAS7_M1PR_Msk|macro|MATRIX_PRAS7_M1PR_Msk
DECL|MATRIX_PRAS7_M1PR_Pos|macro|MATRIX_PRAS7_M1PR_Pos
DECL|MATRIX_PRAS7_M1PR|macro|MATRIX_PRAS7_M1PR
DECL|MATRIX_PRAS7_M2PR_Msk|macro|MATRIX_PRAS7_M2PR_Msk
DECL|MATRIX_PRAS7_M2PR_Pos|macro|MATRIX_PRAS7_M2PR_Pos
DECL|MATRIX_PRAS7_M2PR|macro|MATRIX_PRAS7_M2PR
DECL|MATRIX_PRAS7_M3PR_Msk|macro|MATRIX_PRAS7_M3PR_Msk
DECL|MATRIX_PRAS7_M3PR_Pos|macro|MATRIX_PRAS7_M3PR_Pos
DECL|MATRIX_PRAS7_M3PR|macro|MATRIX_PRAS7_M3PR
DECL|MATRIX_PRAS7_M4PR_Msk|macro|MATRIX_PRAS7_M4PR_Msk
DECL|MATRIX_PRAS7_M4PR_Pos|macro|MATRIX_PRAS7_M4PR_Pos
DECL|MATRIX_PRAS7_M4PR|macro|MATRIX_PRAS7_M4PR
DECL|MATRIX_PRAS7_M5PR_Msk|macro|MATRIX_PRAS7_M5PR_Msk
DECL|MATRIX_PRAS7_M5PR_Pos|macro|MATRIX_PRAS7_M5PR_Pos
DECL|MATRIX_PRAS7_M5PR|macro|MATRIX_PRAS7_M5PR
DECL|MATRIX_PRAS7|member|__IO uint32_t MATRIX_PRAS7; /**< \brief (Matrix Offset: 0x00B8) Priority Register A for Slave 7 */
DECL|MATRIX_PRAS8_M0PR_Msk|macro|MATRIX_PRAS8_M0PR_Msk
DECL|MATRIX_PRAS8_M0PR_Pos|macro|MATRIX_PRAS8_M0PR_Pos
DECL|MATRIX_PRAS8_M0PR|macro|MATRIX_PRAS8_M0PR
DECL|MATRIX_PRAS8_M1PR_Msk|macro|MATRIX_PRAS8_M1PR_Msk
DECL|MATRIX_PRAS8_M1PR_Pos|macro|MATRIX_PRAS8_M1PR_Pos
DECL|MATRIX_PRAS8_M1PR|macro|MATRIX_PRAS8_M1PR
DECL|MATRIX_PRAS8_M2PR_Msk|macro|MATRIX_PRAS8_M2PR_Msk
DECL|MATRIX_PRAS8_M2PR_Pos|macro|MATRIX_PRAS8_M2PR_Pos
DECL|MATRIX_PRAS8_M2PR|macro|MATRIX_PRAS8_M2PR
DECL|MATRIX_PRAS8_M3PR_Msk|macro|MATRIX_PRAS8_M3PR_Msk
DECL|MATRIX_PRAS8_M3PR_Pos|macro|MATRIX_PRAS8_M3PR_Pos
DECL|MATRIX_PRAS8_M3PR|macro|MATRIX_PRAS8_M3PR
DECL|MATRIX_PRAS8_M4PR_Msk|macro|MATRIX_PRAS8_M4PR_Msk
DECL|MATRIX_PRAS8_M4PR_Pos|macro|MATRIX_PRAS8_M4PR_Pos
DECL|MATRIX_PRAS8_M4PR|macro|MATRIX_PRAS8_M4PR
DECL|MATRIX_PRAS8_M5PR_Msk|macro|MATRIX_PRAS8_M5PR_Msk
DECL|MATRIX_PRAS8_M5PR_Pos|macro|MATRIX_PRAS8_M5PR_Pos
DECL|MATRIX_PRAS8_M5PR|macro|MATRIX_PRAS8_M5PR
DECL|MATRIX_PRAS8|member|__IO uint32_t MATRIX_PRAS8; /**< \brief (Matrix Offset: 0x00C0) Priority Register A for Slave 8 */
DECL|MATRIX_SCFG_ARBT_Msk|macro|MATRIX_SCFG_ARBT_Msk
DECL|MATRIX_SCFG_ARBT_Pos|macro|MATRIX_SCFG_ARBT_Pos
DECL|MATRIX_SCFG_ARBT|macro|MATRIX_SCFG_ARBT
DECL|MATRIX_SCFG_DEFMSTR_TYPE_Msk|macro|MATRIX_SCFG_DEFMSTR_TYPE_Msk
DECL|MATRIX_SCFG_DEFMSTR_TYPE_Pos|macro|MATRIX_SCFG_DEFMSTR_TYPE_Pos
DECL|MATRIX_SCFG_DEFMSTR_TYPE|macro|MATRIX_SCFG_DEFMSTR_TYPE
DECL|MATRIX_SCFG_FIXED_DEFMSTR_Msk|macro|MATRIX_SCFG_FIXED_DEFMSTR_Msk
DECL|MATRIX_SCFG_FIXED_DEFMSTR_Pos|macro|MATRIX_SCFG_FIXED_DEFMSTR_Pos
DECL|MATRIX_SCFG_FIXED_DEFMSTR|macro|MATRIX_SCFG_FIXED_DEFMSTR
DECL|MATRIX_SCFG_SLOT_CYCLE_Msk|macro|MATRIX_SCFG_SLOT_CYCLE_Msk
DECL|MATRIX_SCFG_SLOT_CYCLE_Pos|macro|MATRIX_SCFG_SLOT_CYCLE_Pos
DECL|MATRIX_SCFG_SLOT_CYCLE|macro|MATRIX_SCFG_SLOT_CYCLE
DECL|MATRIX_SCFG|member|__IO uint32_t MATRIX_SCFG[9]; /**< \brief (Matrix Offset: 0x0040) Slave Configuration Register */
DECL|MATRIX_WPMR_WPEN|macro|MATRIX_WPMR_WPEN
DECL|MATRIX_WPMR_WPKEY_Msk|macro|MATRIX_WPMR_WPKEY_Msk
DECL|MATRIX_WPMR_WPKEY_Pos|macro|MATRIX_WPMR_WPKEY_Pos
DECL|MATRIX_WPMR_WPKEY|macro|MATRIX_WPMR_WPKEY
DECL|MATRIX_WPMR|member|__IO uint32_t MATRIX_WPMR; /**< \brief (Matrix Offset: 0x1E4) Write Protect Mode Register */
DECL|MATRIX_WPSR_WPVSRC_Msk|macro|MATRIX_WPSR_WPVSRC_Msk
DECL|MATRIX_WPSR_WPVSRC_Pos|macro|MATRIX_WPSR_WPVSRC_Pos
DECL|MATRIX_WPSR_WPVS|macro|MATRIX_WPSR_WPVS
DECL|MATRIX_WPSR|member|__I uint32_t MATRIX_WPSR; /**< \brief (Matrix Offset: 0x1E8) Write Protect Status Register */
DECL|Matrix|typedef|} Matrix;
DECL|Reserved10|member|__I uint32_t Reserved10[1];
DECL|Reserved11|member|__I uint32_t Reserved11[1];
DECL|Reserved12|member|__I uint32_t Reserved12[14];
DECL|Reserved13|member|__I uint32_t Reserved13[4];
DECL|Reserved14|member|__I uint32_t Reserved14[51];
DECL|Reserved1|member|__I uint32_t Reserved1[10];
DECL|Reserved2|member|__I uint32_t Reserved2[7];
DECL|Reserved3|member|__I uint32_t Reserved3[1];
DECL|Reserved4|member|__I uint32_t Reserved4[1];
DECL|Reserved5|member|__I uint32_t Reserved5[1];
DECL|Reserved6|member|__I uint32_t Reserved6[1];
DECL|Reserved7|member|__I uint32_t Reserved7[1];
DECL|Reserved8|member|__I uint32_t Reserved8[1];
DECL|Reserved9|member|__I uint32_t Reserved9[1];
DECL|_SAM3XA_MATRIX_COMPONENT_|macro|_SAM3XA_MATRIX_COMPONENT_
