# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do ex20_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/Verilog_Lab/part_4/ex20 {D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:04:01 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/Verilog_Lab/part_4/ex20" D:/Projects/Verilog_Lab/part_4/ex20/counter_13.v 
# -- Compiling module counter_13
# 
# Top level modules:
# 	counter_13
# End time: 11:04:01 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/Verilog_Lab/part_4/ex20 {D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:04:01 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/Verilog_Lab/part_4/ex20" D:/Projects/Verilog_Lab/part_4/ex20/pulse_gen.v 
# -- Compiling module pulse_gen
# 
# Top level modules:
# 	pulse_gen
# End time: 11:04:01 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/Verilog_Lab/part_4/ex20 {D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:04:01 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/Verilog_Lab/part_4/ex20" D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v 
# -- Compiling module vc_main
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v(7): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v(8): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v(9): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v(10): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_main.v(13): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# 
# Top level modules:
# 	vc_main
# End time: 11:04:01 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vlog -vlog01compat -work work +incdir+D:/Projects/Verilog_Lab/part_4/ex20 {D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:04:01 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/Verilog_Lab/part_4/ex20" D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v 
# -- Compiling module vc_ccu
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v(3): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# ** Warning: D:/Projects/Verilog_Lab/part_4/ex20/vc_ccu.v(4): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# 
# Top level modules:
# 	vc_ccu
# End time: 11:04:01 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+D:/Projects/Verilog_Lab/part_4/ex20 {D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:04:01 on Dec 23,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/Verilog_Lab/part_4/ex20" D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v 
# -- Compiling module ram_2ports_wr
# 
# Top level modules:
# 	ram_2ports_wr
# End time: 11:04:01 on Dec 23,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript -do ex20_top_run_msim_rtl_verilog.do work.vc_main
# vsim -gui -l msim_transcript -do "ex20_top_run_msim_rtl_verilog.do" work.vc_main 
# Start time: 11:04:20 on Dec 23,2016
# Loading work.vc_main
# Loading work.pulse_gen
# Loading work.ram_2ports_wr
# ** Error: (vsim-3033) D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v(69): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vc_main/ram1 File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v
#         Searched libraries:
#             D:/Projects/Verilog_Lab/part_4/ex20/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v(69): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /vc_main/ram2 File: D:/Projects/Verilog_Lab/part_4/ex20/ram_2ports_wr.v
#         Searched libraries:
#             D:/Projects/Verilog_Lab/part_4/ex20/simulation/modelsim/rtl_work
# Loading work.counter_13
# Loading work.vc_ccu
# Error loading design
