# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../verilog_code/add3.sv" \
"../../../../lab07_project.srcs/sources_1/new/bcd6.sv" \
"../../../../lab07_project.srcs/sources_1/new/bcd6_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
