<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 388</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page388-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a388.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">16-8&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft03">the transactionally written state will not be made architecturally visible&#160;through the behavior of&#160;structures such as&#160;<br/>TLBs.<br/>Executing&#160;self-modifying code transactionally may&#160;also cause&#160;transactional aborts. Programmers must&#160;continue to&#160;<br/>follow the Intel recommended guidelines&#160;for&#160;writing self-modifying and cross-modifying code even&#160;when employing&#160;<br/>Intel TSX.<br/>While an Intel TSX implementation&#160;will&#160;typically provide sufficient resources for executing common&#160;transactional&#160;<br/>regions, implementation constraints and excessive sizes for transactional regions&#160;may cause a transactional execu-<br/>tion to abort and transition to a non-transactional execution.&#160;The architecture provides no guarantee&#160;of the amount&#160;<br/>of resources&#160;available to do transactional&#160;execution&#160;and does&#160;not&#160;guarantee&#160;that&#160;a transactional execution&#160;will ever&#160;<br/>succeed.<br/>Conflicting&#160;requests&#160;to a&#160;cache line&#160;accessed&#160;within a&#160;transactional region may prevent the transactional&#160;region&#160;<br/>from&#160;executing successfully. For example,&#160;if logical processor P0 reads line A in&#160;a transactional&#160;region and another&#160;<br/>logical processor P1 writes A (either inside or outside a transactional region) then logical processor P0 may abort if&#160;<br/>logical&#160;processor&#160;P1’s&#160;write interferes&#160;with processor P0's&#160;ability&#160;to execute transactionally. Similarly,&#160;if&#160;P0&#160;writes&#160;<br/>line&#160;A&#160;in a&#160;transactional region and&#160;P1reads or&#160;writes A (either inside or&#160;outside&#160;a transactional&#160;region), then P0&#160;<br/>may abort&#160;if P1's access to&#160;A&#160;interferes&#160;with P0's&#160;ability&#160;to execute transactionally. In addition,&#160;other coherence&#160;<br/>traffic may at&#160;times&#160;appear&#160;as&#160;conflicting requests&#160;and&#160;may cause aborts.&#160;While&#160;these false&#160;conflicts may happen,&#160;<br/>they&#160;are expected&#160;to be&#160;uncommon. The conflict resolution&#160;policy&#160;to determine whether P0 or&#160;P1&#160;aborts&#160;in&#160;the&#160;<br/>above&#160;scenarios&#160;is implementation&#160;specific.</p>
</div>
</body>
</html>
