-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "06/03/2019 19:24:03"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MaquinaCafef3 IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(4 DOWNTO 0);
	LEDG : OUT std_logic_vector(4 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MaquinaCafef3;

-- Design Ports Information
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MaquinaCafef3 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \FrequencyDivider|clkOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Bin2Dec|Equal1~7clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \FrequencyDivider|Add0~0_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~1\ : std_logic;
SIGNAL \FrequencyDivider|Add0~2_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~3\ : std_logic;
SIGNAL \FrequencyDivider|Add0~4_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~5\ : std_logic;
SIGNAL \FrequencyDivider|Add0~6_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~7\ : std_logic;
SIGNAL \FrequencyDivider|Add0~8_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~9\ : std_logic;
SIGNAL \FrequencyDivider|Add0~10_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~11\ : std_logic;
SIGNAL \FrequencyDivider|Add0~12_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~13\ : std_logic;
SIGNAL \FrequencyDivider|Add0~14_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~2_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~15\ : std_logic;
SIGNAL \FrequencyDivider|Add0~16_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~17\ : std_logic;
SIGNAL \FrequencyDivider|Add0~18_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~1_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~19\ : std_logic;
SIGNAL \FrequencyDivider|Add0~20_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~7_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~21\ : std_logic;
SIGNAL \FrequencyDivider|Add0~22_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~23\ : std_logic;
SIGNAL \FrequencyDivider|Add0~24_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~6_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~25\ : std_logic;
SIGNAL \FrequencyDivider|Add0~26_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~27\ : std_logic;
SIGNAL \FrequencyDivider|Add0~28_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~29\ : std_logic;
SIGNAL \FrequencyDivider|Add0~30_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~5_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~31\ : std_logic;
SIGNAL \FrequencyDivider|Add0~32_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~33\ : std_logic;
SIGNAL \FrequencyDivider|Add0~34_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~35\ : std_logic;
SIGNAL \FrequencyDivider|Add0~36_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~37\ : std_logic;
SIGNAL \FrequencyDivider|Add0~38_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~0_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~39\ : std_logic;
SIGNAL \FrequencyDivider|Add0~40_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~4_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~41\ : std_logic;
SIGNAL \FrequencyDivider|Add0~42_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~43\ : std_logic;
SIGNAL \FrequencyDivider|Add0~44_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~45\ : std_logic;
SIGNAL \FrequencyDivider|Add0~46_combout\ : std_logic;
SIGNAL \FrequencyDivider|s_counter~3_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~47\ : std_logic;
SIGNAL \FrequencyDivider|Add0~48_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~49\ : std_logic;
SIGNAL \FrequencyDivider|Add0~50_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~51\ : std_logic;
SIGNAL \FrequencyDivider|Add0~52_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~53\ : std_logic;
SIGNAL \FrequencyDivider|Add0~54_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~55\ : std_logic;
SIGNAL \FrequencyDivider|Add0~56_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~57\ : std_logic;
SIGNAL \FrequencyDivider|Add0~58_combout\ : std_logic;
SIGNAL \FrequencyDivider|Add0~59\ : std_logic;
SIGNAL \FrequencyDivider|Add0~60_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~0_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~6_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~7_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~8_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~2_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~3_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~4_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~1_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~5_combout\ : std_logic;
SIGNAL \FrequencyDivider|Equal0~9_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~0_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~1_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~2_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~3_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~4_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~feeder_combout\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~q\ : std_logic;
SIGNAL \FrequencyDivider|clkOut~clkctrl_outclk\ : std_logic;
SIGNAL \Bin2Dec|cnt[0]~21_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[1]~7_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[1]~8\ : std_logic;
SIGNAL \Bin2Dec|cnt[2]~9_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[2]~10\ : std_logic;
SIGNAL \Bin2Dec|cnt[3]~11_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[1]~8\ : std_logic;
SIGNAL \binary_counter|cnt2[2]~9_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \AtribuidorValor2|Equal0~0_combout\ : std_logic;
SIGNAL \binary_counter|name~0_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado~2_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado[2]~feeder_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado~3_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado[5]~feeder_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado~1_combout\ : std_logic;
SIGNAL \AtribuidorValor2|Equal0~1_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado[6]~feeder_combout\ : std_logic;
SIGNAL \Comparador|Equal1~0_combout\ : std_logic;
SIGNAL \AtribuidorValor2|s_resultado~0_combout\ : std_logic;
SIGNAL \Comparador|Equal1~1_combout\ : std_logic;
SIGNAL \Comparador|Selector3~0_combout\ : std_logic;
SIGNAL \Comparador|s_currentState.statereset~q\ : std_logic;
SIGNAL \Comparador|saida_reset~combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \multiplexer0|muxOut[1]~0_combout\ : std_logic;
SIGNAL \Somador|A[5]~feeder_combout\ : std_logic;
SIGNAL \AtribuidorValor|Equal2~0_combout\ : std_logic;
SIGNAL \Somador|A[4]~feeder_combout\ : std_logic;
SIGNAL \AtribuidorValor|Equal1~0_combout\ : std_logic;
SIGNAL \AtribuidorValor|s_resultado~0_combout\ : std_logic;
SIGNAL \Somador|A[2]~feeder_combout\ : std_logic;
SIGNAL \AtribuidorValor|s_resultado~1_combout\ : std_logic;
SIGNAL \AtribuidorValor|Equal0~0_combout\ : std_logic;
SIGNAL \Somador|X[0]~8_combout\ : std_logic;
SIGNAL \Somador|process_0~0_combout\ : std_logic;
SIGNAL \Somador|test~0_combout\ : std_logic;
SIGNAL \Somador|test~q\ : std_logic;
SIGNAL \AtribuidorValor|allow~0_combout\ : std_logic;
SIGNAL \AtribuidorValor|allow~q\ : std_logic;
SIGNAL \Somador|X[5]~22_combout\ : std_logic;
SIGNAL \Registo|dataOut~5_combout\ : std_logic;
SIGNAL \Somador|X[0]~9\ : std_logic;
SIGNAL \Somador|X[1]~10_combout\ : std_logic;
SIGNAL \Registo|dataOut~4_combout\ : std_logic;
SIGNAL \Somador|X[1]~11\ : std_logic;
SIGNAL \Somador|X[2]~12_combout\ : std_logic;
SIGNAL \Registo|dataOut~6_combout\ : std_logic;
SIGNAL \Somador|X[2]~13\ : std_logic;
SIGNAL \Somador|X[3]~14_combout\ : std_logic;
SIGNAL \Registo|dataOut~7_combout\ : std_logic;
SIGNAL \Somador|X[3]~15\ : std_logic;
SIGNAL \Somador|X[4]~16_combout\ : std_logic;
SIGNAL \Registo|dataOut~3_combout\ : std_logic;
SIGNAL \Somador|X[4]~17\ : std_logic;
SIGNAL \Somador|X[5]~18_combout\ : std_logic;
SIGNAL \Registo|dataOut~2_combout\ : std_logic;
SIGNAL \Subtractor|s_b[5]~feeder_combout\ : std_logic;
SIGNAL \Somador|X[5]~19\ : std_logic;
SIGNAL \Somador|X[6]~20_combout\ : std_logic;
SIGNAL \Registo|dataOut~0_combout\ : std_logic;
SIGNAL \Comparador|comb_proc~0_combout\ : std_logic;
SIGNAL \Comparador|comb_proc~1_combout\ : std_logic;
SIGNAL \Comparador|comb_proc~2_combout\ : std_logic;
SIGNAL \Comparador|comb_proc~3_combout\ : std_logic;
SIGNAL \Somador|X[6]~21\ : std_logic;
SIGNAL \Somador|X[7]~23_combout\ : std_logic;
SIGNAL \Registo|dataOut~1_combout\ : std_logic;
SIGNAL \Comparador|comb_proc~4_combout\ : std_logic;
SIGNAL \Comparador|Selector2~0_combout\ : std_logic;
SIGNAL \Comparador|s_currentState.state0~0_combout\ : std_logic;
SIGNAL \Comparador|s_currentState.state0~q\ : std_logic;
SIGNAL \Comparador|s_nextState.stateopen~2_combout\ : std_logic;
SIGNAL \Comparador|s_currentState.stateopen~q\ : std_logic;
SIGNAL \binary_counter|name~q\ : std_logic;
SIGNAL \binary_counter|started~2_combout\ : std_logic;
SIGNAL \binary_counter|started~q\ : std_logic;
SIGNAL \binary_counter|first_time~2_combout\ : std_logic;
SIGNAL \binary_counter|first_time~q\ : std_logic;
SIGNAL \binary_counter|cnt2[7]~21_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[2]~10\ : std_logic;
SIGNAL \binary_counter|cnt2[3]~11_combout\ : std_logic;
SIGNAL \binary_counter|Equal1~1_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[3]~12\ : std_logic;
SIGNAL \Bin2Dec|cnt[4]~13_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[4]~14\ : std_logic;
SIGNAL \Bin2Dec|cnt[5]~15_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[3]~12\ : std_logic;
SIGNAL \binary_counter|cnt2[4]~13_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[4]~14\ : std_logic;
SIGNAL \binary_counter|cnt2[5]~15_combout\ : std_logic;
SIGNAL \binary_counter|Equal1~2_combout\ : std_logic;
SIGNAL \binary_counter|process_0~0_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[0]~22_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[1]~7_combout\ : std_logic;
SIGNAL \binary_counter|Equal1~0_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[5]~16\ : std_logic;
SIGNAL \Bin2Dec|cnt[6]~17_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[5]~16\ : std_logic;
SIGNAL \binary_counter|cnt2[6]~17_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt[6]~18\ : std_logic;
SIGNAL \Bin2Dec|cnt[7]~19_combout\ : std_logic;
SIGNAL \binary_counter|cnt2[6]~18\ : std_logic;
SIGNAL \binary_counter|cnt2[7]~19_combout\ : std_logic;
SIGNAL \binary_counter|Equal1~3_combout\ : std_logic;
SIGNAL \binary_counter|Equal1~4_combout\ : std_logic;
SIGNAL \binary_counter|saida_timer~3_combout\ : std_logic;
SIGNAL \binary_counter|LessThan0~1_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~3_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~5_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~7_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~9_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~11_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~13_cout\ : std_logic;
SIGNAL \binary_counter|LessThan0~14_combout\ : std_logic;
SIGNAL \binary_counter|saida_timer~2_combout\ : std_logic;
SIGNAL \binary_counter|saida_timer~feeder_combout\ : std_logic;
SIGNAL \binary_counter|saida_timer~q\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~7\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~9\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~11\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~7\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~9\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~11\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~13\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~10_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~7\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~9\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~11\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~12_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~10_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_5~12_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~13\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~14_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~6_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~1_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~2_combout\ : std_logic;
SIGNAL \Subtractor|Add1~1\ : std_logic;
SIGNAL \Subtractor|Add1~3\ : std_logic;
SIGNAL \Subtractor|Add1~5\ : std_logic;
SIGNAL \Subtractor|Add1~7\ : std_logic;
SIGNAL \Subtractor|Add1~9\ : std_logic;
SIGNAL \Subtractor|Add1~11\ : std_logic;
SIGNAL \Subtractor|Add1~13\ : std_logic;
SIGNAL \Subtractor|Add1~14_combout\ : std_logic;
SIGNAL \Subtractor|Equal0~0_combout\ : std_logic;
SIGNAL \Subtractor|Equal0~1_combout\ : std_logic;
SIGNAL \AtribuidorValor2|reset_sub~q\ : std_logic;
SIGNAL \Subtractor|s_change~0_combout\ : std_logic;
SIGNAL \Subtractor|s_change~q\ : std_logic;
SIGNAL \Subtractor|Add2~1\ : std_logic;
SIGNAL \Subtractor|Add2~4\ : std_logic;
SIGNAL \Subtractor|Add2~7\ : std_logic;
SIGNAL \Subtractor|Add2~10\ : std_logic;
SIGNAL \Subtractor|Add2~13\ : std_logic;
SIGNAL \Subtractor|Add2~16\ : std_logic;
SIGNAL \Subtractor|Add2~19\ : std_logic;
SIGNAL \Subtractor|Add2~21_combout\ : std_logic;
SIGNAL \Subtractor|Add2~23_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~3_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~4_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~5_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~6_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~7_combout\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~15\ : std_logic;
SIGNAL \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ : std_logic;
SIGNAL \Subtractor|res~8_combout\ : std_logic;
SIGNAL \Subtractor|res[7]~1_combout\ : std_logic;
SIGNAL \Subtractor|Add1~12_combout\ : std_logic;
SIGNAL \Subtractor|Add2~18_combout\ : std_logic;
SIGNAL \Subtractor|Add2~20_combout\ : std_logic;
SIGNAL \Subtractor|res~7_combout\ : std_logic;
SIGNAL \Subtractor|Add1~10_combout\ : std_logic;
SIGNAL \Subtractor|Add2~15_combout\ : std_logic;
SIGNAL \Subtractor|Add2~17_combout\ : std_logic;
SIGNAL \Subtractor|res~6_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\ : std_logic;
SIGNAL \Subtractor|Add2~12_combout\ : std_logic;
SIGNAL \Subtractor|Add1~8_combout\ : std_logic;
SIGNAL \Subtractor|Add2~14_combout\ : std_logic;
SIGNAL \Subtractor|res~5_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~7\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\ : std_logic;
SIGNAL \Subtractor|Add2~9_combout\ : std_logic;
SIGNAL \Subtractor|Add1~6_combout\ : std_logic;
SIGNAL \Subtractor|Add2~11_combout\ : std_logic;
SIGNAL \Subtractor|res~4_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\ : std_logic;
SIGNAL \Subtractor|Add1~4_combout\ : std_logic;
SIGNAL \Subtractor|Add2~6_combout\ : std_logic;
SIGNAL \Subtractor|Add2~8_combout\ : std_logic;
SIGNAL \Subtractor|res~3_combout\ : std_logic;
SIGNAL \StockMoedas|s_troco[2]~feeder_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~9\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~11\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ : std_logic;
SIGNAL \Subtractor|Add2~3_combout\ : std_logic;
SIGNAL \Subtractor|Add1~2_combout\ : std_logic;
SIGNAL \Subtractor|Add2~5_combout\ : std_logic;
SIGNAL \Subtractor|res~2_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~7\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~9\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~11\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~13\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~111_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~12_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~96_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~112_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~10_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~97_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~113_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~98_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~114_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~6_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~99_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~115_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~101_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~121_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~103_combout\ : std_logic;
SIGNAL \Subtractor|Add2~0_combout\ : std_logic;
SIGNAL \Subtractor|Add1~0_combout\ : std_logic;
SIGNAL \Subtractor|Add2~2_combout\ : std_logic;
SIGNAL \Subtractor|res~0_combout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~2_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~4_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~6_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~8_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~10_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~12_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~14_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~16_cout\ : std_logic;
SIGNAL \StockMoedas|count2[0]~17_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~0_combout\ : std_logic;
SIGNAL \delay|cnt2[1]~8\ : std_logic;
SIGNAL \delay|cnt2[2]~11\ : std_logic;
SIGNAL \delay|cnt2[3]~13\ : std_logic;
SIGNAL \delay|cnt2[4]~15\ : std_logic;
SIGNAL \delay|cnt2[5]~17\ : std_logic;
SIGNAL \delay|cnt2[6]~19\ : std_logic;
SIGNAL \delay|cnt2[7]~20_combout\ : std_logic;
SIGNAL \Subtractor|Equal1~8_combout\ : std_logic;
SIGNAL \Subtractor|stock~0_combout\ : std_logic;
SIGNAL \Subtractor|stock~q\ : std_logic;
SIGNAL \Subtractor|enableReg~0_combout\ : std_logic;
SIGNAL \Subtractor|enableReg~q\ : std_logic;
SIGNAL \delay|cnt2[6]~18_combout\ : std_logic;
SIGNAL \delay|Equal0~3_combout\ : std_logic;
SIGNAL \delay|cnt2[2]~10_combout\ : std_logic;
SIGNAL \delay|cnt2[2]~feeder_combout\ : std_logic;
SIGNAL \delay|cnt2[3]~12_combout\ : std_logic;
SIGNAL \delay|Equal0~1_combout\ : std_logic;
SIGNAL \delay|cnt2[4]~14_combout\ : std_logic;
SIGNAL \delay|cnt2[4]~feeder_combout\ : std_logic;
SIGNAL \delay|cnt2[5]~16_combout\ : std_logic;
SIGNAL \delay|Equal0~2_combout\ : std_logic;
SIGNAL \delay|cnt2[1]~7_combout\ : std_logic;
SIGNAL \delay|cnt2[0]~9_combout\ : std_logic;
SIGNAL \delay|Equal0~0_combout\ : std_logic;
SIGNAL \delay|Equal0~4_combout\ : std_logic;
SIGNAL \delay|out0~q\ : std_logic;
SIGNAL \StockMoedas|Add0~22_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \StockMoedas|stock[4]~0_combout\ : std_logic;
SIGNAL \StockMoedas|count2[1]~22_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~1\ : std_logic;
SIGNAL \StockMoedas|Add0~2_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~23_combout\ : std_logic;
SIGNAL \StockMoedas|count2[2]~21_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~3\ : std_logic;
SIGNAL \StockMoedas|Add0~4_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~20_combout\ : std_logic;
SIGNAL \StockMoedas|count2[5]~23_combout\ : std_logic;
SIGNAL \StockMoedas|count2[4]~19_combout\ : std_logic;
SIGNAL \StockMoedas|count2[3]~20_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~5\ : std_logic;
SIGNAL \StockMoedas|Add0~6_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~21_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~7\ : std_logic;
SIGNAL \StockMoedas|Add0~8_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~10_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~9\ : std_logic;
SIGNAL \StockMoedas|Add0~11_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~13_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~12\ : std_logic;
SIGNAL \StockMoedas|Add0~14_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~16_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~15\ : std_logic;
SIGNAL \StockMoedas|Add0~17_combout\ : std_logic;
SIGNAL \StockMoedas|Add0~19_combout\ : std_logic;
SIGNAL \StockMoedas|Equal0~0_combout\ : std_logic;
SIGNAL \StockMoedas|Equal8~0_combout\ : std_logic;
SIGNAL \StockMoedas|leds~14_combout\ : std_logic;
SIGNAL \StockMoedas|led[0]~0_combout\ : std_logic;
SIGNAL \StockMoedas|Equal0~1_combout\ : std_logic;
SIGNAL \StockMoedas|leds~15_combout\ : std_logic;
SIGNAL \StockMoedas|led[1]~1_combout\ : std_logic;
SIGNAL \StockMoedas|leds~16_combout\ : std_logic;
SIGNAL \StockMoedas|led[2]~2_combout\ : std_logic;
SIGNAL \StockMoedas|leds~17_combout\ : std_logic;
SIGNAL \StockMoedas|leds~18_combout\ : std_logic;
SIGNAL \StockMoedas|led[3]~3_combout\ : std_logic;
SIGNAL \StockMoedas|leds~27_combout\ : std_logic;
SIGNAL \StockMoedas|leds~28_combout\ : std_logic;
SIGNAL \StockMoedas|Equal0~2_combout\ : std_logic;
SIGNAL \StockMoedas|leds~19_combout\ : std_logic;
SIGNAL \StockMoedas|led[4]~4_combout\ : std_logic;
SIGNAL \StockMoedas|Equal7~0_combout\ : std_logic;
SIGNAL \StockMoedas|leds~20_combout\ : std_logic;
SIGNAL \StockMoedas|led[5]~5_combout\ : std_logic;
SIGNAL \StockMoedas|leds~29_combout\ : std_logic;
SIGNAL \StockMoedas|leds~21_combout\ : std_logic;
SIGNAL \StockMoedas|leds~22_combout\ : std_logic;
SIGNAL \StockMoedas|led[6]~6_combout\ : std_logic;
SIGNAL \StockMoedas|leds~9_combout\ : std_logic;
SIGNAL \StockMoedas|leds~7_combout\ : std_logic;
SIGNAL \StockMoedas|leds~30_combout\ : std_logic;
SIGNAL \StockMoedas|led[7]~7_combout\ : std_logic;
SIGNAL \StockMoedas|leds[7]~23_combout\ : std_logic;
SIGNAL \StockMoedas|leds~24_combout\ : std_logic;
SIGNAL \StockMoedas|led[8]~8_combout\ : std_logic;
SIGNAL \StockMoedas|leds~25_combout\ : std_logic;
SIGNAL \StockMoedas|leds~26_combout\ : std_logic;
SIGNAL \StockMoedas|led[9]~9_combout\ : std_logic;
SIGNAL \Blinking|s_count[0]~93_combout\ : std_logic;
SIGNAL \Blinking|test~0_combout\ : std_logic;
SIGNAL \Blinking|test~q\ : std_logic;
SIGNAL \Blinking|timer~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal0~1_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal0~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal0~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~14_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~9_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~1_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~5_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~7_combout\ : std_logic;
SIGNAL \Bin2Dec|Equal1~7clkctrl_outclk\ : std_logic;
SIGNAL \Blinking|blink1_exit~6_combout\ : std_logic;
SIGNAL \Blinking|s_count[1]~31_combout\ : std_logic;
SIGNAL \Blinking|s_count[1]~32\ : std_logic;
SIGNAL \Blinking|s_count[2]~33_combout\ : std_logic;
SIGNAL \Blinking|s_count[2]~34\ : std_logic;
SIGNAL \Blinking|s_count[3]~35_combout\ : std_logic;
SIGNAL \Blinking|s_count[3]~36\ : std_logic;
SIGNAL \Blinking|s_count[4]~37_combout\ : std_logic;
SIGNAL \Blinking|s_count[4]~38\ : std_logic;
SIGNAL \Blinking|s_count[5]~39_combout\ : std_logic;
SIGNAL \Blinking|s_count[5]~40\ : std_logic;
SIGNAL \Blinking|s_count[6]~41_combout\ : std_logic;
SIGNAL \Blinking|s_count[6]~42\ : std_logic;
SIGNAL \Blinking|s_count[7]~43_combout\ : std_logic;
SIGNAL \Blinking|s_count[7]~44\ : std_logic;
SIGNAL \Blinking|s_count[8]~45_combout\ : std_logic;
SIGNAL \Blinking|s_count[8]~46\ : std_logic;
SIGNAL \Blinking|s_count[9]~47_combout\ : std_logic;
SIGNAL \Blinking|s_count[9]~48\ : std_logic;
SIGNAL \Blinking|s_count[10]~49_combout\ : std_logic;
SIGNAL \Blinking|s_count[10]~50\ : std_logic;
SIGNAL \Blinking|s_count[11]~51_combout\ : std_logic;
SIGNAL \Blinking|s_count[11]~52\ : std_logic;
SIGNAL \Blinking|s_count[12]~53_combout\ : std_logic;
SIGNAL \Blinking|s_count[12]~54\ : std_logic;
SIGNAL \Blinking|s_count[13]~55_combout\ : std_logic;
SIGNAL \Blinking|s_count[13]~56\ : std_logic;
SIGNAL \Blinking|s_count[14]~57_combout\ : std_logic;
SIGNAL \Blinking|s_count[14]~58\ : std_logic;
SIGNAL \Blinking|s_count[15]~59_combout\ : std_logic;
SIGNAL \Blinking|s_count[15]~60\ : std_logic;
SIGNAL \Blinking|s_count[16]~61_combout\ : std_logic;
SIGNAL \Blinking|s_count[16]~62\ : std_logic;
SIGNAL \Blinking|s_count[17]~63_combout\ : std_logic;
SIGNAL \Blinking|s_count[17]~64\ : std_logic;
SIGNAL \Blinking|s_count[18]~65_combout\ : std_logic;
SIGNAL \Blinking|s_count[18]~66\ : std_logic;
SIGNAL \Blinking|s_count[19]~67_combout\ : std_logic;
SIGNAL \Blinking|s_count[19]~68\ : std_logic;
SIGNAL \Blinking|s_count[20]~69_combout\ : std_logic;
SIGNAL \Blinking|s_count[20]~70\ : std_logic;
SIGNAL \Blinking|s_count[21]~71_combout\ : std_logic;
SIGNAL \Blinking|s_count[21]~72\ : std_logic;
SIGNAL \Blinking|s_count[22]~73_combout\ : std_logic;
SIGNAL \Blinking|s_count[22]~74\ : std_logic;
SIGNAL \Blinking|s_count[23]~75_combout\ : std_logic;
SIGNAL \Blinking|s_count[23]~76\ : std_logic;
SIGNAL \Blinking|s_count[24]~77_combout\ : std_logic;
SIGNAL \Blinking|s_count[24]~78\ : std_logic;
SIGNAL \Blinking|s_count[25]~79_combout\ : std_logic;
SIGNAL \Blinking|s_count[25]~80\ : std_logic;
SIGNAL \Blinking|s_count[26]~81_combout\ : std_logic;
SIGNAL \Blinking|s_count2[1]~32\ : std_logic;
SIGNAL \Blinking|s_count2[2]~34\ : std_logic;
SIGNAL \Blinking|s_count2[3]~37\ : std_logic;
SIGNAL \Blinking|s_count2[4]~39\ : std_logic;
SIGNAL \Blinking|s_count2[5]~41\ : std_logic;
SIGNAL \Blinking|s_count2[6]~43\ : std_logic;
SIGNAL \Blinking|s_count2[7]~45\ : std_logic;
SIGNAL \Blinking|s_count2[8]~47\ : std_logic;
SIGNAL \Blinking|s_count2[9]~49\ : std_logic;
SIGNAL \Blinking|s_count2[10]~51\ : std_logic;
SIGNAL \Blinking|s_count2[11]~53\ : std_logic;
SIGNAL \Blinking|s_count2[12]~55\ : std_logic;
SIGNAL \Blinking|s_count2[13]~57\ : std_logic;
SIGNAL \Blinking|s_count2[14]~59\ : std_logic;
SIGNAL \Blinking|s_count2[15]~61\ : std_logic;
SIGNAL \Blinking|s_count2[16]~63\ : std_logic;
SIGNAL \Blinking|s_count2[17]~65\ : std_logic;
SIGNAL \Blinking|s_count2[18]~67\ : std_logic;
SIGNAL \Blinking|s_count2[19]~69\ : std_logic;
SIGNAL \Blinking|s_count2[20]~71\ : std_logic;
SIGNAL \Blinking|s_count2[21]~73\ : std_logic;
SIGNAL \Blinking|s_count2[22]~75\ : std_logic;
SIGNAL \Blinking|s_count2[23]~77\ : std_logic;
SIGNAL \Blinking|s_count2[24]~79\ : std_logic;
SIGNAL \Blinking|s_count2[25]~80_combout\ : std_logic;
SIGNAL \Blinking|s_count2[31]~35_combout\ : std_logic;
SIGNAL \Blinking|s_count2[25]~81\ : std_logic;
SIGNAL \Blinking|s_count2[26]~82_combout\ : std_logic;
SIGNAL \Blinking|Equal1~16_combout\ : std_logic;
SIGNAL \Blinking|s_count2[22]~74_combout\ : std_logic;
SIGNAL \Blinking|s_count2[21]~72_combout\ : std_logic;
SIGNAL \Blinking|Equal1~13_combout\ : std_logic;
SIGNAL \Blinking|s_count2[19]~68_combout\ : std_logic;
SIGNAL \Blinking|s_count2[20]~70_combout\ : std_logic;
SIGNAL \Blinking|Equal1~12_combout\ : std_logic;
SIGNAL \Blinking|s_count2[24]~78_combout\ : std_logic;
SIGNAL \Blinking|s_count2[23]~76_combout\ : std_logic;
SIGNAL \Blinking|Equal1~14_combout\ : std_logic;
SIGNAL \Blinking|s_count2[18]~66_combout\ : std_logic;
SIGNAL \Blinking|s_count2[17]~64_combout\ : std_logic;
SIGNAL \Blinking|Equal1~11_combout\ : std_logic;
SIGNAL \Blinking|Equal1~15_combout\ : std_logic;
SIGNAL \Blinking|s_count2[0]~92_combout\ : std_logic;
SIGNAL \Blinking|s_count[26]~82\ : std_logic;
SIGNAL \Blinking|s_count[27]~83_combout\ : std_logic;
SIGNAL \Blinking|s_count[27]~84\ : std_logic;
SIGNAL \Blinking|s_count[28]~85_combout\ : std_logic;
SIGNAL \Blinking|s_count[28]~86\ : std_logic;
SIGNAL \Blinking|s_count[29]~87_combout\ : std_logic;
SIGNAL \Blinking|s_count[29]~88\ : std_logic;
SIGNAL \Blinking|s_count[30]~89_combout\ : std_logic;
SIGNAL \Blinking|s_count2[26]~83\ : std_logic;
SIGNAL \Blinking|s_count2[27]~85\ : std_logic;
SIGNAL \Blinking|s_count2[28]~87\ : std_logic;
SIGNAL \Blinking|s_count2[29]~89\ : std_logic;
SIGNAL \Blinking|s_count2[30]~90_combout\ : std_logic;
SIGNAL \Blinking|s_count2[29]~88_combout\ : std_logic;
SIGNAL \Blinking|Equal1~18_combout\ : std_logic;
SIGNAL \Blinking|s_count[30]~90\ : std_logic;
SIGNAL \Blinking|s_count[31]~91_combout\ : std_logic;
SIGNAL \Blinking|s_count2[30]~91\ : std_logic;
SIGNAL \Blinking|s_count2[31]~93_combout\ : std_logic;
SIGNAL \Blinking|Equal1~19_combout\ : std_logic;
SIGNAL \Blinking|s_count2[27]~84_combout\ : std_logic;
SIGNAL \Blinking|s_count2[28]~86_combout\ : std_logic;
SIGNAL \Blinking|Equal1~17_combout\ : std_logic;
SIGNAL \Blinking|Equal1~20_combout\ : std_logic;
SIGNAL \Blinking|s_count2[9]~48_combout\ : std_logic;
SIGNAL \Blinking|s_count2[10]~50_combout\ : std_logic;
SIGNAL \Blinking|Equal1~5_combout\ : std_logic;
SIGNAL \Blinking|s_count2[11]~52_combout\ : std_logic;
SIGNAL \Blinking|s_count2[12]~54_combout\ : std_logic;
SIGNAL \Blinking|Equal1~6_combout\ : std_logic;
SIGNAL \Blinking|Equal1~7_combout\ : std_logic;
SIGNAL \Blinking|s_count2[13]~56_combout\ : std_logic;
SIGNAL \Blinking|s_count2[14]~58_combout\ : std_logic;
SIGNAL \Blinking|Equal1~8_combout\ : std_logic;
SIGNAL \Blinking|s_count2[15]~60_combout\ : std_logic;
SIGNAL \Blinking|s_count2[16]~62_combout\ : std_logic;
SIGNAL \Blinking|Equal1~9_combout\ : std_logic;
SIGNAL \Blinking|s_count2[3]~36_combout\ : std_logic;
SIGNAL \Blinking|s_count2[4]~38_combout\ : std_logic;
SIGNAL \Blinking|Equal1~1_combout\ : std_logic;
SIGNAL \Blinking|s_count2[2]~33_combout\ : std_logic;
SIGNAL \Blinking|s_count2[1]~31_combout\ : std_logic;
SIGNAL \Blinking|Equal1~0_combout\ : std_logic;
SIGNAL \Blinking|s_count2[5]~40_combout\ : std_logic;
SIGNAL \Blinking|s_count2[6]~42_combout\ : std_logic;
SIGNAL \Blinking|Equal1~2_combout\ : std_logic;
SIGNAL \Blinking|s_count2[8]~46_combout\ : std_logic;
SIGNAL \Blinking|s_count2[7]~44_combout\ : std_logic;
SIGNAL \Blinking|Equal1~3_combout\ : std_logic;
SIGNAL \Blinking|Equal1~4_combout\ : std_logic;
SIGNAL \Blinking|Equal1~10_combout\ : std_logic;
SIGNAL \Blinking|timer~1_combout\ : std_logic;
SIGNAL \Blinking|timer~q\ : std_logic;
SIGNAL \Blinking|blink1_exit[5]~1_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~10_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~11_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~7_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~13_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~2_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~2_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~4_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~3_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~5_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~6_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~4_combout\ : std_logic;
SIGNAL \BCD0|Equal3~0_combout\ : std_logic;
SIGNAL \BCD0|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~7_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|unidades~8_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~5_combout\ : std_logic;
SIGNAL \BCD0|Equal2~0_combout\ : std_logic;
SIGNAL \Blinking|blink1_exit~0_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \BCD0|decOut_n~16_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[1]~20_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[1]~5_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[2]~6_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[2]~7_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[3]~17_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[3]~18_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[4]~9_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[4]~10_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[5]~11_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[5]~12_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[6]~14_combout\ : std_logic;
SIGNAL \BCD0|decOut_n[6]~15_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Add1~3\ : std_logic;
SIGNAL \Bin2Dec|Add1~5\ : std_logic;
SIGNAL \Bin2Dec|Add1~7\ : std_logic;
SIGNAL \Bin2Dec|Add1~9\ : std_logic;
SIGNAL \Bin2Dec|Add1~11\ : std_logic;
SIGNAL \Bin2Dec|Add1~13\ : std_logic;
SIGNAL \Bin2Dec|Add1~14_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~9_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~11_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~12_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~7_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~6_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~7_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~4_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~5_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~2_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~13_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~3_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~1_combout\ : std_logic;
SIGNAL \BCD1|Equal3~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~10_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~5_combout\ : std_logic;
SIGNAL \BCD1|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2Dec|Add1~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|dezenas~2_combout\ : std_logic;
SIGNAL \Blinking|blink2_exit~0_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \BCD1|Equal2~0_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \BCD1|decOut_n~16_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[1]~20_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[1]~5_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[2]~6_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[2]~7_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[3]~17_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[3]~18_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[4]~9_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[4]~10_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[5]~11_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[5]~12_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[6]~14_combout\ : std_logic;
SIGNAL \BCD1|decOut_n[6]~15_combout\ : std_logic;
SIGNAL \Bin2Dec|centenas[5]~feeder_combout\ : std_logic;
SIGNAL \Blinking|blink3_exit~5_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Add2~3\ : std_logic;
SIGNAL \Bin2Dec|Add2~5\ : std_logic;
SIGNAL \Bin2Dec|Add2~7\ : std_logic;
SIGNAL \Bin2Dec|Add2~9\ : std_logic;
SIGNAL \Bin2Dec|Add2~11\ : std_logic;
SIGNAL \Bin2Dec|Add2~13\ : std_logic;
SIGNAL \Bin2Dec|Add2~14_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|centenas~11_combout\ : std_logic;
SIGNAL \Blinking|blink3_exit~1_combout\ : std_logic;
SIGNAL \Bin2Dec|centenas~12_combout\ : std_logic;
SIGNAL \Blinking|blink3_exit~2_combout\ : std_logic;
SIGNAL \Bin2Dec|centenas~13_combout\ : std_logic;
SIGNAL \Blinking|blink3_exit~3_combout\ : std_logic;
SIGNAL \BCD2|Equal3~0_combout\ : std_logic;
SIGNAL \BCD2|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Bin2Dec|Add2~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|centenas~10_combout\ : std_logic;
SIGNAL \Blinking|blink3_exit~0_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|centenas~14_combout\ : std_logic;
SIGNAL \Blinking|blink3_exit~4_combout\ : std_logic;
SIGNAL \BCD2|Equal2~0_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \BCD2|decOut_n~16_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[1]~20_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[1]~5_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[2]~6_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[2]~7_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[3]~17_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[3]~18_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[4]~9_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[4]~10_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[5]~11_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[5]~12_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[6]~14_combout\ : std_logic;
SIGNAL \BCD2|decOut_n[6]~15_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Add3~3\ : std_logic;
SIGNAL \Bin2Dec|Add3~5\ : std_logic;
SIGNAL \Bin2Dec|Add3~7\ : std_logic;
SIGNAL \Bin2Dec|Add3~9\ : std_logic;
SIGNAL \Bin2Dec|Add3~11\ : std_logic;
SIGNAL \Bin2Dec|Add3~13\ : std_logic;
SIGNAL \Bin2Dec|Add3~14_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~12_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~10_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2Dec|mil~14_combout\ : std_logic;
SIGNAL \Blinking|blink4_exit~4_combout\ : std_logic;
SIGNAL \BCD3|Equal2~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~6_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|mil~11_combout\ : std_logic;
SIGNAL \Blinking|blink4_exit~1_combout\ : std_logic;
SIGNAL \Bin2Dec|mil~13_combout\ : std_logic;
SIGNAL \Blinking|blink4_exit~3_combout\ : std_logic;
SIGNAL \Bin2Dec|mil~12_combout\ : std_logic;
SIGNAL \Blinking|blink4_exit~2_combout\ : std_logic;
SIGNAL \BCD3|Equal3~0_combout\ : std_logic;
SIGNAL \BCD3|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Bin2Dec|Add3~2_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2Dec|mil~10_combout\ : std_logic;
SIGNAL \Blinking|blink4_exit~0_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[0]~2_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[0]~4_combout\ : std_logic;
SIGNAL \BCD3|decOut_n~16_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[1]~19_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[1]~20_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[1]~5_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[2]~6_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[2]~7_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[3]~8_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[3]~17_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[3]~18_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[4]~9_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[4]~10_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[5]~11_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[5]~12_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[6]~13_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[6]~14_combout\ : std_logic;
SIGNAL \BCD3|decOut_n[6]~15_combout\ : std_logic;
SIGNAL \Bin2Dec|cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \binary_counter|cnt2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Blinking|blink1_exit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StockMoedas|count2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Blinking|s_count\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \delay|cnt2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Blinking|s_count2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Somador|X\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StockMoedas|led\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Blinking|blink2_exit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Blinking|blink3_exit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Blinking|blink4_exit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StockMoedas|leds\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Bin2Dec|centenas\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \FrequencyDivider|s_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \StockMoedas|stock2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Registo|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AtribuidorValor2|s_resultado\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StockMoedas|stock\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|unidades\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|dezenas\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|mil\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Subtractor|res\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \AtribuidorValor|s_resultado\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Subtractor|s_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Somador|A\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StockMoedas|s_troco\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Subtractor|s_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Subtractor|s_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|DecU\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|DecD\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|DecC\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Bin2Dec|DecM\ : std_logic_vector(7 DOWNTO 0);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\FrequencyDivider|clkOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FrequencyDivider|clkOut~q\);

\Bin2Dec|Equal1~7clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Bin2Dec|Equal1~7_combout\);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \binary_counter|saida_timer~q\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(0),
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(1),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(2),
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(3),
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(4),
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(5),
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(6),
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(7),
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(8),
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StockMoedas|led\(9),
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[0]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[1]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[3]~18_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[4]~10_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD0|decOut_n[6]~15_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[0]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[1]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[3]~18_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[4]~10_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1|decOut_n[6]~15_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[0]~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[1]~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[3]~18_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[4]~10_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD2|decOut_n[6]~15_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[0]~4_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[1]~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[3]~18_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[4]~10_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD3|decOut_n[6]~15_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X73_Y30_N2
\FrequencyDivider|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~0_combout\ = \FrequencyDivider|s_counter\(0) $ (VCC)
-- \FrequencyDivider|Add0~1\ = CARRY(\FrequencyDivider|s_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(0),
	datad => VCC,
	combout => \FrequencyDivider|Add0~0_combout\,
	cout => \FrequencyDivider|Add0~1\);

-- Location: FF_X73_Y30_N3
\FrequencyDivider|s_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(0));

-- Location: LCCOMB_X73_Y30_N4
\FrequencyDivider|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~2_combout\ = (\FrequencyDivider|s_counter\(1) & (!\FrequencyDivider|Add0~1\)) # (!\FrequencyDivider|s_counter\(1) & ((\FrequencyDivider|Add0~1\) # (GND)))
-- \FrequencyDivider|Add0~3\ = CARRY((!\FrequencyDivider|Add0~1\) # (!\FrequencyDivider|s_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(1),
	datad => VCC,
	cin => \FrequencyDivider|Add0~1\,
	combout => \FrequencyDivider|Add0~2_combout\,
	cout => \FrequencyDivider|Add0~3\);

-- Location: FF_X73_Y30_N5
\FrequencyDivider|s_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(1));

-- Location: LCCOMB_X73_Y30_N6
\FrequencyDivider|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~4_combout\ = (\FrequencyDivider|s_counter\(2) & (\FrequencyDivider|Add0~3\ $ (GND))) # (!\FrequencyDivider|s_counter\(2) & (!\FrequencyDivider|Add0~3\ & VCC))
-- \FrequencyDivider|Add0~5\ = CARRY((\FrequencyDivider|s_counter\(2) & !\FrequencyDivider|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(2),
	datad => VCC,
	cin => \FrequencyDivider|Add0~3\,
	combout => \FrequencyDivider|Add0~4_combout\,
	cout => \FrequencyDivider|Add0~5\);

-- Location: FF_X73_Y30_N7
\FrequencyDivider|s_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(2));

-- Location: LCCOMB_X73_Y30_N8
\FrequencyDivider|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~6_combout\ = (\FrequencyDivider|s_counter\(3) & (!\FrequencyDivider|Add0~5\)) # (!\FrequencyDivider|s_counter\(3) & ((\FrequencyDivider|Add0~5\) # (GND)))
-- \FrequencyDivider|Add0~7\ = CARRY((!\FrequencyDivider|Add0~5\) # (!\FrequencyDivider|s_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(3),
	datad => VCC,
	cin => \FrequencyDivider|Add0~5\,
	combout => \FrequencyDivider|Add0~6_combout\,
	cout => \FrequencyDivider|Add0~7\);

-- Location: FF_X73_Y30_N9
\FrequencyDivider|s_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(3));

-- Location: LCCOMB_X73_Y30_N10
\FrequencyDivider|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~8_combout\ = (\FrequencyDivider|s_counter\(4) & (\FrequencyDivider|Add0~7\ $ (GND))) # (!\FrequencyDivider|s_counter\(4) & (!\FrequencyDivider|Add0~7\ & VCC))
-- \FrequencyDivider|Add0~9\ = CARRY((\FrequencyDivider|s_counter\(4) & !\FrequencyDivider|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(4),
	datad => VCC,
	cin => \FrequencyDivider|Add0~7\,
	combout => \FrequencyDivider|Add0~8_combout\,
	cout => \FrequencyDivider|Add0~9\);

-- Location: FF_X73_Y30_N11
\FrequencyDivider|s_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(4));

-- Location: LCCOMB_X73_Y30_N12
\FrequencyDivider|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~10_combout\ = (\FrequencyDivider|s_counter\(5) & (!\FrequencyDivider|Add0~9\)) # (!\FrequencyDivider|s_counter\(5) & ((\FrequencyDivider|Add0~9\) # (GND)))
-- \FrequencyDivider|Add0~11\ = CARRY((!\FrequencyDivider|Add0~9\) # (!\FrequencyDivider|s_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(5),
	datad => VCC,
	cin => \FrequencyDivider|Add0~9\,
	combout => \FrequencyDivider|Add0~10_combout\,
	cout => \FrequencyDivider|Add0~11\);

-- Location: FF_X73_Y30_N13
\FrequencyDivider|s_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(5));

-- Location: LCCOMB_X73_Y30_N14
\FrequencyDivider|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~12_combout\ = (\FrequencyDivider|s_counter\(6) & (\FrequencyDivider|Add0~11\ $ (GND))) # (!\FrequencyDivider|s_counter\(6) & (!\FrequencyDivider|Add0~11\ & VCC))
-- \FrequencyDivider|Add0~13\ = CARRY((\FrequencyDivider|s_counter\(6) & !\FrequencyDivider|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(6),
	datad => VCC,
	cin => \FrequencyDivider|Add0~11\,
	combout => \FrequencyDivider|Add0~12_combout\,
	cout => \FrequencyDivider|Add0~13\);

-- Location: FF_X73_Y30_N15
\FrequencyDivider|s_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(6));

-- Location: LCCOMB_X73_Y30_N16
\FrequencyDivider|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~14_combout\ = (\FrequencyDivider|s_counter\(7) & (!\FrequencyDivider|Add0~13\)) # (!\FrequencyDivider|s_counter\(7) & ((\FrequencyDivider|Add0~13\) # (GND)))
-- \FrequencyDivider|Add0~15\ = CARRY((!\FrequencyDivider|Add0~13\) # (!\FrequencyDivider|s_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(7),
	datad => VCC,
	cin => \FrequencyDivider|Add0~13\,
	combout => \FrequencyDivider|Add0~14_combout\,
	cout => \FrequencyDivider|Add0~15\);

-- Location: LCCOMB_X74_Y30_N2
\FrequencyDivider|s_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~2_combout\ = (!\FrequencyDivider|Equal0~9_combout\ & \FrequencyDivider|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|Equal0~9_combout\,
	datac => \FrequencyDivider|Add0~14_combout\,
	combout => \FrequencyDivider|s_counter~2_combout\);

-- Location: FF_X74_Y30_N3
\FrequencyDivider|s_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(7));

-- Location: LCCOMB_X73_Y30_N18
\FrequencyDivider|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~16_combout\ = (\FrequencyDivider|s_counter\(8) & (\FrequencyDivider|Add0~15\ $ (GND))) # (!\FrequencyDivider|s_counter\(8) & (!\FrequencyDivider|Add0~15\ & VCC))
-- \FrequencyDivider|Add0~17\ = CARRY((\FrequencyDivider|s_counter\(8) & !\FrequencyDivider|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(8),
	datad => VCC,
	cin => \FrequencyDivider|Add0~15\,
	combout => \FrequencyDivider|Add0~16_combout\,
	cout => \FrequencyDivider|Add0~17\);

-- Location: FF_X73_Y30_N19
\FrequencyDivider|s_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(8));

-- Location: LCCOMB_X73_Y30_N20
\FrequencyDivider|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~18_combout\ = (\FrequencyDivider|s_counter\(9) & (!\FrequencyDivider|Add0~17\)) # (!\FrequencyDivider|s_counter\(9) & ((\FrequencyDivider|Add0~17\) # (GND)))
-- \FrequencyDivider|Add0~19\ = CARRY((!\FrequencyDivider|Add0~17\) # (!\FrequencyDivider|s_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(9),
	datad => VCC,
	cin => \FrequencyDivider|Add0~17\,
	combout => \FrequencyDivider|Add0~18_combout\,
	cout => \FrequencyDivider|Add0~19\);

-- Location: LCCOMB_X74_Y30_N4
\FrequencyDivider|s_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~1_combout\ = (\FrequencyDivider|Add0~18_combout\ & !\FrequencyDivider|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|Add0~18_combout\,
	datac => \FrequencyDivider|Equal0~9_combout\,
	combout => \FrequencyDivider|s_counter~1_combout\);

-- Location: FF_X74_Y30_N5
\FrequencyDivider|s_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(9));

-- Location: LCCOMB_X73_Y30_N22
\FrequencyDivider|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~20_combout\ = (\FrequencyDivider|s_counter\(10) & (\FrequencyDivider|Add0~19\ $ (GND))) # (!\FrequencyDivider|s_counter\(10) & (!\FrequencyDivider|Add0~19\ & VCC))
-- \FrequencyDivider|Add0~21\ = CARRY((\FrequencyDivider|s_counter\(10) & !\FrequencyDivider|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(10),
	datad => VCC,
	cin => \FrequencyDivider|Add0~19\,
	combout => \FrequencyDivider|Add0~20_combout\,
	cout => \FrequencyDivider|Add0~21\);

-- Location: LCCOMB_X73_Y30_N0
\FrequencyDivider|s_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~7_combout\ = (\FrequencyDivider|Add0~20_combout\ & !\FrequencyDivider|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FrequencyDivider|Add0~20_combout\,
	datad => \FrequencyDivider|Equal0~9_combout\,
	combout => \FrequencyDivider|s_counter~7_combout\);

-- Location: FF_X73_Y30_N1
\FrequencyDivider|s_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(10));

-- Location: LCCOMB_X73_Y30_N24
\FrequencyDivider|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~22_combout\ = (\FrequencyDivider|s_counter\(11) & (!\FrequencyDivider|Add0~21\)) # (!\FrequencyDivider|s_counter\(11) & ((\FrequencyDivider|Add0~21\) # (GND)))
-- \FrequencyDivider|Add0~23\ = CARRY((!\FrequencyDivider|Add0~21\) # (!\FrequencyDivider|s_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(11),
	datad => VCC,
	cin => \FrequencyDivider|Add0~21\,
	combout => \FrequencyDivider|Add0~22_combout\,
	cout => \FrequencyDivider|Add0~23\);

-- Location: FF_X73_Y30_N25
\FrequencyDivider|s_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(11));

-- Location: LCCOMB_X73_Y30_N26
\FrequencyDivider|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~24_combout\ = (\FrequencyDivider|s_counter\(12) & (\FrequencyDivider|Add0~23\ $ (GND))) # (!\FrequencyDivider|s_counter\(12) & (!\FrequencyDivider|Add0~23\ & VCC))
-- \FrequencyDivider|Add0~25\ = CARRY((\FrequencyDivider|s_counter\(12) & !\FrequencyDivider|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(12),
	datad => VCC,
	cin => \FrequencyDivider|Add0~23\,
	combout => \FrequencyDivider|Add0~24_combout\,
	cout => \FrequencyDivider|Add0~25\);

-- Location: LCCOMB_X74_Y29_N6
\FrequencyDivider|s_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~6_combout\ = (\FrequencyDivider|Add0~24_combout\ & !\FrequencyDivider|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FrequencyDivider|Add0~24_combout\,
	datad => \FrequencyDivider|Equal0~9_combout\,
	combout => \FrequencyDivider|s_counter~6_combout\);

-- Location: FF_X74_Y29_N7
\FrequencyDivider|s_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(12));

-- Location: LCCOMB_X73_Y30_N28
\FrequencyDivider|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~26_combout\ = (\FrequencyDivider|s_counter\(13) & (!\FrequencyDivider|Add0~25\)) # (!\FrequencyDivider|s_counter\(13) & ((\FrequencyDivider|Add0~25\) # (GND)))
-- \FrequencyDivider|Add0~27\ = CARRY((!\FrequencyDivider|Add0~25\) # (!\FrequencyDivider|s_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(13),
	datad => VCC,
	cin => \FrequencyDivider|Add0~25\,
	combout => \FrequencyDivider|Add0~26_combout\,
	cout => \FrequencyDivider|Add0~27\);

-- Location: FF_X73_Y30_N29
\FrequencyDivider|s_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(13));

-- Location: LCCOMB_X73_Y30_N30
\FrequencyDivider|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~28_combout\ = (\FrequencyDivider|s_counter\(14) & (\FrequencyDivider|Add0~27\ $ (GND))) # (!\FrequencyDivider|s_counter\(14) & (!\FrequencyDivider|Add0~27\ & VCC))
-- \FrequencyDivider|Add0~29\ = CARRY((\FrequencyDivider|s_counter\(14) & !\FrequencyDivider|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(14),
	datad => VCC,
	cin => \FrequencyDivider|Add0~27\,
	combout => \FrequencyDivider|Add0~28_combout\,
	cout => \FrequencyDivider|Add0~29\);

-- Location: FF_X73_Y30_N31
\FrequencyDivider|s_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(14));

-- Location: LCCOMB_X73_Y29_N0
\FrequencyDivider|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~30_combout\ = (\FrequencyDivider|s_counter\(15) & (!\FrequencyDivider|Add0~29\)) # (!\FrequencyDivider|s_counter\(15) & ((\FrequencyDivider|Add0~29\) # (GND)))
-- \FrequencyDivider|Add0~31\ = CARRY((!\FrequencyDivider|Add0~29\) # (!\FrequencyDivider|s_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(15),
	datad => VCC,
	cin => \FrequencyDivider|Add0~29\,
	combout => \FrequencyDivider|Add0~30_combout\,
	cout => \FrequencyDivider|Add0~31\);

-- Location: LCCOMB_X74_Y29_N30
\FrequencyDivider|s_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~5_combout\ = (\FrequencyDivider|Add0~30_combout\ & !\FrequencyDivider|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FrequencyDivider|Add0~30_combout\,
	datad => \FrequencyDivider|Equal0~9_combout\,
	combout => \FrequencyDivider|s_counter~5_combout\);

-- Location: FF_X74_Y29_N31
\FrequencyDivider|s_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(15));

-- Location: LCCOMB_X73_Y29_N2
\FrequencyDivider|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~32_combout\ = (\FrequencyDivider|s_counter\(16) & (\FrequencyDivider|Add0~31\ $ (GND))) # (!\FrequencyDivider|s_counter\(16) & (!\FrequencyDivider|Add0~31\ & VCC))
-- \FrequencyDivider|Add0~33\ = CARRY((\FrequencyDivider|s_counter\(16) & !\FrequencyDivider|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(16),
	datad => VCC,
	cin => \FrequencyDivider|Add0~31\,
	combout => \FrequencyDivider|Add0~32_combout\,
	cout => \FrequencyDivider|Add0~33\);

-- Location: FF_X73_Y29_N3
\FrequencyDivider|s_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(16));

-- Location: LCCOMB_X73_Y29_N4
\FrequencyDivider|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~34_combout\ = (\FrequencyDivider|s_counter\(17) & (!\FrequencyDivider|Add0~33\)) # (!\FrequencyDivider|s_counter\(17) & ((\FrequencyDivider|Add0~33\) # (GND)))
-- \FrequencyDivider|Add0~35\ = CARRY((!\FrequencyDivider|Add0~33\) # (!\FrequencyDivider|s_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(17),
	datad => VCC,
	cin => \FrequencyDivider|Add0~33\,
	combout => \FrequencyDivider|Add0~34_combout\,
	cout => \FrequencyDivider|Add0~35\);

-- Location: FF_X73_Y29_N5
\FrequencyDivider|s_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(17));

-- Location: LCCOMB_X73_Y29_N6
\FrequencyDivider|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~36_combout\ = (\FrequencyDivider|s_counter\(18) & (\FrequencyDivider|Add0~35\ $ (GND))) # (!\FrequencyDivider|s_counter\(18) & (!\FrequencyDivider|Add0~35\ & VCC))
-- \FrequencyDivider|Add0~37\ = CARRY((\FrequencyDivider|s_counter\(18) & !\FrequencyDivider|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(18),
	datad => VCC,
	cin => \FrequencyDivider|Add0~35\,
	combout => \FrequencyDivider|Add0~36_combout\,
	cout => \FrequencyDivider|Add0~37\);

-- Location: FF_X73_Y29_N7
\FrequencyDivider|s_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(18));

-- Location: LCCOMB_X73_Y29_N8
\FrequencyDivider|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~38_combout\ = (\FrequencyDivider|s_counter\(19) & (!\FrequencyDivider|Add0~37\)) # (!\FrequencyDivider|s_counter\(19) & ((\FrequencyDivider|Add0~37\) # (GND)))
-- \FrequencyDivider|Add0~39\ = CARRY((!\FrequencyDivider|Add0~37\) # (!\FrequencyDivider|s_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(19),
	datad => VCC,
	cin => \FrequencyDivider|Add0~37\,
	combout => \FrequencyDivider|Add0~38_combout\,
	cout => \FrequencyDivider|Add0~39\);

-- Location: LCCOMB_X74_Y29_N0
\FrequencyDivider|s_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~0_combout\ = (!\FrequencyDivider|Equal0~9_combout\ & \FrequencyDivider|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|Equal0~9_combout\,
	datad => \FrequencyDivider|Add0~38_combout\,
	combout => \FrequencyDivider|s_counter~0_combout\);

-- Location: FF_X74_Y29_N1
\FrequencyDivider|s_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(19));

-- Location: LCCOMB_X73_Y29_N10
\FrequencyDivider|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~40_combout\ = (\FrequencyDivider|s_counter\(20) & (\FrequencyDivider|Add0~39\ $ (GND))) # (!\FrequencyDivider|s_counter\(20) & (!\FrequencyDivider|Add0~39\ & VCC))
-- \FrequencyDivider|Add0~41\ = CARRY((\FrequencyDivider|s_counter\(20) & !\FrequencyDivider|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(20),
	datad => VCC,
	cin => \FrequencyDivider|Add0~39\,
	combout => \FrequencyDivider|Add0~40_combout\,
	cout => \FrequencyDivider|Add0~41\);

-- Location: LCCOMB_X74_Y29_N20
\FrequencyDivider|s_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~4_combout\ = (!\FrequencyDivider|Equal0~9_combout\ & \FrequencyDivider|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|Equal0~9_combout\,
	datad => \FrequencyDivider|Add0~40_combout\,
	combout => \FrequencyDivider|s_counter~4_combout\);

-- Location: FF_X74_Y29_N21
\FrequencyDivider|s_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(20));

-- Location: LCCOMB_X73_Y29_N12
\FrequencyDivider|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~42_combout\ = (\FrequencyDivider|s_counter\(21) & (!\FrequencyDivider|Add0~41\)) # (!\FrequencyDivider|s_counter\(21) & ((\FrequencyDivider|Add0~41\) # (GND)))
-- \FrequencyDivider|Add0~43\ = CARRY((!\FrequencyDivider|Add0~41\) # (!\FrequencyDivider|s_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(21),
	datad => VCC,
	cin => \FrequencyDivider|Add0~41\,
	combout => \FrequencyDivider|Add0~42_combout\,
	cout => \FrequencyDivider|Add0~43\);

-- Location: FF_X73_Y29_N13
\FrequencyDivider|s_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(21));

-- Location: LCCOMB_X73_Y29_N14
\FrequencyDivider|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~44_combout\ = (\FrequencyDivider|s_counter\(22) & (\FrequencyDivider|Add0~43\ $ (GND))) # (!\FrequencyDivider|s_counter\(22) & (!\FrequencyDivider|Add0~43\ & VCC))
-- \FrequencyDivider|Add0~45\ = CARRY((\FrequencyDivider|s_counter\(22) & !\FrequencyDivider|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(22),
	datad => VCC,
	cin => \FrequencyDivider|Add0~43\,
	combout => \FrequencyDivider|Add0~44_combout\,
	cout => \FrequencyDivider|Add0~45\);

-- Location: FF_X73_Y29_N15
\FrequencyDivider|s_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(22));

-- Location: LCCOMB_X73_Y29_N16
\FrequencyDivider|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~46_combout\ = (\FrequencyDivider|s_counter\(23) & (!\FrequencyDivider|Add0~45\)) # (!\FrequencyDivider|s_counter\(23) & ((\FrequencyDivider|Add0~45\) # (GND)))
-- \FrequencyDivider|Add0~47\ = CARRY((!\FrequencyDivider|Add0~45\) # (!\FrequencyDivider|s_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(23),
	datad => VCC,
	cin => \FrequencyDivider|Add0~45\,
	combout => \FrequencyDivider|Add0~46_combout\,
	cout => \FrequencyDivider|Add0~47\);

-- Location: LCCOMB_X74_Y29_N2
\FrequencyDivider|s_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|s_counter~3_combout\ = (\FrequencyDivider|Add0~46_combout\ & !\FrequencyDivider|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FrequencyDivider|Add0~46_combout\,
	datad => \FrequencyDivider|Equal0~9_combout\,
	combout => \FrequencyDivider|s_counter~3_combout\);

-- Location: FF_X74_Y29_N3
\FrequencyDivider|s_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|s_counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(23));

-- Location: LCCOMB_X73_Y29_N18
\FrequencyDivider|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~48_combout\ = (\FrequencyDivider|s_counter\(24) & (\FrequencyDivider|Add0~47\ $ (GND))) # (!\FrequencyDivider|s_counter\(24) & (!\FrequencyDivider|Add0~47\ & VCC))
-- \FrequencyDivider|Add0~49\ = CARRY((\FrequencyDivider|s_counter\(24) & !\FrequencyDivider|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(24),
	datad => VCC,
	cin => \FrequencyDivider|Add0~47\,
	combout => \FrequencyDivider|Add0~48_combout\,
	cout => \FrequencyDivider|Add0~49\);

-- Location: FF_X73_Y29_N19
\FrequencyDivider|s_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(24));

-- Location: LCCOMB_X73_Y29_N20
\FrequencyDivider|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~50_combout\ = (\FrequencyDivider|s_counter\(25) & (!\FrequencyDivider|Add0~49\)) # (!\FrequencyDivider|s_counter\(25) & ((\FrequencyDivider|Add0~49\) # (GND)))
-- \FrequencyDivider|Add0~51\ = CARRY((!\FrequencyDivider|Add0~49\) # (!\FrequencyDivider|s_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(25),
	datad => VCC,
	cin => \FrequencyDivider|Add0~49\,
	combout => \FrequencyDivider|Add0~50_combout\,
	cout => \FrequencyDivider|Add0~51\);

-- Location: FF_X73_Y29_N21
\FrequencyDivider|s_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(25));

-- Location: LCCOMB_X73_Y29_N22
\FrequencyDivider|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~52_combout\ = (\FrequencyDivider|s_counter\(26) & (\FrequencyDivider|Add0~51\ $ (GND))) # (!\FrequencyDivider|s_counter\(26) & (!\FrequencyDivider|Add0~51\ & VCC))
-- \FrequencyDivider|Add0~53\ = CARRY((\FrequencyDivider|s_counter\(26) & !\FrequencyDivider|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(26),
	datad => VCC,
	cin => \FrequencyDivider|Add0~51\,
	combout => \FrequencyDivider|Add0~52_combout\,
	cout => \FrequencyDivider|Add0~53\);

-- Location: FF_X73_Y29_N23
\FrequencyDivider|s_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(26));

-- Location: LCCOMB_X73_Y29_N24
\FrequencyDivider|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~54_combout\ = (\FrequencyDivider|s_counter\(27) & (!\FrequencyDivider|Add0~53\)) # (!\FrequencyDivider|s_counter\(27) & ((\FrequencyDivider|Add0~53\) # (GND)))
-- \FrequencyDivider|Add0~55\ = CARRY((!\FrequencyDivider|Add0~53\) # (!\FrequencyDivider|s_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(27),
	datad => VCC,
	cin => \FrequencyDivider|Add0~53\,
	combout => \FrequencyDivider|Add0~54_combout\,
	cout => \FrequencyDivider|Add0~55\);

-- Location: FF_X73_Y29_N25
\FrequencyDivider|s_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(27));

-- Location: LCCOMB_X73_Y29_N26
\FrequencyDivider|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~56_combout\ = (\FrequencyDivider|s_counter\(28) & (\FrequencyDivider|Add0~55\ $ (GND))) # (!\FrequencyDivider|s_counter\(28) & (!\FrequencyDivider|Add0~55\ & VCC))
-- \FrequencyDivider|Add0~57\ = CARRY((\FrequencyDivider|s_counter\(28) & !\FrequencyDivider|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(28),
	datad => VCC,
	cin => \FrequencyDivider|Add0~55\,
	combout => \FrequencyDivider|Add0~56_combout\,
	cout => \FrequencyDivider|Add0~57\);

-- Location: FF_X73_Y29_N27
\FrequencyDivider|s_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(28));

-- Location: LCCOMB_X73_Y29_N28
\FrequencyDivider|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~58_combout\ = (\FrequencyDivider|s_counter\(29) & (!\FrequencyDivider|Add0~57\)) # (!\FrequencyDivider|s_counter\(29) & ((\FrequencyDivider|Add0~57\) # (GND)))
-- \FrequencyDivider|Add0~59\ = CARRY((!\FrequencyDivider|Add0~57\) # (!\FrequencyDivider|s_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|s_counter\(29),
	datad => VCC,
	cin => \FrequencyDivider|Add0~57\,
	combout => \FrequencyDivider|Add0~58_combout\,
	cout => \FrequencyDivider|Add0~59\);

-- Location: FF_X73_Y29_N29
\FrequencyDivider|s_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(29));

-- Location: LCCOMB_X73_Y29_N30
\FrequencyDivider|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Add0~60_combout\ = \FrequencyDivider|s_counter\(30) $ (!\FrequencyDivider|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(30),
	cin => \FrequencyDivider|Add0~59\,
	combout => \FrequencyDivider|Add0~60_combout\);

-- Location: FF_X73_Y29_N31
\FrequencyDivider|s_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|s_counter\(30));

-- Location: LCCOMB_X74_Y29_N26
\FrequencyDivider|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~0_combout\ = (!\FrequencyDivider|s_counter\(30) & (!\FrequencyDivider|s_counter\(29) & (!\FrequencyDivider|s_counter\(28) & !\FrequencyDivider|s_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(30),
	datab => \FrequencyDivider|s_counter\(29),
	datac => \FrequencyDivider|s_counter\(28),
	datad => \FrequencyDivider|s_counter\(27),
	combout => \FrequencyDivider|Equal0~0_combout\);

-- Location: LCCOMB_X74_Y29_N14
\FrequencyDivider|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~6_combout\ = (!\FrequencyDivider|s_counter\(22) & (!\FrequencyDivider|s_counter\(18) & (\FrequencyDivider|s_counter\(23) & \FrequencyDivider|s_counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(22),
	datab => \FrequencyDivider|s_counter\(18),
	datac => \FrequencyDivider|s_counter\(23),
	datad => \FrequencyDivider|s_counter\(20),
	combout => \FrequencyDivider|Equal0~6_combout\);

-- Location: LCCOMB_X74_Y29_N12
\FrequencyDivider|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~7_combout\ = (\FrequencyDivider|s_counter\(15) & (\FrequencyDivider|s_counter\(12) & (!\FrequencyDivider|s_counter\(14) & !\FrequencyDivider|s_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(15),
	datab => \FrequencyDivider|s_counter\(12),
	datac => \FrequencyDivider|s_counter\(14),
	datad => \FrequencyDivider|s_counter\(11),
	combout => \FrequencyDivider|Equal0~7_combout\);

-- Location: LCCOMB_X74_Y29_N8
\FrequencyDivider|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~8_combout\ = (!\FrequencyDivider|s_counter\(8) & (\FrequencyDivider|s_counter\(10) & (\FrequencyDivider|s_counter\(6) & \FrequencyDivider|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(8),
	datab => \FrequencyDivider|s_counter\(10),
	datac => \FrequencyDivider|s_counter\(6),
	datad => \FrequencyDivider|Equal0~7_combout\,
	combout => \FrequencyDivider|Equal0~8_combout\);

-- Location: LCCOMB_X74_Y30_N22
\FrequencyDivider|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~2_combout\ = (!\FrequencyDivider|s_counter\(13) & (\FrequencyDivider|s_counter\(19) & (!\FrequencyDivider|s_counter\(16) & !\FrequencyDivider|s_counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(13),
	datab => \FrequencyDivider|s_counter\(19),
	datac => \FrequencyDivider|s_counter\(16),
	datad => \FrequencyDivider|s_counter\(17),
	combout => \FrequencyDivider|Equal0~2_combout\);

-- Location: LCCOMB_X74_Y30_N8
\FrequencyDivider|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~3_combout\ = (\FrequencyDivider|s_counter\(5) & (!\FrequencyDivider|s_counter\(7) & (\FrequencyDivider|s_counter\(9) & \FrequencyDivider|s_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(5),
	datab => \FrequencyDivider|s_counter\(7),
	datac => \FrequencyDivider|s_counter\(9),
	datad => \FrequencyDivider|s_counter\(4),
	combout => \FrequencyDivider|Equal0~3_combout\);

-- Location: LCCOMB_X74_Y30_N30
\FrequencyDivider|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~4_combout\ = (\FrequencyDivider|s_counter\(3) & (\FrequencyDivider|s_counter\(1) & (\FrequencyDivider|s_counter\(2) & \FrequencyDivider|s_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(3),
	datab => \FrequencyDivider|s_counter\(1),
	datac => \FrequencyDivider|s_counter\(2),
	datad => \FrequencyDivider|s_counter\(0),
	combout => \FrequencyDivider|Equal0~4_combout\);

-- Location: LCCOMB_X74_Y30_N12
\FrequencyDivider|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~1_combout\ = (!\FrequencyDivider|s_counter\(21) & (!\FrequencyDivider|s_counter\(24) & (!\FrequencyDivider|s_counter\(26) & !\FrequencyDivider|s_counter\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(21),
	datab => \FrequencyDivider|s_counter\(24),
	datac => \FrequencyDivider|s_counter\(26),
	datad => \FrequencyDivider|s_counter\(25),
	combout => \FrequencyDivider|Equal0~1_combout\);

-- Location: LCCOMB_X74_Y30_N16
\FrequencyDivider|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~5_combout\ = (\FrequencyDivider|Equal0~2_combout\ & (\FrequencyDivider|Equal0~3_combout\ & (\FrequencyDivider|Equal0~4_combout\ & \FrequencyDivider|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|Equal0~2_combout\,
	datab => \FrequencyDivider|Equal0~3_combout\,
	datac => \FrequencyDivider|Equal0~4_combout\,
	datad => \FrequencyDivider|Equal0~1_combout\,
	combout => \FrequencyDivider|Equal0~5_combout\);

-- Location: LCCOMB_X74_Y29_N22
\FrequencyDivider|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|Equal0~9_combout\ = (\FrequencyDivider|Equal0~0_combout\ & (\FrequencyDivider|Equal0~6_combout\ & (\FrequencyDivider|Equal0~8_combout\ & \FrequencyDivider|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|Equal0~0_combout\,
	datab => \FrequencyDivider|Equal0~6_combout\,
	datac => \FrequencyDivider|Equal0~8_combout\,
	datad => \FrequencyDivider|Equal0~5_combout\,
	combout => \FrequencyDivider|Equal0~9_combout\);

-- Location: LCCOMB_X74_Y29_N18
\FrequencyDivider|clkOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|clkOut~0_combout\ = (!\FrequencyDivider|s_counter\(23) & (!\FrequencyDivider|s_counter\(20) & (\FrequencyDivider|s_counter\(18) & \FrequencyDivider|s_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(23),
	datab => \FrequencyDivider|s_counter\(20),
	datac => \FrequencyDivider|s_counter\(18),
	datad => \FrequencyDivider|s_counter\(22),
	combout => \FrequencyDivider|clkOut~0_combout\);

-- Location: LCCOMB_X74_Y29_N24
\FrequencyDivider|clkOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|clkOut~1_combout\ = (!\FrequencyDivider|s_counter\(15) & (!\FrequencyDivider|s_counter\(12) & (\FrequencyDivider|s_counter\(14) & \FrequencyDivider|s_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(15),
	datab => \FrequencyDivider|s_counter\(12),
	datac => \FrequencyDivider|s_counter\(14),
	datad => \FrequencyDivider|s_counter\(11),
	combout => \FrequencyDivider|clkOut~1_combout\);

-- Location: LCCOMB_X74_Y29_N4
\FrequencyDivider|clkOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|clkOut~2_combout\ = (\FrequencyDivider|s_counter\(8) & (!\FrequencyDivider|s_counter\(10) & (!\FrequencyDivider|s_counter\(6) & \FrequencyDivider|clkOut~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|s_counter\(8),
	datab => \FrequencyDivider|s_counter\(10),
	datac => \FrequencyDivider|s_counter\(6),
	datad => \FrequencyDivider|clkOut~1_combout\,
	combout => \FrequencyDivider|clkOut~2_combout\);

-- Location: LCCOMB_X74_Y29_N16
\FrequencyDivider|clkOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|clkOut~3_combout\ = (\FrequencyDivider|Equal0~0_combout\ & (\FrequencyDivider|clkOut~0_combout\ & (\FrequencyDivider|clkOut~2_combout\ & \FrequencyDivider|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FrequencyDivider|Equal0~0_combout\,
	datab => \FrequencyDivider|clkOut~0_combout\,
	datac => \FrequencyDivider|clkOut~2_combout\,
	datad => \FrequencyDivider|Equal0~5_combout\,
	combout => \FrequencyDivider|clkOut~3_combout\);

-- Location: LCCOMB_X74_Y29_N28
\FrequencyDivider|clkOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|clkOut~4_combout\ = (!\FrequencyDivider|Equal0~9_combout\ & ((\FrequencyDivider|clkOut~q\) # (\FrequencyDivider|clkOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|clkOut~q\,
	datac => \FrequencyDivider|Equal0~9_combout\,
	datad => \FrequencyDivider|clkOut~3_combout\,
	combout => \FrequencyDivider|clkOut~4_combout\);

-- Location: LCCOMB_X74_Y29_N10
\FrequencyDivider|clkOut~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FrequencyDivider|clkOut~feeder_combout\ = \FrequencyDivider|clkOut~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FrequencyDivider|clkOut~4_combout\,
	combout => \FrequencyDivider|clkOut~feeder_combout\);

-- Location: FF_X74_Y29_N11
\FrequencyDivider|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \FrequencyDivider|clkOut~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FrequencyDivider|clkOut~q\);

-- Location: CLKCTRL_G8
\FrequencyDivider|clkOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \FrequencyDivider|clkOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \FrequencyDivider|clkOut~clkctrl_outclk\);

-- Location: LCCOMB_X82_Y36_N8
\Bin2Dec|cnt[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[0]~21_combout\ = !\Bin2Dec|cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2Dec|cnt\(0),
	combout => \Bin2Dec|cnt[0]~21_combout\);

-- Location: FF_X81_Y33_N21
\Bin2Dec|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Bin2Dec|cnt[0]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(0));

-- Location: LCCOMB_X82_Y33_N8
\Bin2Dec|cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[1]~7_combout\ = (\Bin2Dec|cnt\(1) & (\Bin2Dec|cnt\(0) $ (VCC))) # (!\Bin2Dec|cnt\(1) & (\Bin2Dec|cnt\(0) & VCC))
-- \Bin2Dec|cnt[1]~8\ = CARRY((\Bin2Dec|cnt\(1) & \Bin2Dec|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(1),
	datab => \Bin2Dec|cnt\(0),
	datad => VCC,
	combout => \Bin2Dec|cnt[1]~7_combout\,
	cout => \Bin2Dec|cnt[1]~8\);

-- Location: FF_X86_Y33_N5
\Bin2Dec|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	asdata => \Bin2Dec|cnt[1]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(1));

-- Location: LCCOMB_X82_Y33_N10
\Bin2Dec|cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[2]~9_combout\ = (\Bin2Dec|cnt\(2) & (!\Bin2Dec|cnt[1]~8\)) # (!\Bin2Dec|cnt\(2) & ((\Bin2Dec|cnt[1]~8\) # (GND)))
-- \Bin2Dec|cnt[2]~10\ = CARRY((!\Bin2Dec|cnt[1]~8\) # (!\Bin2Dec|cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(2),
	datad => VCC,
	cin => \Bin2Dec|cnt[1]~8\,
	combout => \Bin2Dec|cnt[2]~9_combout\,
	cout => \Bin2Dec|cnt[2]~10\);

-- Location: FF_X82_Y33_N11
\Bin2Dec|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Bin2Dec|cnt[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(2));

-- Location: LCCOMB_X82_Y33_N12
\Bin2Dec|cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[3]~11_combout\ = (\Bin2Dec|cnt\(3) & (\Bin2Dec|cnt[2]~10\ $ (GND))) # (!\Bin2Dec|cnt\(3) & (!\Bin2Dec|cnt[2]~10\ & VCC))
-- \Bin2Dec|cnt[3]~12\ = CARRY((\Bin2Dec|cnt\(3) & !\Bin2Dec|cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(3),
	datad => VCC,
	cin => \Bin2Dec|cnt[2]~10\,
	combout => \Bin2Dec|cnt[3]~11_combout\,
	cout => \Bin2Dec|cnt[3]~12\);

-- Location: FF_X82_Y33_N13
\Bin2Dec|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Bin2Dec|cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(3));

-- Location: LCCOMB_X83_Y36_N4
\binary_counter|cnt2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[1]~7_combout\ = (\Bin2Dec|cnt\(0) & (\Bin2Dec|cnt\(1) $ (VCC))) # (!\Bin2Dec|cnt\(0) & (\Bin2Dec|cnt\(1) & VCC))
-- \binary_counter|cnt2[1]~8\ = CARRY((\Bin2Dec|cnt\(0) & \Bin2Dec|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(0),
	datab => \Bin2Dec|cnt\(1),
	datad => VCC,
	combout => \binary_counter|cnt2[1]~7_combout\,
	cout => \binary_counter|cnt2[1]~8\);

-- Location: LCCOMB_X83_Y36_N6
\binary_counter|cnt2[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[2]~9_combout\ = (\Bin2Dec|cnt\(2) & (!\binary_counter|cnt2[1]~8\)) # (!\Bin2Dec|cnt\(2) & ((\binary_counter|cnt2[1]~8\) # (GND)))
-- \binary_counter|cnt2[2]~10\ = CARRY((!\binary_counter|cnt2[1]~8\) # (!\Bin2Dec|cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(2),
	datad => VCC,
	cin => \binary_counter|cnt2[1]~8\,
	combout => \binary_counter|cnt2[2]~9_combout\,
	cout => \binary_counter|cnt2[2]~10\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X75_Y32_N4
\AtribuidorValor2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|Equal0~0_combout\ = (!\SW[3]~input_o\ & (!\SW[1]~input_o\ & (!\SW[2]~input_o\ & !\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \AtribuidorValor2|Equal0~0_combout\);

-- Location: LCCOMB_X81_Y36_N18
\binary_counter|name~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|name~0_combout\ = (\binary_counter|name~q\ & !\AtribuidorValor2|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \binary_counter|name~q\,
	datad => \AtribuidorValor2|Equal0~0_combout\,
	combout => \binary_counter|name~0_combout\);

-- Location: LCCOMB_X75_Y32_N6
\AtribuidorValor2|s_resultado~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado~2_combout\ = (\SW[1]~input_o\) # ((\SW[3]~input_o\) # (\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \AtribuidorValor2|s_resultado~2_combout\);

-- Location: LCCOMB_X74_Y32_N10
\AtribuidorValor2|s_resultado[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado[2]~feeder_combout\ = \AtribuidorValor2|s_resultado~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AtribuidorValor2|s_resultado~2_combout\,
	combout => \AtribuidorValor2|s_resultado[2]~feeder_combout\);

-- Location: FF_X74_Y32_N11
\AtribuidorValor2|s_resultado[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \AtribuidorValor2|s_resultado[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor2|s_resultado\(2));

-- Location: LCCOMB_X75_Y32_N24
\AtribuidorValor2|s_resultado~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado~3_combout\ = (\SW[3]~input_o\) # ((\SW[2]~input_o\) # ((\SW[1]~input_o\ & \SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \AtribuidorValor2|s_resultado~3_combout\);

-- Location: LCCOMB_X74_Y32_N20
\AtribuidorValor2|s_resultado[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado[5]~feeder_combout\ = \AtribuidorValor2|s_resultado~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AtribuidorValor2|s_resultado~3_combout\,
	combout => \AtribuidorValor2|s_resultado[5]~feeder_combout\);

-- Location: FF_X74_Y32_N21
\AtribuidorValor2|s_resultado[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \AtribuidorValor2|s_resultado[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor2|s_resultado\(5));

-- Location: LCCOMB_X75_Y32_N12
\AtribuidorValor2|s_resultado~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado~1_combout\ = (\SW[1]~input_o\) # ((\SW[2]~input_o\) # (\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \AtribuidorValor2|s_resultado~1_combout\);

-- Location: FF_X73_Y32_N27
\AtribuidorValor2|s_resultado[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	asdata => \AtribuidorValor2|s_resultado~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor2|s_resultado\(1));

-- Location: LCCOMB_X75_Y32_N22
\AtribuidorValor2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|Equal0~1_combout\ = (\SW[3]~input_o\ & ((\SW[1]~input_o\) # ((\SW[2]~input_o\) # (\SW[0]~input_o\)))) # (!\SW[3]~input_o\ & ((\SW[1]~input_o\ & ((\SW[2]~input_o\) # (\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\SW[2]~input_o\ & 
-- \SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \AtribuidorValor2|Equal0~1_combout\);

-- Location: LCCOMB_X74_Y32_N0
\AtribuidorValor2|s_resultado[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado[6]~feeder_combout\ = \AtribuidorValor2|Equal0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AtribuidorValor2|Equal0~1_combout\,
	combout => \AtribuidorValor2|s_resultado[6]~feeder_combout\);

-- Location: FF_X74_Y32_N1
\AtribuidorValor2|s_resultado[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \AtribuidorValor2|s_resultado[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor2|s_resultado\(6));

-- Location: LCCOMB_X74_Y32_N24
\Comparador|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|Equal1~0_combout\ = (!\AtribuidorValor2|s_resultado\(2) & (!\AtribuidorValor2|s_resultado\(5) & (!\AtribuidorValor2|s_resultado\(1) & !\AtribuidorValor2|s_resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor2|s_resultado\(2),
	datab => \AtribuidorValor2|s_resultado\(5),
	datac => \AtribuidorValor2|s_resultado\(1),
	datad => \AtribuidorValor2|s_resultado\(6),
	combout => \Comparador|Equal1~0_combout\);

-- Location: LCCOMB_X75_Y32_N26
\AtribuidorValor2|s_resultado~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor2|s_resultado~0_combout\ = (\SW[3]~input_o\) # ((\SW[1]~input_o\ & ((\SW[2]~input_o\) # (\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\SW[2]~input_o\ & \SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \AtribuidorValor2|s_resultado~0_combout\);

-- Location: FF_X73_Y32_N31
\AtribuidorValor2|s_resultado[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|s_resultado~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor2|s_resultado\(0));

-- Location: LCCOMB_X74_Y32_N6
\Comparador|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|Equal1~1_combout\ = (!\AtribuidorValor2|s_resultado\(0) & \Comparador|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AtribuidorValor2|s_resultado\(0),
	datad => \Comparador|Equal1~0_combout\,
	combout => \Comparador|Equal1~1_combout\);

-- Location: LCCOMB_X73_Y32_N28
\Comparador|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|Selector3~0_combout\ = (\Comparador|s_currentState.stateopen~q\) # ((\Comparador|s_currentState.statereset~q\ & ((\AtribuidorValor2|s_resultado\(0)) # (!\Comparador|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comparador|s_currentState.stateopen~q\,
	datab => \Comparador|Equal1~0_combout\,
	datac => \Comparador|s_currentState.statereset~q\,
	datad => \AtribuidorValor2|s_resultado\(0),
	combout => \Comparador|Selector3~0_combout\);

-- Location: FF_X73_Y32_N29
\Comparador|s_currentState.statereset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Comparador|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Comparador|s_currentState.statereset~q\);

-- Location: LCCOMB_X73_Y32_N26
\Comparador|saida_reset\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|saida_reset~combout\ = (\Comparador|Selector2~0_combout\ & ((\Comparador|s_currentState.statereset~q\))) # (!\Comparador|Selector2~0_combout\ & (\Comparador|saida_reset~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comparador|saida_reset~combout\,
	datab => \Comparador|s_currentState.statereset~q\,
	datad => \Comparador|Selector2~0_combout\,
	combout => \Comparador|saida_reset~combout\);

-- Location: FF_X72_Y32_N25
\Subtractor|s_b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(6));

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X77_Y32_N10
\multiplexer0|muxOut[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \multiplexer0|muxOut[1]~0_combout\ = (\KEY[2]~input_o\ & (\KEY[0]~input_o\ & (!\KEY[3]~input_o\ & \KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \multiplexer0|muxOut[1]~0_combout\);

-- Location: FF_X77_Y32_N11
\AtribuidorValor|s_resultado[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \multiplexer0|muxOut[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|s_resultado\(5));

-- Location: LCCOMB_X77_Y32_N12
\Somador|A[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|A[5]~feeder_combout\ = \AtribuidorValor|s_resultado\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor|s_resultado\(5),
	combout => \Somador|A[5]~feeder_combout\);

-- Location: FF_X77_Y32_N13
\Somador|A[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|A[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|A\(5));

-- Location: LCCOMB_X77_Y32_N24
\AtribuidorValor|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor|Equal2~0_combout\ = (\KEY[0]~input_o\ & (\KEY[1]~input_o\ & (\KEY[2]~input_o\ $ (\KEY[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \AtribuidorValor|Equal2~0_combout\);

-- Location: FF_X77_Y32_N25
\AtribuidorValor|s_resultado[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \AtribuidorValor|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|s_resultado\(4));

-- Location: LCCOMB_X77_Y32_N6
\Somador|A[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|A[4]~feeder_combout\ = \AtribuidorValor|s_resultado\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AtribuidorValor|s_resultado\(4),
	combout => \Somador|A[4]~feeder_combout\);

-- Location: FF_X77_Y32_N7
\Somador|A[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|A[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|A\(4));

-- Location: LCCOMB_X77_Y32_N30
\AtribuidorValor|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor|Equal1~0_combout\ = (\KEY[2]~input_o\ & (\KEY[0]~input_o\ & (\KEY[3]~input_o\ & !\KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \AtribuidorValor|Equal1~0_combout\);

-- Location: FF_X77_Y32_N31
\AtribuidorValor|s_resultado[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \AtribuidorValor|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|s_resultado\(3));

-- Location: FF_X77_Y32_N21
\Somador|A[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor|s_resultado\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|A\(3));

-- Location: LCCOMB_X77_Y32_N16
\AtribuidorValor|s_resultado~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor|s_resultado~0_combout\ = (\KEY[3]~input_o\ & (\KEY[1]~input_o\ & (\KEY[2]~input_o\ $ (\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \AtribuidorValor|s_resultado~0_combout\);

-- Location: FF_X77_Y32_N17
\AtribuidorValor|s_resultado[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \AtribuidorValor|s_resultado~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|s_resultado\(2));

-- Location: LCCOMB_X77_Y32_N2
\Somador|A[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|A[2]~feeder_combout\ = \AtribuidorValor|s_resultado\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \AtribuidorValor|s_resultado\(2),
	combout => \Somador|A[2]~feeder_combout\);

-- Location: FF_X77_Y32_N3
\Somador|A[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|A[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|A\(2));

-- Location: LCCOMB_X77_Y32_N22
\AtribuidorValor|s_resultado~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor|s_resultado~1_combout\ = (\KEY[2]~input_o\ & (\KEY[0]~input_o\ & (\KEY[3]~input_o\ $ (\KEY[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \AtribuidorValor|s_resultado~1_combout\);

-- Location: FF_X77_Y32_N23
\AtribuidorValor|s_resultado[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \AtribuidorValor|s_resultado~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|s_resultado\(1));

-- Location: FF_X77_Y32_N1
\Somador|A[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor|s_resultado\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|A\(1));

-- Location: LCCOMB_X77_Y32_N8
\AtribuidorValor|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor|Equal0~0_combout\ = (\KEY[2]~input_o\ & (!\KEY[0]~input_o\ & (\KEY[3]~input_o\ & \KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \AtribuidorValor|Equal0~0_combout\);

-- Location: FF_X77_Y32_N9
\AtribuidorValor|s_resultado[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \AtribuidorValor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|s_resultado\(0));

-- Location: FF_X77_Y32_N19
\Somador|A[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor|s_resultado\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|A\(0));

-- Location: LCCOMB_X76_Y32_N8
\Somador|X[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[0]~8_combout\ = (\Subtractor|s_b\(0) & (\Somador|A\(0) $ (VCC))) # (!\Subtractor|s_b\(0) & (\Somador|A\(0) & VCC))
-- \Somador|X[0]~9\ = CARRY((\Subtractor|s_b\(0) & \Somador|A\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(0),
	datab => \Somador|A\(0),
	datad => VCC,
	combout => \Somador|X[0]~8_combout\,
	cout => \Somador|X[0]~9\);

-- Location: LCCOMB_X75_Y32_N16
\Somador|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|process_0~0_combout\ = (\SW[3]~input_o\ & ((\SW[1]~input_o\) # ((\SW[2]~input_o\) # (\SW[0]~input_o\)))) # (!\SW[3]~input_o\ & ((\SW[1]~input_o\ & ((\SW[2]~input_o\) # (\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\SW[2]~input_o\ $ 
-- (!\SW[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \Somador|process_0~0_combout\);

-- Location: LCCOMB_X76_Y32_N28
\Somador|test~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|test~0_combout\ = (!\Somador|process_0~0_combout\ & ((\Comparador|s_currentState.stateopen~q\) # (\Somador|test~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|process_0~0_combout\,
	datab => \Comparador|s_currentState.stateopen~q\,
	datac => \Somador|test~q\,
	combout => \Somador|test~0_combout\);

-- Location: FF_X76_Y32_N29
\Somador|test\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|test~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|test~q\);

-- Location: LCCOMB_X77_Y32_N28
\AtribuidorValor|allow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AtribuidorValor|allow~0_combout\ = (\KEY[2]~input_o\ & ((\KEY[0]~input_o\ & (\KEY[3]~input_o\ $ (\KEY[1]~input_o\))) # (!\KEY[0]~input_o\ & (\KEY[3]~input_o\ & \KEY[1]~input_o\)))) # (!\KEY[2]~input_o\ & (\KEY[0]~input_o\ & (\KEY[3]~input_o\ & 
-- \KEY[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datab => \KEY[0]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \KEY[1]~input_o\,
	combout => \AtribuidorValor|allow~0_combout\);

-- Location: FF_X77_Y32_N29
\AtribuidorValor|allow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \AtribuidorValor|allow~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor|allow~q\);

-- Location: LCCOMB_X76_Y32_N2
\Somador|X[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[5]~22_combout\ = (\Somador|process_0~0_combout\) # ((!\Somador|test~q\ & \AtribuidorValor|allow~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Somador|test~q\,
	datac => \Somador|process_0~0_combout\,
	datad => \AtribuidorValor|allow~q\,
	combout => \Somador|X[5]~22_combout\);

-- Location: FF_X76_Y32_N9
\Somador|X[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[0]~8_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(0));

-- Location: LCCOMB_X73_Y32_N24
\Registo|dataOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~5_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(0),
	combout => \Registo|dataOut~5_combout\);

-- Location: FF_X73_Y32_N25
\Registo|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(0));

-- Location: FF_X72_Y32_N17
\Subtractor|s_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(0));

-- Location: LCCOMB_X76_Y32_N10
\Somador|X[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[1]~10_combout\ = (\Subtractor|s_b\(1) & ((\Somador|A\(1) & (\Somador|X[0]~9\ & VCC)) # (!\Somador|A\(1) & (!\Somador|X[0]~9\)))) # (!\Subtractor|s_b\(1) & ((\Somador|A\(1) & (!\Somador|X[0]~9\)) # (!\Somador|A\(1) & ((\Somador|X[0]~9\) # 
-- (GND)))))
-- \Somador|X[1]~11\ = CARRY((\Subtractor|s_b\(1) & (!\Somador|A\(1) & !\Somador|X[0]~9\)) # (!\Subtractor|s_b\(1) & ((!\Somador|X[0]~9\) # (!\Somador|A\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(1),
	datab => \Somador|A\(1),
	datad => VCC,
	cin => \Somador|X[0]~9\,
	combout => \Somador|X[1]~10_combout\,
	cout => \Somador|X[1]~11\);

-- Location: FF_X76_Y32_N11
\Somador|X[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[1]~10_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(1));

-- Location: LCCOMB_X73_Y32_N6
\Registo|dataOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~4_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(1),
	combout => \Registo|dataOut~4_combout\);

-- Location: FF_X73_Y32_N7
\Registo|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(1));

-- Location: FF_X72_Y32_N3
\Subtractor|s_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(1));

-- Location: LCCOMB_X76_Y32_N12
\Somador|X[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[2]~12_combout\ = ((\Somador|A\(2) $ (\Subtractor|s_b\(2) $ (!\Somador|X[1]~11\)))) # (GND)
-- \Somador|X[2]~13\ = CARRY((\Somador|A\(2) & ((\Subtractor|s_b\(2)) # (!\Somador|X[1]~11\))) # (!\Somador|A\(2) & (\Subtractor|s_b\(2) & !\Somador|X[1]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|A\(2),
	datab => \Subtractor|s_b\(2),
	datad => VCC,
	cin => \Somador|X[1]~11\,
	combout => \Somador|X[2]~12_combout\,
	cout => \Somador|X[2]~13\);

-- Location: FF_X76_Y32_N13
\Somador|X[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[2]~12_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(2));

-- Location: LCCOMB_X73_Y32_N4
\Registo|dataOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~6_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(2),
	combout => \Registo|dataOut~6_combout\);

-- Location: FF_X73_Y32_N5
\Registo|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(2));

-- Location: FF_X72_Y32_N21
\Subtractor|s_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(2));

-- Location: LCCOMB_X76_Y32_N14
\Somador|X[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[3]~14_combout\ = (\Somador|A\(3) & ((\Subtractor|s_b\(3) & (\Somador|X[2]~13\ & VCC)) # (!\Subtractor|s_b\(3) & (!\Somador|X[2]~13\)))) # (!\Somador|A\(3) & ((\Subtractor|s_b\(3) & (!\Somador|X[2]~13\)) # (!\Subtractor|s_b\(3) & 
-- ((\Somador|X[2]~13\) # (GND)))))
-- \Somador|X[3]~15\ = CARRY((\Somador|A\(3) & (!\Subtractor|s_b\(3) & !\Somador|X[2]~13\)) # (!\Somador|A\(3) & ((!\Somador|X[2]~13\) # (!\Subtractor|s_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|A\(3),
	datab => \Subtractor|s_b\(3),
	datad => VCC,
	cin => \Somador|X[2]~13\,
	combout => \Somador|X[3]~14_combout\,
	cout => \Somador|X[3]~15\);

-- Location: FF_X76_Y32_N15
\Somador|X[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[3]~14_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(3));

-- Location: LCCOMB_X73_Y32_N0
\Registo|dataOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~7_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(3),
	combout => \Registo|dataOut~7_combout\);

-- Location: FF_X73_Y32_N1
\Registo|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(3));

-- Location: FF_X72_Y32_N23
\Subtractor|s_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(3));

-- Location: LCCOMB_X76_Y32_N16
\Somador|X[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[4]~16_combout\ = ((\Somador|A\(4) $ (\Subtractor|s_b\(4) $ (!\Somador|X[3]~15\)))) # (GND)
-- \Somador|X[4]~17\ = CARRY((\Somador|A\(4) & ((\Subtractor|s_b\(4)) # (!\Somador|X[3]~15\))) # (!\Somador|A\(4) & (\Subtractor|s_b\(4) & !\Somador|X[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Somador|A\(4),
	datab => \Subtractor|s_b\(4),
	datad => VCC,
	cin => \Somador|X[3]~15\,
	combout => \Somador|X[4]~16_combout\,
	cout => \Somador|X[4]~17\);

-- Location: FF_X76_Y32_N17
\Somador|X[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[4]~16_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(4));

-- Location: LCCOMB_X73_Y32_N14
\Registo|dataOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~3_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(4),
	combout => \Registo|dataOut~3_combout\);

-- Location: FF_X73_Y32_N15
\Registo|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(4));

-- Location: FF_X72_Y32_N31
\Subtractor|s_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(4));

-- Location: LCCOMB_X76_Y32_N18
\Somador|X[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[5]~18_combout\ = (\Subtractor|s_b\(5) & ((\Somador|A\(5) & (\Somador|X[4]~17\ & VCC)) # (!\Somador|A\(5) & (!\Somador|X[4]~17\)))) # (!\Subtractor|s_b\(5) & ((\Somador|A\(5) & (!\Somador|X[4]~17\)) # (!\Somador|A\(5) & ((\Somador|X[4]~17\) # 
-- (GND)))))
-- \Somador|X[5]~19\ = CARRY((\Subtractor|s_b\(5) & (!\Somador|A\(5) & !\Somador|X[4]~17\)) # (!\Subtractor|s_b\(5) & ((!\Somador|X[4]~17\) # (!\Somador|A\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(5),
	datab => \Somador|A\(5),
	datad => VCC,
	cin => \Somador|X[4]~17\,
	combout => \Somador|X[5]~18_combout\,
	cout => \Somador|X[5]~19\);

-- Location: FF_X76_Y32_N19
\Somador|X[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[5]~18_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(5));

-- Location: LCCOMB_X74_Y32_N22
\Registo|dataOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~2_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(5),
	combout => \Registo|dataOut~2_combout\);

-- Location: FF_X74_Y32_N23
\Registo|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(5));

-- Location: LCCOMB_X74_Y32_N28
\Subtractor|s_b[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|s_b[5]~feeder_combout\ = \Registo|dataOut\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registo|dataOut\(5),
	combout => \Subtractor|s_b[5]~feeder_combout\);

-- Location: FF_X74_Y32_N29
\Subtractor|s_b[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|s_b[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(5));

-- Location: LCCOMB_X76_Y32_N20
\Somador|X[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[6]~20_combout\ = (\Subtractor|s_b\(6) & (\Somador|X[5]~19\ $ (GND))) # (!\Subtractor|s_b\(6) & (!\Somador|X[5]~19\ & VCC))
-- \Somador|X[6]~21\ = CARRY((\Subtractor|s_b\(6) & !\Somador|X[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(6),
	datad => VCC,
	cin => \Somador|X[5]~19\,
	combout => \Somador|X[6]~20_combout\,
	cout => \Somador|X[6]~21\);

-- Location: FF_X76_Y32_N21
\Somador|X[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[6]~20_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(6));

-- Location: LCCOMB_X73_Y32_N22
\Registo|dataOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~0_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(6),
	combout => \Registo|dataOut~0_combout\);

-- Location: FF_X73_Y32_N23
\Registo|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(6));

-- Location: LCCOMB_X73_Y32_N30
\Comparador|comb_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|comb_proc~0_combout\ = (\AtribuidorValor2|s_resultado\(1) & (\Registo|dataOut\(1) & ((\Registo|dataOut\(0)) # (!\AtribuidorValor2|s_resultado\(0))))) # (!\AtribuidorValor2|s_resultado\(1) & ((\Registo|dataOut\(0)) # ((\Registo|dataOut\(1)) # 
-- (!\AtribuidorValor2|s_resultado\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor2|s_resultado\(1),
	datab => \Registo|dataOut\(0),
	datac => \AtribuidorValor2|s_resultado\(0),
	datad => \Registo|dataOut\(1),
	combout => \Comparador|comb_proc~0_combout\);

-- Location: LCCOMB_X73_Y32_N12
\Comparador|comb_proc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|comb_proc~1_combout\ = (\Comparador|comb_proc~0_combout\ & (((\Registo|dataOut\(2) & \Registo|dataOut\(3))) # (!\AtribuidorValor2|s_resultado\(2)))) # (!\Comparador|comb_proc~0_combout\ & (!\AtribuidorValor2|s_resultado\(2) & 
-- ((\Registo|dataOut\(2)) # (\Registo|dataOut\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comparador|comb_proc~0_combout\,
	datab => \Registo|dataOut\(2),
	datac => \AtribuidorValor2|s_resultado\(2),
	datad => \Registo|dataOut\(3),
	combout => \Comparador|comb_proc~1_combout\);

-- Location: LCCOMB_X73_Y32_N18
\Comparador|comb_proc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|comb_proc~2_combout\ = (\AtribuidorValor2|s_resultado\(1) & (\Registo|dataOut\(4) & \Comparador|comb_proc~1_combout\)) # (!\AtribuidorValor2|s_resultado\(1) & ((\Registo|dataOut\(4)) # (\Comparador|comb_proc~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor2|s_resultado\(1),
	datab => \Registo|dataOut\(4),
	datad => \Comparador|comb_proc~1_combout\,
	combout => \Comparador|comb_proc~2_combout\);

-- Location: LCCOMB_X73_Y32_N10
\Comparador|comb_proc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|comb_proc~3_combout\ = (\AtribuidorValor2|s_resultado\(5) & (\Comparador|comb_proc~2_combout\ & \Registo|dataOut\(5))) # (!\AtribuidorValor2|s_resultado\(5) & ((\Comparador|comb_proc~2_combout\) # (\Registo|dataOut\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor2|s_resultado\(5),
	datab => \Comparador|comb_proc~2_combout\,
	datad => \Registo|dataOut\(5),
	combout => \Comparador|comb_proc~3_combout\);

-- Location: FF_X72_Y32_N29
\Subtractor|s_b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Registo|dataOut\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_b\(7));

-- Location: LCCOMB_X76_Y32_N22
\Somador|X[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Somador|X[7]~23_combout\ = \Somador|X[6]~21\ $ (\Subtractor|s_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Subtractor|s_b\(7),
	cin => \Somador|X[6]~21\,
	combout => \Somador|X[7]~23_combout\);

-- Location: FF_X76_Y32_N23
\Somador|X[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Somador|X[7]~23_combout\,
	sclr => \Somador|process_0~0_combout\,
	ena => \Somador|X[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Somador|X\(7));

-- Location: LCCOMB_X73_Y32_N2
\Registo|dataOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registo|dataOut~1_combout\ = (!\Comparador|saida_reset~combout\ & \Somador|X\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Comparador|saida_reset~combout\,
	datad => \Somador|X\(7),
	combout => \Registo|dataOut~1_combout\);

-- Location: FF_X73_Y32_N3
\Registo|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Registo|dataOut~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registo|dataOut\(7));

-- Location: LCCOMB_X73_Y32_N20
\Comparador|comb_proc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|comb_proc~4_combout\ = (\Registo|dataOut\(6) & (((\Comparador|comb_proc~3_combout\ & \Registo|dataOut\(7))) # (!\AtribuidorValor2|s_resultado\(6)))) # (!\Registo|dataOut\(6) & (!\AtribuidorValor2|s_resultado\(6) & 
-- ((\Comparador|comb_proc~3_combout\) # (\Registo|dataOut\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registo|dataOut\(6),
	datab => \Comparador|comb_proc~3_combout\,
	datac => \AtribuidorValor2|s_resultado\(6),
	datad => \Registo|dataOut\(7),
	combout => \Comparador|comb_proc~4_combout\);

-- Location: LCCOMB_X73_Y32_N16
\Comparador|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|Selector2~0_combout\ = (\Comparador|Equal1~1_combout\ & (((\Comparador|s_currentState.statereset~q\) # (!\Comparador|s_currentState.state0~q\)))) # (!\Comparador|Equal1~1_combout\ & (!\Comparador|comb_proc~4_combout\ & 
-- (!\Comparador|s_currentState.state0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comparador|Equal1~1_combout\,
	datab => \Comparador|comb_proc~4_combout\,
	datac => \Comparador|s_currentState.state0~q\,
	datad => \Comparador|s_currentState.statereset~q\,
	combout => \Comparador|Selector2~0_combout\);

-- Location: LCCOMB_X73_Y32_N8
\Comparador|s_currentState.state0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|s_currentState.state0~0_combout\ = !\Comparador|Selector2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Comparador|Selector2~0_combout\,
	combout => \Comparador|s_currentState.state0~0_combout\);

-- Location: FF_X73_Y32_N9
\Comparador|s_currentState.state0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Comparador|s_currentState.state0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Comparador|s_currentState.state0~q\);

-- Location: LCCOMB_X74_Y32_N14
\Comparador|s_nextState.stateopen~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Comparador|s_nextState.stateopen~2_combout\ = (!\Comparador|s_currentState.state0~q\ & (\Comparador|comb_proc~4_combout\ & ((\AtribuidorValor2|s_resultado\(0)) # (!\Comparador|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comparador|Equal1~0_combout\,
	datab => \Comparador|s_currentState.state0~q\,
	datac => \AtribuidorValor2|s_resultado\(0),
	datad => \Comparador|comb_proc~4_combout\,
	combout => \Comparador|s_nextState.stateopen~2_combout\);

-- Location: FF_X74_Y32_N15
\Comparador|s_currentState.stateopen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Comparador|s_nextState.stateopen~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Comparador|s_currentState.stateopen~q\);

-- Location: FF_X81_Y36_N19
\binary_counter|name\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \binary_counter|name~0_combout\,
	asdata => VCC,
	sload => \Comparador|s_currentState.stateopen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|name~q\);

-- Location: LCCOMB_X81_Y36_N6
\binary_counter|started~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|started~2_combout\ = (\binary_counter|name~q\ & (!\AtribuidorValor2|Equal0~0_combout\)) # (!\binary_counter|name~q\ & ((\binary_counter|started~q\ & ((!\binary_counter|Equal1~4_combout\))) # (!\binary_counter|started~q\ & 
-- (!\AtribuidorValor2|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor2|Equal0~0_combout\,
	datab => \binary_counter|name~q\,
	datac => \binary_counter|started~q\,
	datad => \binary_counter|Equal1~4_combout\,
	combout => \binary_counter|started~2_combout\);

-- Location: FF_X81_Y36_N7
\binary_counter|started\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \binary_counter|started~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|started~q\);

-- Location: LCCOMB_X81_Y36_N20
\binary_counter|first_time~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|first_time~2_combout\ = (\binary_counter|started~q\ & ((\binary_counter|name~q\ & (\binary_counter|first_time~q\)) # (!\binary_counter|name~q\ & ((!\binary_counter|Equal1~4_combout\))))) # (!\binary_counter|started~q\ & 
-- (((\binary_counter|first_time~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|started~q\,
	datab => \binary_counter|name~q\,
	datac => \binary_counter|first_time~q\,
	datad => \binary_counter|Equal1~4_combout\,
	combout => \binary_counter|first_time~2_combout\);

-- Location: FF_X81_Y36_N21
\binary_counter|first_time\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \binary_counter|first_time~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|first_time~q\);

-- Location: LCCOMB_X81_Y36_N26
\binary_counter|cnt2[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[7]~21_combout\ = (\binary_counter|started~q\ & (!\binary_counter|name~q\ & !\binary_counter|first_time~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|started~q\,
	datab => \binary_counter|name~q\,
	datad => \binary_counter|first_time~q\,
	combout => \binary_counter|cnt2[7]~21_combout\);

-- Location: FF_X82_Y36_N15
\binary_counter|cnt2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[2]~9_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(2));

-- Location: LCCOMB_X83_Y36_N8
\binary_counter|cnt2[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[3]~11_combout\ = (\Bin2Dec|cnt\(3) & ((GND) # (!\binary_counter|cnt2[2]~10\))) # (!\Bin2Dec|cnt\(3) & (\binary_counter|cnt2[2]~10\ $ (GND)))
-- \binary_counter|cnt2[3]~12\ = CARRY((\Bin2Dec|cnt\(3)) # (!\binary_counter|cnt2[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(3),
	datad => VCC,
	cin => \binary_counter|cnt2[2]~10\,
	combout => \binary_counter|cnt2[3]~11_combout\,
	cout => \binary_counter|cnt2[3]~12\);

-- Location: FF_X82_Y36_N17
\binary_counter|cnt2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[3]~11_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(3));

-- Location: LCCOMB_X82_Y36_N26
\binary_counter|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|Equal1~1_combout\ = (\Bin2Dec|cnt\(3) & (\binary_counter|cnt2\(3) & (\Bin2Dec|cnt\(2) $ (!\binary_counter|cnt2\(2))))) # (!\Bin2Dec|cnt\(3) & (!\binary_counter|cnt2\(3) & (\Bin2Dec|cnt\(2) $ (!\binary_counter|cnt2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(3),
	datab => \Bin2Dec|cnt\(2),
	datac => \binary_counter|cnt2\(2),
	datad => \binary_counter|cnt2\(3),
	combout => \binary_counter|Equal1~1_combout\);

-- Location: LCCOMB_X82_Y33_N14
\Bin2Dec|cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[4]~13_combout\ = (\Bin2Dec|cnt\(4) & (!\Bin2Dec|cnt[3]~12\)) # (!\Bin2Dec|cnt\(4) & ((\Bin2Dec|cnt[3]~12\) # (GND)))
-- \Bin2Dec|cnt[4]~14\ = CARRY((!\Bin2Dec|cnt[3]~12\) # (!\Bin2Dec|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(4),
	datad => VCC,
	cin => \Bin2Dec|cnt[3]~12\,
	combout => \Bin2Dec|cnt[4]~13_combout\,
	cout => \Bin2Dec|cnt[4]~14\);

-- Location: FF_X82_Y33_N15
\Bin2Dec|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Bin2Dec|cnt[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(4));

-- Location: LCCOMB_X82_Y33_N16
\Bin2Dec|cnt[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[5]~15_combout\ = (\Bin2Dec|cnt\(5) & (\Bin2Dec|cnt[4]~14\ $ (GND))) # (!\Bin2Dec|cnt\(5) & (!\Bin2Dec|cnt[4]~14\ & VCC))
-- \Bin2Dec|cnt[5]~16\ = CARRY((\Bin2Dec|cnt\(5) & !\Bin2Dec|cnt[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(5),
	datad => VCC,
	cin => \Bin2Dec|cnt[4]~14\,
	combout => \Bin2Dec|cnt[5]~15_combout\,
	cout => \Bin2Dec|cnt[5]~16\);

-- Location: FF_X82_Y33_N17
\Bin2Dec|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Bin2Dec|cnt[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(5));

-- Location: LCCOMB_X83_Y36_N10
\binary_counter|cnt2[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[4]~13_combout\ = (\Bin2Dec|cnt\(4) & (\binary_counter|cnt2[3]~12\ & VCC)) # (!\Bin2Dec|cnt\(4) & (!\binary_counter|cnt2[3]~12\))
-- \binary_counter|cnt2[4]~14\ = CARRY((!\Bin2Dec|cnt\(4) & !\binary_counter|cnt2[3]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(4),
	datad => VCC,
	cin => \binary_counter|cnt2[3]~12\,
	combout => \binary_counter|cnt2[4]~13_combout\,
	cout => \binary_counter|cnt2[4]~14\);

-- Location: FF_X82_Y36_N19
\binary_counter|cnt2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[4]~13_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(4));

-- Location: LCCOMB_X83_Y36_N12
\binary_counter|cnt2[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[5]~15_combout\ = (\Bin2Dec|cnt\(5) & (\binary_counter|cnt2[4]~14\ $ (GND))) # (!\Bin2Dec|cnt\(5) & (!\binary_counter|cnt2[4]~14\ & VCC))
-- \binary_counter|cnt2[5]~16\ = CARRY((\Bin2Dec|cnt\(5) & !\binary_counter|cnt2[4]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(5),
	datad => VCC,
	cin => \binary_counter|cnt2[4]~14\,
	combout => \binary_counter|cnt2[5]~15_combout\,
	cout => \binary_counter|cnt2[5]~16\);

-- Location: FF_X82_Y36_N21
\binary_counter|cnt2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[5]~15_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(5));

-- Location: LCCOMB_X82_Y36_N4
\binary_counter|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|Equal1~2_combout\ = (\Bin2Dec|cnt\(5) & (\binary_counter|cnt2\(5) & (\binary_counter|cnt2\(4) $ (!\Bin2Dec|cnt\(4))))) # (!\Bin2Dec|cnt\(5) & (!\binary_counter|cnt2\(5) & (\binary_counter|cnt2\(4) $ (!\Bin2Dec|cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(5),
	datab => \binary_counter|cnt2\(4),
	datac => \Bin2Dec|cnt\(4),
	datad => \binary_counter|cnt2\(5),
	combout => \binary_counter|Equal1~2_combout\);

-- Location: LCCOMB_X81_Y36_N24
\binary_counter|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|process_0~0_combout\ = (!\binary_counter|name~q\ & \binary_counter|started~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \binary_counter|name~q\,
	datad => \binary_counter|started~q\,
	combout => \binary_counter|process_0~0_combout\);

-- Location: LCCOMB_X82_Y36_N6
\binary_counter|cnt2[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[0]~22_combout\ = (\binary_counter|process_0~0_combout\ & ((\binary_counter|first_time~q\ & ((\binary_counter|cnt2\(0)))) # (!\binary_counter|first_time~q\ & (!\Bin2Dec|cnt\(0))))) # (!\binary_counter|process_0~0_combout\ & 
-- (((\binary_counter|cnt2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(0),
	datab => \binary_counter|process_0~0_combout\,
	datac => \binary_counter|cnt2\(0),
	datad => \binary_counter|first_time~q\,
	combout => \binary_counter|cnt2[0]~22_combout\);

-- Location: FF_X82_Y36_N7
\binary_counter|cnt2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \binary_counter|cnt2[0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(0));

-- Location: FF_X82_Y36_N13
\binary_counter|cnt2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[1]~7_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(1));

-- Location: LCCOMB_X82_Y36_N0
\binary_counter|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|Equal1~0_combout\ = (\binary_counter|cnt2\(0) & (\Bin2Dec|cnt\(0) & (\binary_counter|cnt2\(1) $ (!\Bin2Dec|cnt\(1))))) # (!\binary_counter|cnt2\(0) & (!\Bin2Dec|cnt\(0) & (\binary_counter|cnt2\(1) $ (!\Bin2Dec|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|cnt2\(0),
	datab => \binary_counter|cnt2\(1),
	datac => \Bin2Dec|cnt\(1),
	datad => \Bin2Dec|cnt\(0),
	combout => \binary_counter|Equal1~0_combout\);

-- Location: LCCOMB_X82_Y33_N18
\Bin2Dec|cnt[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[6]~17_combout\ = (\Bin2Dec|cnt\(6) & (!\Bin2Dec|cnt[5]~16\)) # (!\Bin2Dec|cnt\(6) & ((\Bin2Dec|cnt[5]~16\) # (GND)))
-- \Bin2Dec|cnt[6]~18\ = CARRY((!\Bin2Dec|cnt[5]~16\) # (!\Bin2Dec|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(6),
	datad => VCC,
	cin => \Bin2Dec|cnt[5]~16\,
	combout => \Bin2Dec|cnt[6]~17_combout\,
	cout => \Bin2Dec|cnt[6]~18\);

-- Location: FF_X82_Y33_N19
\Bin2Dec|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Bin2Dec|cnt[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(6));

-- Location: LCCOMB_X83_Y36_N14
\binary_counter|cnt2[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[6]~17_combout\ = (\Bin2Dec|cnt\(6) & (!\binary_counter|cnt2[5]~16\)) # (!\Bin2Dec|cnt\(6) & ((\binary_counter|cnt2[5]~16\) # (GND)))
-- \binary_counter|cnt2[6]~18\ = CARRY((!\binary_counter|cnt2[5]~16\) # (!\Bin2Dec|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(6),
	datad => VCC,
	cin => \binary_counter|cnt2[5]~16\,
	combout => \binary_counter|cnt2[6]~17_combout\,
	cout => \binary_counter|cnt2[6]~18\);

-- Location: FF_X82_Y36_N23
\binary_counter|cnt2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[6]~17_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(6));

-- Location: LCCOMB_X82_Y33_N20
\Bin2Dec|cnt[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|cnt[7]~19_combout\ = \Bin2Dec|cnt\(7) $ (!\Bin2Dec|cnt[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(7),
	cin => \Bin2Dec|cnt[6]~18\,
	combout => \Bin2Dec|cnt[7]~19_combout\);

-- Location: FF_X82_Y33_N21
\Bin2Dec|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~q\,
	d => \Bin2Dec|cnt[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|cnt\(7));

-- Location: LCCOMB_X83_Y36_N16
\binary_counter|cnt2[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|cnt2[7]~19_combout\ = \Bin2Dec|cnt\(7) $ (!\binary_counter|cnt2[6]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(7),
	cin => \binary_counter|cnt2[6]~18\,
	combout => \binary_counter|cnt2[7]~19_combout\);

-- Location: FF_X82_Y36_N29
\binary_counter|cnt2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \binary_counter|cnt2[7]~19_combout\,
	sload => VCC,
	ena => \binary_counter|cnt2[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|cnt2\(7));

-- Location: LCCOMB_X82_Y36_N28
\binary_counter|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|Equal1~3_combout\ = (\binary_counter|cnt2\(6) & (\Bin2Dec|cnt\(6) & (\Bin2Dec|cnt\(7) $ (!\binary_counter|cnt2\(7))))) # (!\binary_counter|cnt2\(6) & (!\Bin2Dec|cnt\(6) & (\Bin2Dec|cnt\(7) $ (!\binary_counter|cnt2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|cnt2\(6),
	datab => \Bin2Dec|cnt\(7),
	datac => \binary_counter|cnt2\(7),
	datad => \Bin2Dec|cnt\(6),
	combout => \binary_counter|Equal1~3_combout\);

-- Location: LCCOMB_X82_Y36_N30
\binary_counter|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|Equal1~4_combout\ = (\binary_counter|Equal1~1_combout\ & (\binary_counter|Equal1~2_combout\ & (\binary_counter|Equal1~0_combout\ & \binary_counter|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|Equal1~1_combout\,
	datab => \binary_counter|Equal1~2_combout\,
	datac => \binary_counter|Equal1~0_combout\,
	datad => \binary_counter|Equal1~3_combout\,
	combout => \binary_counter|Equal1~4_combout\);

-- Location: LCCOMB_X81_Y36_N28
\binary_counter|saida_timer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|saida_timer~3_combout\ = (\binary_counter|name~q\ & (!\AtribuidorValor2|Equal0~0_combout\ & (\binary_counter|saida_timer~q\))) # (!\binary_counter|name~q\ & ((\binary_counter|started~q\ & (\AtribuidorValor2|Equal0~0_combout\)) # 
-- (!\binary_counter|started~q\ & ((\binary_counter|saida_timer~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AtribuidorValor2|Equal0~0_combout\,
	datab => \binary_counter|name~q\,
	datac => \binary_counter|saida_timer~q\,
	datad => \binary_counter|started~q\,
	combout => \binary_counter|saida_timer~3_combout\);

-- Location: LCCOMB_X82_Y36_N10
\binary_counter|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~1_cout\ = CARRY((\binary_counter|cnt2\(0) & !\Bin2Dec|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|cnt2\(0),
	datab => \Bin2Dec|cnt\(0),
	datad => VCC,
	cout => \binary_counter|LessThan0~1_cout\);

-- Location: LCCOMB_X82_Y36_N12
\binary_counter|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~3_cout\ = CARRY((\binary_counter|cnt2\(1) & (\Bin2Dec|cnt\(1) & !\binary_counter|LessThan0~1_cout\)) # (!\binary_counter|cnt2\(1) & ((\Bin2Dec|cnt\(1)) # (!\binary_counter|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|cnt2\(1),
	datab => \Bin2Dec|cnt\(1),
	datad => VCC,
	cin => \binary_counter|LessThan0~1_cout\,
	cout => \binary_counter|LessThan0~3_cout\);

-- Location: LCCOMB_X82_Y36_N14
\binary_counter|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~5_cout\ = CARRY((\Bin2Dec|cnt\(2) & (\binary_counter|cnt2\(2) & !\binary_counter|LessThan0~3_cout\)) # (!\Bin2Dec|cnt\(2) & ((\binary_counter|cnt2\(2)) # (!\binary_counter|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(2),
	datab => \binary_counter|cnt2\(2),
	datad => VCC,
	cin => \binary_counter|LessThan0~3_cout\,
	cout => \binary_counter|LessThan0~5_cout\);

-- Location: LCCOMB_X82_Y36_N16
\binary_counter|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~7_cout\ = CARRY((\Bin2Dec|cnt\(3) & ((!\binary_counter|LessThan0~5_cout\) # (!\binary_counter|cnt2\(3)))) # (!\Bin2Dec|cnt\(3) & (!\binary_counter|cnt2\(3) & !\binary_counter|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(3),
	datab => \binary_counter|cnt2\(3),
	datad => VCC,
	cin => \binary_counter|LessThan0~5_cout\,
	cout => \binary_counter|LessThan0~7_cout\);

-- Location: LCCOMB_X82_Y36_N18
\binary_counter|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~9_cout\ = CARRY((\Bin2Dec|cnt\(4) & (\binary_counter|cnt2\(4) & !\binary_counter|LessThan0~7_cout\)) # (!\Bin2Dec|cnt\(4) & ((\binary_counter|cnt2\(4)) # (!\binary_counter|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(4),
	datab => \binary_counter|cnt2\(4),
	datad => VCC,
	cin => \binary_counter|LessThan0~7_cout\,
	cout => \binary_counter|LessThan0~9_cout\);

-- Location: LCCOMB_X82_Y36_N20
\binary_counter|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~11_cout\ = CARRY((\Bin2Dec|cnt\(5) & ((!\binary_counter|LessThan0~9_cout\) # (!\binary_counter|cnt2\(5)))) # (!\Bin2Dec|cnt\(5) & (!\binary_counter|cnt2\(5) & !\binary_counter|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(5),
	datab => \binary_counter|cnt2\(5),
	datad => VCC,
	cin => \binary_counter|LessThan0~9_cout\,
	cout => \binary_counter|LessThan0~11_cout\);

-- Location: LCCOMB_X82_Y36_N22
\binary_counter|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~13_cout\ = CARRY((\binary_counter|cnt2\(6) & ((!\binary_counter|LessThan0~11_cout\) # (!\Bin2Dec|cnt\(6)))) # (!\binary_counter|cnt2\(6) & (!\Bin2Dec|cnt\(6) & !\binary_counter|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|cnt2\(6),
	datab => \Bin2Dec|cnt\(6),
	datad => VCC,
	cin => \binary_counter|LessThan0~11_cout\,
	cout => \binary_counter|LessThan0~13_cout\);

-- Location: LCCOMB_X82_Y36_N24
\binary_counter|LessThan0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|LessThan0~14_combout\ = (\Bin2Dec|cnt\(7) & (\binary_counter|LessThan0~13_cout\ & \binary_counter|cnt2\(7))) # (!\Bin2Dec|cnt\(7) & ((\binary_counter|LessThan0~13_cout\) # (\binary_counter|cnt2\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(7),
	datad => \binary_counter|cnt2\(7),
	cin => \binary_counter|LessThan0~13_cout\,
	combout => \binary_counter|LessThan0~14_combout\);

-- Location: LCCOMB_X81_Y36_N14
\binary_counter|saida_timer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|saida_timer~2_combout\ = (\binary_counter|saida_timer~3_combout\ & (((!\binary_counter|Equal1~4_combout\ & \binary_counter|LessThan0~14_combout\)) # (!\binary_counter|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \binary_counter|Equal1~4_combout\,
	datab => \binary_counter|saida_timer~3_combout\,
	datac => \binary_counter|LessThan0~14_combout\,
	datad => \binary_counter|process_0~0_combout\,
	combout => \binary_counter|saida_timer~2_combout\);

-- Location: LCCOMB_X81_Y36_N16
\binary_counter|saida_timer~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \binary_counter|saida_timer~feeder_combout\ = \binary_counter|saida_timer~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \binary_counter|saida_timer~2_combout\,
	combout => \binary_counter|saida_timer~feeder_combout\);

-- Location: FF_X81_Y36_N17
\binary_counter|saida_timer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \binary_counter|saida_timer~feeder_combout\,
	asdata => VCC,
	sload => \Comparador|s_currentState.stateopen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \binary_counter|saida_timer~q\);

-- Location: LCCOMB_X83_Y34_N4
\Subtractor|Mod0|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\ = \Bin2Dec|cnt\(5) $ (VCC)
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~1\ = CARRY(\Bin2Dec|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(5),
	datad => VCC,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X83_Y34_N6
\Subtractor|Mod0|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\ = (\Bin2Dec|cnt\(6) & (\Subtractor|Mod0|auto_generated|divider|divider|op_1~1\ & VCC)) # (!\Bin2Dec|cnt\(6) & (!\Subtractor|Mod0|auto_generated|divider|divider|op_1~1\))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~3\ = CARRY((!\Bin2Dec|cnt\(6) & !\Subtractor|Mod0|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(6),
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_1~1\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X83_Y34_N8
\Subtractor|Mod0|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\ = (\Bin2Dec|cnt\(7) & (\Subtractor|Mod0|auto_generated|divider|divider|op_1~3\ $ (GND))) # (!\Bin2Dec|cnt\(7) & (!\Subtractor|Mod0|auto_generated|divider|divider|op_1~3\ & VCC))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~5\ = CARRY((\Bin2Dec|cnt\(7) & !\Subtractor|Mod0|auto_generated|divider|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(7),
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_1~3\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X83_Y34_N10
\Subtractor|Mod0|auto_generated|divider|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ = !\Subtractor|Mod0|auto_generated|divider|divider|op_1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_1~5\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\);

-- Location: LCCOMB_X83_Y34_N26
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\);

-- Location: LCCOMB_X83_Y34_N28
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\ = (\Bin2Dec|cnt\(7) & \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(7),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\);

-- Location: LCCOMB_X83_Y34_N22
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\ = (\Bin2Dec|cnt\(6) & \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(6),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\);

-- Location: LCCOMB_X83_Y34_N0
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\);

-- Location: LCCOMB_X83_Y34_N2
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\ = (\Bin2Dec|cnt\(5) & \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(5),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\);

-- Location: LCCOMB_X83_Y34_N24
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\);

-- Location: LCCOMB_X83_Y34_N12
\Subtractor|Mod0|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\ = \Bin2Dec|cnt\(4) $ (VCC)
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~1\ = CARRY(\Bin2Dec|cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(4),
	datad => VCC,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X83_Y34_N14
\Subtractor|Mod0|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~1\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_2~1\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~3\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~76_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[16]~77_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_2~1\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X83_Y34_N16
\Subtractor|Mod0|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~3\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_2~3\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\)))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~5\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|op_2~3\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~74_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[17]~75_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_2~3\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X83_Y34_N18
\Subtractor|Mod0|auto_generated|divider|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~5\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_2~5\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~7\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~73_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[18]~72_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_2~5\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~7\);

-- Location: LCCOMB_X83_Y34_N20
\Subtractor|Mod0|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ = \Subtractor|Mod0|auto_generated|divider|divider|op_2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_2~7\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X83_Y34_N30
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ & (\Bin2Dec|cnt\(6))) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(6),
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\);

-- Location: LCCOMB_X82_Y34_N12
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\ = (!\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X82_Y34_N0
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ & ((\Bin2Dec|cnt\(7)))) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ & (\Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Bin2Dec|cnt\(7),
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\);

-- Location: LCCOMB_X82_Y34_N2
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\ = (!\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\);

-- Location: LCCOMB_X82_Y34_N8
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\);

-- Location: LCCOMB_X82_Y34_N14
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ & (\Bin2Dec|cnt\(5))) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datab => \Bin2Dec|cnt\(5),
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_1~0_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\);

-- Location: LCCOMB_X82_Y34_N10
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & \Bin2Dec|cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Bin2Dec|cnt\(4),
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\);

-- Location: LCCOMB_X82_Y34_N16
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\);

-- Location: LCCOMB_X82_Y34_N18
\Subtractor|Mod0|auto_generated|divider|divider|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\ = \Bin2Dec|cnt\(3) $ (VCC)
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~1\ = CARRY(\Bin2Dec|cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(3),
	datad => VCC,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X82_Y34_N20
\Subtractor|Mod0|auto_generated|divider|divider|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~1\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_3~1\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~3\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~81_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[24]~82_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_3~1\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X82_Y34_N22
\Subtractor|Mod0|auto_generated|divider|divider|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~3\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_3~3\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\)))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~5\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|op_3~3\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~80_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_3~3\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X82_Y34_N24
\Subtractor|Mod0|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~5\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_3~5\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~7\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~79_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_3~5\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X82_Y34_N26
\Subtractor|Mod0|auto_generated|divider|divider|op_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~7\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\))))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_3~7\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\) # (GND))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~9\ = CARRY((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_3~7\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X82_Y34_N28
\Subtractor|Mod0|auto_generated|divider|divider|op_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ = !\Subtractor|Mod0|auto_generated|divider|divider|op_3~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_3~9\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\);

-- Location: LCCOMB_X82_Y34_N4
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_2~4_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\);

-- Location: LCCOMB_X81_Y34_N30
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\);

-- Location: LCCOMB_X82_Y34_N6
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\) # 
-- ((!\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_2~2_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\);

-- Location: LCCOMB_X81_Y34_N0
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\);

-- Location: LCCOMB_X81_Y34_N6
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & ((\Bin2Dec|cnt\(4)))) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\ & (\Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_2~0_combout\,
	datab => \Bin2Dec|cnt\(4),
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\);

-- Location: LCCOMB_X81_Y34_N2
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\);

-- Location: LCCOMB_X80_Y34_N16
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\ = (\Bin2Dec|cnt\(3) & \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(3),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\);

-- Location: LCCOMB_X80_Y34_N6
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\);

-- Location: LCCOMB_X81_Y34_N12
\Subtractor|Mod0|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\ = \Bin2Dec|cnt\(2) $ (VCC)
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~1\ = CARRY(\Bin2Dec|cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(2),
	datad => VCC,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X81_Y34_N14
\Subtractor|Mod0|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~1\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~1\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~3\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~87_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[32]~88_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_4~1\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X81_Y34_N16
\Subtractor|Mod0|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~3\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~3\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\)))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~5\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|op_4~3\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_4~3\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X81_Y34_N18
\Subtractor|Mod0|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~5\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~5\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~7\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~85_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_4~5\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X81_Y34_N20
\Subtractor|Mod0|auto_generated|divider|divider|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~7\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\))))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~7\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\) # (GND))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~9\ = CARRY((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_4~7\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~9\);

-- Location: LCCOMB_X82_Y34_N30
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_2~6_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[27]~116_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\);

-- Location: LCCOMB_X81_Y34_N4
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\);

-- Location: LCCOMB_X81_Y34_N22
\Subtractor|Mod0|auto_generated|divider|divider|op_4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~9\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~9\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~11\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_4~9\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~11\);

-- Location: LCCOMB_X81_Y34_N24
\Subtractor|Mod0|auto_generated|divider|divider|op_4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ = \Subtractor|Mod0|auto_generated|divider|divider|op_4~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_4~11\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\);

-- Location: LCCOMB_X81_Y34_N26
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\) # 
-- ((!\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[35]~105_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\);

-- Location: LCCOMB_X80_Y34_N4
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X81_Y34_N28
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\) # 
-- ((!\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[36]~104_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\);

-- Location: LCCOMB_X80_Y34_N22
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\);

-- Location: LCCOMB_X81_Y34_N10
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\) # 
-- ((!\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[34]~106_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~4_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\);

-- Location: LCCOMB_X80_Y34_N24
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\);

-- Location: LCCOMB_X80_Y34_N26
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\);

-- Location: LCCOMB_X81_Y34_N8
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[33]~119_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\);

-- Location: LCCOMB_X80_Y34_N20
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\);

-- Location: LCCOMB_X80_Y34_N12
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & ((\Bin2Dec|cnt\(3)))) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\ & (\Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_3~0_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Bin2Dec|cnt\(3),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X80_Y34_N30
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\ = (\Bin2Dec|cnt\(2) & \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(2),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\);

-- Location: LCCOMB_X80_Y34_N0
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\);

-- Location: LCCOMB_X80_Y33_N4
\Subtractor|Mod0|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~0_combout\ = \Bin2Dec|cnt\(1) $ (VCC)
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~1\ = CARRY(\Bin2Dec|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(1),
	datad => VCC,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X80_Y33_N6
\Subtractor|Mod0|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~2_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~1\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~1\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~3\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~94_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[40]~95_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~1\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X80_Y33_N8
\Subtractor|Mod0|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~3\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~3\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\)))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~5\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|op_5~3\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~93_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~3\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X80_Y33_N10
\Subtractor|Mod0|auto_generated|divider|divider|op_5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~5\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~5\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~7\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~92_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~5\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~7\);

-- Location: LCCOMB_X80_Y33_N12
\Subtractor|Mod0|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~7\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\))))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~7\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\) # (GND))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~9\ = CARRY((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~7\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~9\);

-- Location: LCCOMB_X80_Y33_N14
\Subtractor|Mod0|auto_generated|divider|divider|op_5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~10_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~9\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~9\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~11\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~9\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~10_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~11\);

-- Location: LCCOMB_X80_Y33_N16
\Subtractor|Mod0|auto_generated|divider|divider|op_5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~12_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~11\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\))))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~11\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\) # (GND))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~13\ = CARRY((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~11\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~12_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~13\);

-- Location: LCCOMB_X80_Y33_N18
\Subtractor|Mod0|auto_generated|divider|divider|op_5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ = !\Subtractor|Mod0|auto_generated|divider|divider|op_5~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_5~13\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\);

-- Location: LCCOMB_X80_Y34_N28
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_4~8_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[44]~108_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\);

-- Location: LCCOMB_X80_Y33_N30
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~10_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_5~10_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\);

-- Location: LCCOMB_X80_Y34_N14
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[43]~109_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\);

-- Location: LCCOMB_X80_Y33_N28
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\);

-- Location: LCCOMB_X80_Y33_N26
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\);

-- Location: LCCOMB_X80_Y34_N8
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_4~4_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[42]~110_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\);

-- Location: LCCOMB_X80_Y34_N2
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- ((!\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & \Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\);

-- Location: LCCOMB_X80_Y33_N24
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X80_Y33_N2
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~2_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\);

-- Location: LCCOMB_X80_Y34_N10
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & (\Bin2Dec|cnt\(2))) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(2),
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\);

-- Location: LCCOMB_X80_Y33_N20
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~0_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\);

-- Location: LCCOMB_X80_Y36_N4
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\ = (\Bin2Dec|cnt\(1) & \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(1),
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X81_Y33_N0
\Subtractor|Mod0|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~0_combout\ = \Bin2Dec|cnt\(0) $ (VCC)
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~1\ = CARRY(\Bin2Dec|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(0),
	datad => VCC,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X81_Y33_N2
\Subtractor|Mod0|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~2_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~1\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~1\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~3\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~1\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X81_Y33_N4
\Subtractor|Mod0|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~4_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~3\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~3\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\)))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~5\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|op_6~3\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~3\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X81_Y33_N6
\Subtractor|Mod0|auto_generated|divider|divider|op_6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~6_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~5\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~5\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~7\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~5\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~6_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~7\);

-- Location: LCCOMB_X81_Y33_N8
\Subtractor|Mod0|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~8_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~7\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\))))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~7\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\) # (GND))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~9\ = CARRY((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~99_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~7\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~8_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~9\);

-- Location: LCCOMB_X81_Y33_N10
\Subtractor|Mod0|auto_generated|divider|divider|op_6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~10_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~9\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~9\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~11\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_6~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~98_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~9\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~10_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~11\);

-- Location: LCCOMB_X81_Y33_N12
\Subtractor|Mod0|auto_generated|divider|divider|op_6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~12_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~11\ & ((((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\))))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~11\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\) # (GND))))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~13\ = CARRY((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\) # 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~11\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~12_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~13\);

-- Location: LCCOMB_X81_Y33_N30
\Subtractor|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~0_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~8_combout\) # (\Subtractor|Mod0|auto_generated|divider|divider|op_6~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~10_combout\,
	combout => \Subtractor|Equal1~0_combout\);

-- Location: LCCOMB_X80_Y33_N0
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~12_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_5~12_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\);

-- Location: LCCOMB_X80_Y34_N18
\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\) # 
-- ((\Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\ & !\Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_4~10_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[45]~107_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\);

-- Location: LCCOMB_X81_Y33_N14
\Subtractor|Mod0|auto_generated|divider|divider|op_6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~14_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~13\ & (((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\)))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~13\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\ & 
-- (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\)))
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~15\ = CARRY((!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\ & (!\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\ & 
-- !\Subtractor|Mod0|auto_generated|divider|divider|op_6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\,
	datad => VCC,
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~13\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~14_combout\,
	cout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~15\);

-- Location: LCCOMB_X81_Y33_N26
\Subtractor|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~1_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~0_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~2_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~4_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|op_6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_6~0_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_6~2_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~6_combout\,
	combout => \Subtractor|Equal1~1_combout\);

-- Location: LCCOMB_X81_Y33_N18
\Subtractor|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~2_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~12_combout\) # ((\Subtractor|Equal1~0_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~14_combout\) # (\Subtractor|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_6~12_combout\,
	datab => \Subtractor|Equal1~0_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_6~14_combout\,
	datad => \Subtractor|Equal1~1_combout\,
	combout => \Subtractor|Equal1~2_combout\);

-- Location: FF_X73_Y32_N21
\Subtractor|s_a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|s_resultado\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_a\(6));

-- Location: FF_X72_Y32_N7
\Subtractor|s_a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|s_resultado\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_a\(5));

-- Location: FF_X73_Y32_N11
\Subtractor|s_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|s_resultado\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_a\(1));

-- Location: FF_X73_Y32_N13
\Subtractor|s_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|s_resultado\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_a\(2));

-- Location: FF_X73_Y32_N19
\Subtractor|s_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|s_resultado\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_a\(0));

-- Location: LCCOMB_X72_Y32_N0
\Subtractor|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~0_combout\ = (\Subtractor|s_b\(0) & ((GND) # (!\Subtractor|s_a\(0)))) # (!\Subtractor|s_b\(0) & (\Subtractor|s_a\(0) $ (GND)))
-- \Subtractor|Add1~1\ = CARRY((\Subtractor|s_b\(0)) # (!\Subtractor|s_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(0),
	datab => \Subtractor|s_a\(0),
	datad => VCC,
	combout => \Subtractor|Add1~0_combout\,
	cout => \Subtractor|Add1~1\);

-- Location: LCCOMB_X72_Y32_N2
\Subtractor|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~2_combout\ = (\Subtractor|s_a\(1) & ((\Subtractor|s_b\(1) & (!\Subtractor|Add1~1\)) # (!\Subtractor|s_b\(1) & ((\Subtractor|Add1~1\) # (GND))))) # (!\Subtractor|s_a\(1) & ((\Subtractor|s_b\(1) & (\Subtractor|Add1~1\ & VCC)) # 
-- (!\Subtractor|s_b\(1) & (!\Subtractor|Add1~1\))))
-- \Subtractor|Add1~3\ = CARRY((\Subtractor|s_a\(1) & ((!\Subtractor|Add1~1\) # (!\Subtractor|s_b\(1)))) # (!\Subtractor|s_a\(1) & (!\Subtractor|s_b\(1) & !\Subtractor|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(1),
	datab => \Subtractor|s_b\(1),
	datad => VCC,
	cin => \Subtractor|Add1~1\,
	combout => \Subtractor|Add1~2_combout\,
	cout => \Subtractor|Add1~3\);

-- Location: LCCOMB_X72_Y32_N4
\Subtractor|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~4_combout\ = ((\Subtractor|s_b\(2) $ (\Subtractor|s_a\(2) $ (\Subtractor|Add1~3\)))) # (GND)
-- \Subtractor|Add1~5\ = CARRY((\Subtractor|s_b\(2) & ((!\Subtractor|Add1~3\) # (!\Subtractor|s_a\(2)))) # (!\Subtractor|s_b\(2) & (!\Subtractor|s_a\(2) & !\Subtractor|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(2),
	datab => \Subtractor|s_a\(2),
	datad => VCC,
	cin => \Subtractor|Add1~3\,
	combout => \Subtractor|Add1~4_combout\,
	cout => \Subtractor|Add1~5\);

-- Location: LCCOMB_X72_Y32_N6
\Subtractor|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~6_combout\ = (\Subtractor|s_b\(3) & ((\Subtractor|s_a\(2) & (!\Subtractor|Add1~5\)) # (!\Subtractor|s_a\(2) & (\Subtractor|Add1~5\ & VCC)))) # (!\Subtractor|s_b\(3) & ((\Subtractor|s_a\(2) & ((\Subtractor|Add1~5\) # (GND))) # 
-- (!\Subtractor|s_a\(2) & (!\Subtractor|Add1~5\))))
-- \Subtractor|Add1~7\ = CARRY((\Subtractor|s_b\(3) & (\Subtractor|s_a\(2) & !\Subtractor|Add1~5\)) # (!\Subtractor|s_b\(3) & ((\Subtractor|s_a\(2)) # (!\Subtractor|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(3),
	datab => \Subtractor|s_a\(2),
	datad => VCC,
	cin => \Subtractor|Add1~5\,
	combout => \Subtractor|Add1~6_combout\,
	cout => \Subtractor|Add1~7\);

-- Location: LCCOMB_X72_Y32_N8
\Subtractor|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~8_combout\ = ((\Subtractor|s_a\(1) $ (\Subtractor|s_b\(4) $ (\Subtractor|Add1~7\)))) # (GND)
-- \Subtractor|Add1~9\ = CARRY((\Subtractor|s_a\(1) & (\Subtractor|s_b\(4) & !\Subtractor|Add1~7\)) # (!\Subtractor|s_a\(1) & ((\Subtractor|s_b\(4)) # (!\Subtractor|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(1),
	datab => \Subtractor|s_b\(4),
	datad => VCC,
	cin => \Subtractor|Add1~7\,
	combout => \Subtractor|Add1~8_combout\,
	cout => \Subtractor|Add1~9\);

-- Location: LCCOMB_X72_Y32_N10
\Subtractor|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~10_combout\ = (\Subtractor|s_b\(5) & ((\Subtractor|s_a\(5) & (!\Subtractor|Add1~9\)) # (!\Subtractor|s_a\(5) & (\Subtractor|Add1~9\ & VCC)))) # (!\Subtractor|s_b\(5) & ((\Subtractor|s_a\(5) & ((\Subtractor|Add1~9\) # (GND))) # 
-- (!\Subtractor|s_a\(5) & (!\Subtractor|Add1~9\))))
-- \Subtractor|Add1~11\ = CARRY((\Subtractor|s_b\(5) & (\Subtractor|s_a\(5) & !\Subtractor|Add1~9\)) # (!\Subtractor|s_b\(5) & ((\Subtractor|s_a\(5)) # (!\Subtractor|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(5),
	datab => \Subtractor|s_a\(5),
	datad => VCC,
	cin => \Subtractor|Add1~9\,
	combout => \Subtractor|Add1~10_combout\,
	cout => \Subtractor|Add1~11\);

-- Location: LCCOMB_X72_Y32_N12
\Subtractor|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~12_combout\ = ((\Subtractor|s_a\(6) $ (\Subtractor|s_b\(6) $ (\Subtractor|Add1~11\)))) # (GND)
-- \Subtractor|Add1~13\ = CARRY((\Subtractor|s_a\(6) & (\Subtractor|s_b\(6) & !\Subtractor|Add1~11\)) # (!\Subtractor|s_a\(6) & ((\Subtractor|s_b\(6)) # (!\Subtractor|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(6),
	datab => \Subtractor|s_b\(6),
	datad => VCC,
	cin => \Subtractor|Add1~11\,
	combout => \Subtractor|Add1~12_combout\,
	cout => \Subtractor|Add1~13\);

-- Location: LCCOMB_X72_Y32_N14
\Subtractor|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add1~14_combout\ = \Subtractor|s_a\(6) $ (\Subtractor|Add1~13\ $ (!\Subtractor|s_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(6),
	datad => \Subtractor|s_b\(7),
	cin => \Subtractor|Add1~13\,
	combout => \Subtractor|Add1~14_combout\);

-- Location: LCCOMB_X72_Y33_N26
\Subtractor|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal0~0_combout\ = (\Subtractor|s_a\(5) & (\Subtractor|s_a\(0) & (\Subtractor|s_a\(1) & \Subtractor|s_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(5),
	datab => \Subtractor|s_a\(0),
	datac => \Subtractor|s_a\(1),
	datad => \Subtractor|s_a\(2),
	combout => \Subtractor|Equal0~0_combout\);

-- Location: LCCOMB_X72_Y33_N12
\Subtractor|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal0~1_combout\ = (\Subtractor|s_a\(6) & \Subtractor|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|s_a\(6),
	datac => \Subtractor|Equal0~0_combout\,
	combout => \Subtractor|Equal0~1_combout\);

-- Location: FF_X75_Y32_N15
\AtribuidorValor2|reset_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \AtribuidorValor2|Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AtribuidorValor2|reset_sub~q\);

-- Location: LCCOMB_X69_Y32_N28
\Subtractor|s_change~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|s_change~0_combout\ = (\Subtractor|Equal0~1_combout\ & (((\Subtractor|s_change~q\ & !\AtribuidorValor2|reset_sub~q\)))) # (!\Subtractor|Equal0~1_combout\ & ((\Comparador|s_currentState.stateopen~q\) # ((\Subtractor|s_change~q\ & 
-- !\AtribuidorValor2|reset_sub~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal0~1_combout\,
	datab => \Comparador|s_currentState.stateopen~q\,
	datac => \Subtractor|s_change~q\,
	datad => \AtribuidorValor2|reset_sub~q\,
	combout => \Subtractor|s_change~0_combout\);

-- Location: FF_X69_Y32_N29
\Subtractor|s_change\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|s_change~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_change~q\);

-- Location: LCCOMB_X72_Y32_N16
\Subtractor|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~0_combout\ = (\Subtractor|s_b\(0) & (\Subtractor|s_a\(0) $ (VCC))) # (!\Subtractor|s_b\(0) & ((\Subtractor|s_a\(0)) # (GND)))
-- \Subtractor|Add2~1\ = CARRY((\Subtractor|s_a\(0)) # (!\Subtractor|s_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(0),
	datab => \Subtractor|s_a\(0),
	datad => VCC,
	combout => \Subtractor|Add2~0_combout\,
	cout => \Subtractor|Add2~1\);

-- Location: LCCOMB_X72_Y32_N18
\Subtractor|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~3_combout\ = (\Subtractor|s_a\(1) & ((\Subtractor|s_b\(1) & (!\Subtractor|Add2~1\)) # (!\Subtractor|s_b\(1) & (\Subtractor|Add2~1\ & VCC)))) # (!\Subtractor|s_a\(1) & ((\Subtractor|s_b\(1) & ((\Subtractor|Add2~1\) # (GND))) # 
-- (!\Subtractor|s_b\(1) & (!\Subtractor|Add2~1\))))
-- \Subtractor|Add2~4\ = CARRY((\Subtractor|s_a\(1) & (\Subtractor|s_b\(1) & !\Subtractor|Add2~1\)) # (!\Subtractor|s_a\(1) & ((\Subtractor|s_b\(1)) # (!\Subtractor|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(1),
	datab => \Subtractor|s_b\(1),
	datad => VCC,
	cin => \Subtractor|Add2~1\,
	combout => \Subtractor|Add2~3_combout\,
	cout => \Subtractor|Add2~4\);

-- Location: LCCOMB_X72_Y32_N20
\Subtractor|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~6_combout\ = ((\Subtractor|s_b\(2) $ (\Subtractor|s_a\(2) $ (\Subtractor|Add2~4\)))) # (GND)
-- \Subtractor|Add2~7\ = CARRY((\Subtractor|s_b\(2) & (\Subtractor|s_a\(2) & !\Subtractor|Add2~4\)) # (!\Subtractor|s_b\(2) & ((\Subtractor|s_a\(2)) # (!\Subtractor|Add2~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(2),
	datab => \Subtractor|s_a\(2),
	datad => VCC,
	cin => \Subtractor|Add2~4\,
	combout => \Subtractor|Add2~6_combout\,
	cout => \Subtractor|Add2~7\);

-- Location: LCCOMB_X72_Y32_N22
\Subtractor|Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~9_combout\ = (\Subtractor|s_b\(3) & ((\Subtractor|s_a\(2) & (!\Subtractor|Add2~7\)) # (!\Subtractor|s_a\(2) & ((\Subtractor|Add2~7\) # (GND))))) # (!\Subtractor|s_b\(3) & ((\Subtractor|s_a\(2) & (\Subtractor|Add2~7\ & VCC)) # 
-- (!\Subtractor|s_a\(2) & (!\Subtractor|Add2~7\))))
-- \Subtractor|Add2~10\ = CARRY((\Subtractor|s_b\(3) & ((!\Subtractor|Add2~7\) # (!\Subtractor|s_a\(2)))) # (!\Subtractor|s_b\(3) & (!\Subtractor|s_a\(2) & !\Subtractor|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(3),
	datab => \Subtractor|s_a\(2),
	datad => VCC,
	cin => \Subtractor|Add2~7\,
	combout => \Subtractor|Add2~9_combout\,
	cout => \Subtractor|Add2~10\);

-- Location: LCCOMB_X72_Y32_N24
\Subtractor|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~12_combout\ = ((\Subtractor|s_a\(1) $ (\Subtractor|s_b\(4) $ (\Subtractor|Add2~10\)))) # (GND)
-- \Subtractor|Add2~13\ = CARRY((\Subtractor|s_a\(1) & ((!\Subtractor|Add2~10\) # (!\Subtractor|s_b\(4)))) # (!\Subtractor|s_a\(1) & (!\Subtractor|s_b\(4) & !\Subtractor|Add2~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(1),
	datab => \Subtractor|s_b\(4),
	datad => VCC,
	cin => \Subtractor|Add2~10\,
	combout => \Subtractor|Add2~12_combout\,
	cout => \Subtractor|Add2~13\);

-- Location: LCCOMB_X72_Y32_N26
\Subtractor|Add2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~15_combout\ = (\Subtractor|s_b\(5) & ((\Subtractor|s_a\(5) & (!\Subtractor|Add2~13\)) # (!\Subtractor|s_a\(5) & ((\Subtractor|Add2~13\) # (GND))))) # (!\Subtractor|s_b\(5) & ((\Subtractor|s_a\(5) & (\Subtractor|Add2~13\ & VCC)) # 
-- (!\Subtractor|s_a\(5) & (!\Subtractor|Add2~13\))))
-- \Subtractor|Add2~16\ = CARRY((\Subtractor|s_b\(5) & ((!\Subtractor|Add2~13\) # (!\Subtractor|s_a\(5)))) # (!\Subtractor|s_b\(5) & (!\Subtractor|s_a\(5) & !\Subtractor|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_b\(5),
	datab => \Subtractor|s_a\(5),
	datad => VCC,
	cin => \Subtractor|Add2~13\,
	combout => \Subtractor|Add2~15_combout\,
	cout => \Subtractor|Add2~16\);

-- Location: LCCOMB_X72_Y32_N28
\Subtractor|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~18_combout\ = ((\Subtractor|s_a\(6) $ (\Subtractor|s_b\(6) $ (\Subtractor|Add2~16\)))) # (GND)
-- \Subtractor|Add2~19\ = CARRY((\Subtractor|s_a\(6) & ((!\Subtractor|Add2~16\) # (!\Subtractor|s_b\(6)))) # (!\Subtractor|s_a\(6) & (!\Subtractor|s_b\(6) & !\Subtractor|Add2~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(6),
	datab => \Subtractor|s_b\(6),
	datad => VCC,
	cin => \Subtractor|Add2~16\,
	combout => \Subtractor|Add2~18_combout\,
	cout => \Subtractor|Add2~19\);

-- Location: LCCOMB_X72_Y32_N30
\Subtractor|Add2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~21_combout\ = \Subtractor|s_a\(6) $ (\Subtractor|Add2~19\ $ (!\Subtractor|s_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|s_a\(6),
	datad => \Subtractor|s_b\(7),
	cin => \Subtractor|Add2~19\,
	combout => \Subtractor|Add2~21_combout\);

-- Location: LCCOMB_X69_Y32_N18
\Subtractor|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~23_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & (\Subtractor|Add1~14_combout\)) # (!\Subtractor|s_change~q\ & ((\Subtractor|Add2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Add1~14_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add2~21_combout\,
	datad => \Subtractor|Equal0~1_combout\,
	combout => \Subtractor|Add2~23_combout\);

-- Location: FF_X69_Y32_N19
\Subtractor|s_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(7));

-- Location: LCCOMB_X80_Y33_N22
\Subtractor|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~3_combout\ = (!\Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_5~14_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_5~6_combout\,
	combout => \Subtractor|Equal1~3_combout\);

-- Location: LCCOMB_X81_Y33_N20
\Subtractor|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~4_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\) # ((\Bin2Dec|cnt\(0)) # (\Subtractor|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~101_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datac => \Bin2Dec|cnt\(0),
	datad => \Subtractor|Equal1~3_combout\,
	combout => \Subtractor|Equal1~4_combout\);

-- Location: LCCOMB_X81_Y33_N22
\Subtractor|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~5_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\) # ((\Subtractor|Equal1~4_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datac => \Subtractor|Equal1~4_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~97_combout\,
	combout => \Subtractor|Equal1~5_combout\);

-- Location: LCCOMB_X81_Y33_N28
\Subtractor|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~6_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\) # ((\Subtractor|Equal1~5_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[50]~115_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[49]~121_combout\,
	datac => \Subtractor|Equal1~5_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[51]~114_combout\,
	combout => \Subtractor|Equal1~6_combout\);

-- Location: LCCOMB_X81_Y33_N24
\Subtractor|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~7_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\) # ((\Subtractor|Equal1~6_combout\) # ((\Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\) # 
-- (\Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[52]~113_combout\,
	datab => \Subtractor|Equal1~6_combout\,
	datac => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[53]~112_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|StageOut[54]~111_combout\,
	combout => \Subtractor|Equal1~7_combout\);

-- Location: LCCOMB_X81_Y33_N16
\Subtractor|Mod0|auto_generated|divider|divider|op_6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ = \Subtractor|Mod0|auto_generated|divider|divider|op_6~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Subtractor|Mod0|auto_generated|divider|divider|op_6~15\,
	combout => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\);

-- Location: LCCOMB_X66_Y36_N14
\Subtractor|res~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~8_combout\ = (\Subtractor|s_r\(7) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(7),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~8_combout\);

-- Location: LCCOMB_X66_Y36_N22
\Subtractor|res[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res[7]~1_combout\ = (\AtribuidorValor2|reset_sub~q\) # ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & (!\Subtractor|Equal1~7_combout\)) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- ((!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~7_combout\,
	datab => \AtribuidorValor2|reset_sub~q\,
	datac => \Subtractor|Equal1~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res[7]~1_combout\);

-- Location: FF_X66_Y36_N15
\Subtractor|res[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~8_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(7));

-- Location: FF_X69_Y43_N5
\StockMoedas|s_troco[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(7));

-- Location: LCCOMB_X69_Y32_N12
\Subtractor|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~20_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & (\Subtractor|Add1~12_combout\)) # (!\Subtractor|s_change~q\ & ((\Subtractor|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Add1~12_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add2~18_combout\,
	datad => \Subtractor|Equal0~1_combout\,
	combout => \Subtractor|Add2~20_combout\);

-- Location: FF_X69_Y32_N13
\Subtractor|s_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(6));

-- Location: LCCOMB_X66_Y36_N12
\Subtractor|res~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~7_combout\ = (\Subtractor|s_r\(6) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(6),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~7_combout\);

-- Location: FF_X66_Y36_N13
\Subtractor|res[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~7_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(6));

-- Location: FF_X69_Y43_N23
\StockMoedas|s_troco[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(6));

-- Location: LCCOMB_X69_Y32_N22
\Subtractor|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~17_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & (\Subtractor|Add1~10_combout\)) # (!\Subtractor|s_change~q\ & ((\Subtractor|Add2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal0~1_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add1~10_combout\,
	datad => \Subtractor|Add2~15_combout\,
	combout => \Subtractor|Add2~17_combout\);

-- Location: FF_X69_Y32_N23
\Subtractor|s_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(5));

-- Location: LCCOMB_X66_Y36_N6
\Subtractor|res~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~6_combout\ = (\Subtractor|s_r\(5) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(5),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~6_combout\);

-- Location: FF_X66_Y36_N7
\Subtractor|res[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~6_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(5));

-- Location: FF_X69_Y43_N21
\StockMoedas|s_troco[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(5));

-- Location: LCCOMB_X69_Y43_N24
\StockMoedas|Div0|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\ = \StockMoedas|s_troco\(5) $ (VCC)
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~1\ = CARRY(\StockMoedas|s_troco\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|s_troco\(5),
	datad => VCC,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X69_Y43_N26
\StockMoedas|Div0|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\ = (\StockMoedas|s_troco\(6) & (\StockMoedas|Div0|auto_generated|divider|divider|op_1~1\ & VCC)) # (!\StockMoedas|s_troco\(6) & (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~1\))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~3\ = CARRY((!\StockMoedas|s_troco\(6) & !\StockMoedas|Div0|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(6),
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_1~1\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X69_Y43_N28
\StockMoedas|Div0|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\ = (\StockMoedas|s_troco\(7) & (\StockMoedas|Div0|auto_generated|divider|divider|op_1~3\ $ (GND))) # (!\StockMoedas|s_troco\(7) & (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~3\ & 
-- VCC))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~5\ = CARRY((\StockMoedas|s_troco\(7) & !\StockMoedas|Div0|auto_generated|divider|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(7),
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_1~3\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X69_Y43_N30
\StockMoedas|Div0|auto_generated|divider|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_1~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_1~5\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\);

-- Location: LCCOMB_X69_Y43_N22
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & \StockMoedas|s_troco\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datab => \StockMoedas|s_troco\(7),
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\);

-- Location: LCCOMB_X69_Y43_N20
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\);

-- Location: LCCOMB_X69_Y43_N4
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\ = (\StockMoedas|s_troco\(6) & \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(6),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\);

-- Location: LCCOMB_X69_Y43_N0
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\);

-- Location: LCCOMB_X70_Y43_N4
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\);

-- Location: LCCOMB_X69_Y43_N18
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\ = (\StockMoedas|s_troco\(5) & \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|s_troco\(5),
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\);

-- Location: LCCOMB_X69_Y32_N4
\Subtractor|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~14_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & ((\Subtractor|Add1~8_combout\))) # (!\Subtractor|s_change~q\ & (\Subtractor|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Add2~12_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add1~8_combout\,
	datad => \Subtractor|Equal0~1_combout\,
	combout => \Subtractor|Add2~14_combout\);

-- Location: FF_X69_Y32_N5
\Subtractor|s_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(4));

-- Location: LCCOMB_X66_Y36_N20
\Subtractor|res~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~5_combout\ = (\Subtractor|s_r\(4) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(4),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~5_combout\);

-- Location: FF_X66_Y36_N21
\Subtractor|res[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~5_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(4));

-- Location: FF_X69_Y43_N1
\StockMoedas|s_troco[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(4));

-- Location: LCCOMB_X69_Y43_N6
\StockMoedas|Div0|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\ = \StockMoedas|s_troco\(4) $ (VCC)
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~1\ = CARRY(\StockMoedas|s_troco\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|s_troco\(4),
	datad => VCC,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X69_Y43_N8
\StockMoedas|Div0|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~1\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_2~1\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~3\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~77_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[16]~76_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_2~1\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X69_Y43_N10
\StockMoedas|Div0|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~3\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_2~3\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\)))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~5\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|op_2~3\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~74_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[17]~75_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_2~3\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X69_Y43_N12
\StockMoedas|Div0|auto_generated|divider|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~5\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_2~5\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~7\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~72_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[18]~73_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_2~5\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~7\);

-- Location: LCCOMB_X69_Y43_N14
\StockMoedas|Div0|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ = \StockMoedas|Div0|auto_generated|divider|divider|op_2~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_2~7\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X69_Y43_N16
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & (\StockMoedas|s_troco\(7))) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datab => \StockMoedas|s_troco\(7),
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~4_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\);

-- Location: LCCOMB_X69_Y42_N20
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\);

-- Location: LCCOMB_X69_Y43_N2
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & ((\StockMoedas|s_troco\(6)))) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & (\StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_1~2_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datad => \StockMoedas|s_troco\(6),
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\);

-- Location: LCCOMB_X69_Y42_N18
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\);

-- Location: LCCOMB_X69_Y42_N24
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\);

-- Location: LCCOMB_X70_Y43_N26
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & (\StockMoedas|s_troco\(5))) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	datac => \StockMoedas|s_troco\(5),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~0_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\);

-- Location: LCCOMB_X70_Y43_N24
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\);

-- Location: LCCOMB_X70_Y43_N30
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\ = (\StockMoedas|s_troco\(4) & \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|s_troco\(4),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\);

-- Location: LCCOMB_X69_Y32_N10
\Subtractor|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~11_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & ((\Subtractor|Add1~6_combout\))) # (!\Subtractor|s_change~q\ & (\Subtractor|Add2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Add2~9_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add1~6_combout\,
	datad => \Subtractor|Equal0~1_combout\,
	combout => \Subtractor|Add2~11_combout\);

-- Location: FF_X69_Y32_N11
\Subtractor|s_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(3));

-- Location: LCCOMB_X66_Y36_N26
\Subtractor|res~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~4_combout\ = (\Subtractor|s_r\(3) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(3),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~4_combout\);

-- Location: FF_X66_Y36_N27
\Subtractor|res[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~4_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(3));

-- Location: FF_X69_Y38_N17
\StockMoedas|s_troco[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(3));

-- Location: LCCOMB_X69_Y42_N2
\StockMoedas|Div0|auto_generated|divider|divider|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\ = \StockMoedas|s_troco\(3) $ (VCC)
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~1\ = CARRY(\StockMoedas|s_troco\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(3),
	datad => VCC,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X69_Y42_N4
\StockMoedas|Div0|auto_generated|divider|divider|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~1\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~1\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~3\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~82_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[24]~81_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_3~1\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X69_Y42_N6
\StockMoedas|Div0|auto_generated|divider|divider|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~3\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~3\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\)))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~5\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|op_3~3\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~80_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_3~3\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X69_Y42_N8
\StockMoedas|Div0|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~5\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~5\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~7\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~79_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_3~5\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X69_Y42_N10
\StockMoedas|Div0|auto_generated|divider|divider|op_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~7\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\))))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~7\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\) # (GND))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~9\ = CARRY((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\) # ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~78_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_3~7\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X69_Y42_N12
\StockMoedas|Div0|auto_generated|divider|divider|op_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_3~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_3~9\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\);

-- Location: LCCOMB_X69_Y42_N16
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_2~6_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[27]~116_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\);

-- Location: LCCOMB_X70_Y42_N28
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\);

-- Location: LCCOMB_X70_Y42_N6
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\);

-- Location: LCCOMB_X69_Y42_N22
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_2~4_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[26]~117_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\);

-- Location: LCCOMB_X69_Y42_N0
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\) # 
-- ((!\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[25]~118_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~2_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\);

-- Location: LCCOMB_X70_Y42_N8
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\);

-- Location: LCCOMB_X69_Y42_N26
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\);

-- Location: LCCOMB_X70_Y43_N12
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ & (\StockMoedas|s_troco\(4))) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|s_troco\(4),
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_2~0_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\);

-- Location: LCCOMB_X69_Y42_N14
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\);

-- Location: LCCOMB_X69_Y42_N28
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\ = (\StockMoedas|s_troco\(3) & \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(3),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\);

-- Location: LCCOMB_X69_Y32_N8
\Subtractor|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~8_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & (\Subtractor|Add1~4_combout\)) # (!\Subtractor|s_change~q\ & ((\Subtractor|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal0~1_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add1~4_combout\,
	datad => \Subtractor|Add2~6_combout\,
	combout => \Subtractor|Add2~8_combout\);

-- Location: FF_X69_Y32_N9
\Subtractor|s_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(2));

-- Location: LCCOMB_X66_Y36_N28
\Subtractor|res~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~3_combout\ = (\Subtractor|s_r\(2) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(2),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~3_combout\);

-- Location: FF_X66_Y36_N29
\Subtractor|res[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~3_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(2));

-- Location: LCCOMB_X70_Y40_N4
\StockMoedas|s_troco[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|s_troco[2]~feeder_combout\ = \Subtractor|res\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Subtractor|res\(2),
	combout => \StockMoedas|s_troco[2]~feeder_combout\);

-- Location: FF_X70_Y40_N5
\StockMoedas|s_troco[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|s_troco[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(2));

-- Location: LCCOMB_X70_Y42_N14
\StockMoedas|Div0|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\ = \StockMoedas|s_troco\(2) $ (VCC)
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~1\ = CARRY(\StockMoedas|s_troco\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(2),
	datad => VCC,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X70_Y42_N16
\StockMoedas|Div0|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~1\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~1\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~3\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~88_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_4~1\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X70_Y42_N18
\StockMoedas|Div0|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~3\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~3\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\)))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~5\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|op_4~3\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_4~3\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X70_Y42_N20
\StockMoedas|Div0|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~5\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~5\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~7\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~85_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_4~5\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X70_Y42_N22
\StockMoedas|Div0|auto_generated|divider|divider|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~7\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\))))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~7\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\) # (GND))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~9\ = CARRY((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\) # ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~84_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_4~7\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~9\);

-- Location: LCCOMB_X70_Y42_N24
\StockMoedas|Div0|auto_generated|divider|divider|op_4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~9\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~9\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~11\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~83_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_4~9\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~11\);

-- Location: LCCOMB_X70_Y42_N26
\StockMoedas|Div0|auto_generated|divider|divider|op_4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ = \StockMoedas|Div0|auto_generated|divider|divider|op_4~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_4~11\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\);

-- Location: LCCOMB_X70_Y42_N10
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_3~8_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[36]~104_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\);

-- Location: LCCOMB_X70_Y42_N30
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X70_Y42_N0
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_3~6_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[35]~105_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\);

-- Location: LCCOMB_X70_Y44_N4
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\);

-- Location: LCCOMB_X70_Y42_N4
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\);

-- Location: LCCOMB_X70_Y42_N12
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[34]~106_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_3~4_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\);

-- Location: LCCOMB_X70_Y43_N22
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\ = (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\);

-- Location: LCCOMB_X70_Y43_N0
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[33]~119_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_3~2_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\);

-- Location: LCCOMB_X69_Y42_N30
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & (\StockMoedas|s_troco\(3))) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	datab => \StockMoedas|s_troco\(3),
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X70_Y44_N2
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\);

-- Location: LCCOMB_X70_Y44_N30
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\);

-- Location: LCCOMB_X70_Y44_N24
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ = (\StockMoedas|s_troco\(2) & \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|s_troco\(2),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\);

-- Location: LCCOMB_X69_Y32_N26
\Subtractor|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~5_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & ((\Subtractor|Add1~2_combout\))) # (!\Subtractor|s_change~q\ & (\Subtractor|Add2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Add2~3_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add1~2_combout\,
	datad => \Subtractor|Equal0~1_combout\,
	combout => \Subtractor|Add2~5_combout\);

-- Location: FF_X69_Y32_N27
\Subtractor|s_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(1));

-- Location: LCCOMB_X66_Y36_N10
\Subtractor|res~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~2_combout\ = (\Subtractor|s_r\(1) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((!\Subtractor|Equal1~7_combout\))) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- (!\Subtractor|Equal1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~2_combout\,
	datab => \Subtractor|s_r\(1),
	datac => \Subtractor|Equal1~7_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|res~2_combout\);

-- Location: FF_X66_Y36_N11
\Subtractor|res[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~2_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(1));

-- Location: FF_X70_Y44_N9
\StockMoedas|s_troco[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|s_troco\(1));

-- Location: LCCOMB_X70_Y44_N8
\StockMoedas|Div0|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~0_combout\ = \StockMoedas|s_troco\(1) $ (VCC)
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~1\ = CARRY(\StockMoedas|s_troco\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|s_troco\(1),
	datad => VCC,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~0_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X70_Y44_N10
\StockMoedas|Div0|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~2_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~1\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~1\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~3\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~95_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[40]~94_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~1\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~2_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X70_Y44_N12
\StockMoedas|Div0|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~4_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~3\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~3\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\)))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~5\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|op_5~3\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~93_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~3\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~4_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X70_Y44_N14
\StockMoedas|Div0|auto_generated|divider|divider|op_5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~6_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~5\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~5\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~7\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~92_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~5\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~6_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~7\);

-- Location: LCCOMB_X70_Y44_N16
\StockMoedas|Div0|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~8_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~7\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\))))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~7\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\) # (GND))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~9\ = CARRY((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\) # ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~7\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~8_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~9\);

-- Location: LCCOMB_X70_Y44_N18
\StockMoedas|Div0|auto_generated|divider|divider|op_5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~10_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~9\ & (((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\)))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~9\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\ & 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\)))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~11\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\ & 
-- !\StockMoedas|Div0|auto_generated|divider|divider|op_5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~9\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~10_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~11\);

-- Location: LCCOMB_X70_Y44_N20
\StockMoedas|Div0|auto_generated|divider|divider|op_5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~12_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~11\ & ((((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\) # 
-- (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\))))) # (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~11\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\) # (GND))))
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~13\ = CARRY((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\) # ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => VCC,
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~11\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~12_combout\,
	cout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~13\);

-- Location: LCCOMB_X70_Y44_N22
\StockMoedas|Div0|auto_generated|divider|divider|op_5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_5~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \StockMoedas|Div0|auto_generated|divider|divider|op_5~13\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\);

-- Location: LCCOMB_X70_Y43_N2
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~111_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[45]~107_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~10_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~111_combout\);

-- Location: LCCOMB_X69_Y44_N8
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~96_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~12_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~96_combout\);

-- Location: LCCOMB_X70_Y44_N6
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~112_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[44]~108_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_4~8_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~112_combout\);

-- Location: LCCOMB_X69_Y44_N2
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~97_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~10_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_5~10_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~97_combout\);

-- Location: LCCOMB_X70_Y42_N2
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~113_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[43]~109_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_4~6_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~113_combout\);

-- Location: LCCOMB_X69_Y44_N4
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~98_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~8_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_5~8_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~98_combout\);

-- Location: LCCOMB_X70_Y43_N16
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~114_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\) # 
-- ((!\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[42]~110_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~4_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~114_combout\);

-- Location: LCCOMB_X70_Y44_N28
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~99_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~6_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_5~6_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~99_combout\);

-- Location: LCCOMB_X69_Y44_N6
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~4_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~4_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X70_Y44_N0
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~115_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- ((\StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_4~2_combout\,
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~115_combout\);

-- Location: LCCOMB_X69_Y44_N12
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~101_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~2_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~2_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~101_combout\);

-- Location: LCCOMB_X70_Y44_N26
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~121_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & ((\StockMoedas|s_troco\(2)))) # 
-- (!\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\ & (\StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|op_4~0_combout\,
	datac => \StockMoedas|s_troco\(2),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~121_combout\);

-- Location: LCCOMB_X69_Y44_N10
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ = (\StockMoedas|s_troco\(1) & \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|s_troco\(1),
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X69_Y44_N0
\StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~103_combout\ = (\StockMoedas|Div0|auto_generated|divider|divider|op_5~0_combout\ & !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_5~0_combout\,
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~103_combout\);

-- Location: LCCOMB_X69_Y32_N20
\Subtractor|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Add2~2_combout\ = (\Subtractor|Equal0~1_combout\) # ((\Subtractor|s_change~q\ & ((\Subtractor|Add1~0_combout\))) # (!\Subtractor|s_change~q\ & (\Subtractor|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Add2~0_combout\,
	datab => \Subtractor|s_change~q\,
	datac => \Subtractor|Add1~0_combout\,
	datad => \Subtractor|Equal0~1_combout\,
	combout => \Subtractor|Add2~2_combout\);

-- Location: FF_X69_Y32_N21
\Subtractor|s_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|s_r\(0));

-- Location: LCCOMB_X66_Y36_N8
\Subtractor|res~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|res~0_combout\ = (\Subtractor|s_r\(0) & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & (!\Subtractor|Equal1~7_combout\)) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- ((!\Subtractor|Equal1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~7_combout\,
	datab => \Subtractor|s_r\(0),
	datac => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	datad => \Subtractor|Equal1~2_combout\,
	combout => \Subtractor|res~0_combout\);

-- Location: FF_X66_Y36_N9
\Subtractor|res[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|res~0_combout\,
	ena => \Subtractor|res[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|res\(0));

-- Location: FF_X75_Y37_N13
\Bin2Dec|unidades[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Subtractor|res\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(0));

-- Location: LCCOMB_X69_Y44_N14
\StockMoedas|count2[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~2_cout\ = CARRY(\Bin2Dec|unidades\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|unidades\(0),
	datad => VCC,
	cout => \StockMoedas|count2[0]~2_cout\);

-- Location: LCCOMB_X69_Y44_N16
\StockMoedas|count2[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~4_cout\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~103_combout\ & !\StockMoedas|count2[0]~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~2_cout\,
	cout => \StockMoedas|count2[0]~4_cout\);

-- Location: LCCOMB_X69_Y44_N18
\StockMoedas|count2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~6_cout\ = CARRY((!\StockMoedas|count2[0]~4_cout\ & ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~101_combout\) # (\StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~101_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[49]~121_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~4_cout\,
	cout => \StockMoedas|count2[0]~6_cout\);

-- Location: LCCOMB_X69_Y44_N20
\StockMoedas|count2[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~8_cout\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~100_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~115_combout\ & !\StockMoedas|count2[0]~6_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[50]~115_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~6_cout\,
	cout => \StockMoedas|count2[0]~8_cout\);

-- Location: LCCOMB_X69_Y44_N22
\StockMoedas|count2[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~10_cout\ = CARRY((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~114_combout\) # ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~99_combout\) # (!\StockMoedas|count2[0]~8_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~114_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[51]~99_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~8_cout\,
	cout => \StockMoedas|count2[0]~10_cout\);

-- Location: LCCOMB_X69_Y44_N24
\StockMoedas|count2[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~12_cout\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~113_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~98_combout\ & !\StockMoedas|count2[0]~10_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~113_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[52]~98_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~10_cout\,
	cout => \StockMoedas|count2[0]~12_cout\);

-- Location: LCCOMB_X69_Y44_N26
\StockMoedas|count2[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~14_cout\ = CARRY((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~112_combout\) # ((\StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~97_combout\) # (!\StockMoedas|count2[0]~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~112_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[53]~97_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~12_cout\,
	cout => \StockMoedas|count2[0]~14_cout\);

-- Location: LCCOMB_X69_Y44_N28
\StockMoedas|count2[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~16_cout\ = CARRY((!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~111_combout\ & (!\StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~96_combout\ & !\StockMoedas|count2[0]~14_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~111_combout\,
	datab => \StockMoedas|Div0|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datad => VCC,
	cin => \StockMoedas|count2[0]~14_cout\,
	cout => \StockMoedas|count2[0]~16_cout\);

-- Location: LCCOMB_X69_Y44_N30
\StockMoedas|count2[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[0]~17_combout\ = !\StockMoedas|count2[0]~16_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \StockMoedas|count2[0]~16_cout\,
	combout => \StockMoedas|count2[0]~17_combout\);

-- Location: FF_X69_Y44_N31
\StockMoedas|count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|count2[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|count2\(0));

-- Location: FF_X81_Y52_N5
\StockMoedas|stock2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(0));

-- Location: LCCOMB_X81_Y52_N4
\StockMoedas|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~0_combout\ = (\StockMoedas|count2\(0) & (\StockMoedas|stock2\(0) $ (VCC))) # (!\StockMoedas|count2\(0) & ((\StockMoedas|stock2\(0)) # (GND)))
-- \StockMoedas|Add0~1\ = CARRY((\StockMoedas|stock2\(0)) # (!\StockMoedas|count2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|count2\(0),
	datab => \StockMoedas|stock2\(0),
	datad => VCC,
	combout => \StockMoedas|Add0~0_combout\,
	cout => \StockMoedas|Add0~1\);

-- Location: LCCOMB_X80_Y36_N8
\delay|cnt2[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[1]~7_combout\ = (\Bin2Dec|cnt\(0) & (\Bin2Dec|cnt\(1) $ (VCC))) # (!\Bin2Dec|cnt\(0) & (\Bin2Dec|cnt\(1) & VCC))
-- \delay|cnt2[1]~8\ = CARRY((\Bin2Dec|cnt\(0) & \Bin2Dec|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(0),
	datab => \Bin2Dec|cnt\(1),
	datad => VCC,
	combout => \delay|cnt2[1]~7_combout\,
	cout => \delay|cnt2[1]~8\);

-- Location: LCCOMB_X80_Y36_N10
\delay|cnt2[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[2]~10_combout\ = (\Bin2Dec|cnt\(2) & (\delay|cnt2[1]~8\ & VCC)) # (!\Bin2Dec|cnt\(2) & (!\delay|cnt2[1]~8\))
-- \delay|cnt2[2]~11\ = CARRY((!\Bin2Dec|cnt\(2) & !\delay|cnt2[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(2),
	datad => VCC,
	cin => \delay|cnt2[1]~8\,
	combout => \delay|cnt2[2]~10_combout\,
	cout => \delay|cnt2[2]~11\);

-- Location: LCCOMB_X80_Y36_N12
\delay|cnt2[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[3]~12_combout\ = (\Bin2Dec|cnt\(3) & (\delay|cnt2[2]~11\ $ (GND))) # (!\Bin2Dec|cnt\(3) & (!\delay|cnt2[2]~11\ & VCC))
-- \delay|cnt2[3]~13\ = CARRY((\Bin2Dec|cnt\(3) & !\delay|cnt2[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(3),
	datad => VCC,
	cin => \delay|cnt2[2]~11\,
	combout => \delay|cnt2[3]~12_combout\,
	cout => \delay|cnt2[3]~13\);

-- Location: LCCOMB_X80_Y36_N14
\delay|cnt2[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[4]~14_combout\ = (\Bin2Dec|cnt\(4) & (!\delay|cnt2[3]~13\)) # (!\Bin2Dec|cnt\(4) & ((\delay|cnt2[3]~13\) # (GND)))
-- \delay|cnt2[4]~15\ = CARRY((!\delay|cnt2[3]~13\) # (!\Bin2Dec|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(4),
	datad => VCC,
	cin => \delay|cnt2[3]~13\,
	combout => \delay|cnt2[4]~14_combout\,
	cout => \delay|cnt2[4]~15\);

-- Location: LCCOMB_X80_Y36_N16
\delay|cnt2[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[5]~16_combout\ = (\Bin2Dec|cnt\(5) & (\delay|cnt2[4]~15\ $ (GND))) # (!\Bin2Dec|cnt\(5) & (!\delay|cnt2[4]~15\ & VCC))
-- \delay|cnt2[5]~17\ = CARRY((\Bin2Dec|cnt\(5) & !\delay|cnt2[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(5),
	datad => VCC,
	cin => \delay|cnt2[4]~15\,
	combout => \delay|cnt2[5]~16_combout\,
	cout => \delay|cnt2[5]~17\);

-- Location: LCCOMB_X80_Y36_N18
\delay|cnt2[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[6]~18_combout\ = (\Bin2Dec|cnt\(6) & (!\delay|cnt2[5]~17\)) # (!\Bin2Dec|cnt\(6) & ((\delay|cnt2[5]~17\) # (GND)))
-- \delay|cnt2[6]~19\ = CARRY((!\delay|cnt2[5]~17\) # (!\Bin2Dec|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(6),
	datad => VCC,
	cin => \delay|cnt2[5]~17\,
	combout => \delay|cnt2[6]~18_combout\,
	cout => \delay|cnt2[6]~19\);

-- Location: LCCOMB_X80_Y36_N20
\delay|cnt2[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[7]~20_combout\ = \Bin2Dec|cnt\(7) $ (!\delay|cnt2[6]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(7),
	cin => \delay|cnt2[6]~19\,
	combout => \delay|cnt2[7]~20_combout\);

-- Location: LCCOMB_X72_Y33_N0
\Subtractor|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|Equal1~8_combout\ = (\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & (\Subtractor|Equal1~7_combout\)) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & ((\Subtractor|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|Equal1~7_combout\,
	datac => \Subtractor|Equal1~2_combout\,
	datad => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	combout => \Subtractor|Equal1~8_combout\);

-- Location: LCCOMB_X72_Y33_N2
\Subtractor|stock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|stock~0_combout\ = (\Subtractor|stock~q\ & (((\Subtractor|Equal1~8_combout\)))) # (!\Subtractor|stock~q\ & (\Comparador|s_currentState.stateopen~q\ & (!\Subtractor|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Comparador|s_currentState.stateopen~q\,
	datab => \Subtractor|Equal0~1_combout\,
	datac => \Subtractor|stock~q\,
	datad => \Subtractor|Equal1~8_combout\,
	combout => \Subtractor|stock~0_combout\);

-- Location: FF_X72_Y33_N3
\Subtractor|stock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|stock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|stock~q\);

-- Location: LCCOMB_X72_Y33_N28
\Subtractor|enableReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Subtractor|enableReg~0_combout\ = (\Subtractor|stock~q\ & ((\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & (!\Subtractor|Equal1~7_combout\)) # (!\Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\ & 
-- ((!\Subtractor|Equal1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|Equal1~7_combout\,
	datab => \Subtractor|Mod0|auto_generated|divider|divider|op_6~16_combout\,
	datac => \Subtractor|stock~q\,
	datad => \Subtractor|Equal1~2_combout\,
	combout => \Subtractor|enableReg~0_combout\);

-- Location: FF_X72_Y33_N29
\Subtractor|enableReg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Subtractor|enableReg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Subtractor|enableReg~q\);

-- Location: FF_X80_Y36_N5
\delay|cnt2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \delay|cnt2[7]~20_combout\,
	sload => VCC,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(7));

-- Location: FF_X80_Y36_N27
\delay|cnt2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \delay|cnt2[6]~18_combout\,
	sload => VCC,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(6));

-- Location: LCCOMB_X80_Y36_N26
\delay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|Equal0~3_combout\ = (\Bin2Dec|cnt\(7) & (\delay|cnt2\(7) & (\delay|cnt2\(6) $ (!\Bin2Dec|cnt\(6))))) # (!\Bin2Dec|cnt\(7) & (!\delay|cnt2\(7) & (\delay|cnt2\(6) $ (!\Bin2Dec|cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(7),
	datab => \delay|cnt2\(7),
	datac => \delay|cnt2\(6),
	datad => \Bin2Dec|cnt\(6),
	combout => \delay|Equal0~3_combout\);

-- Location: LCCOMB_X80_Y36_N28
\delay|cnt2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[2]~feeder_combout\ = \delay|cnt2[2]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \delay|cnt2[2]~10_combout\,
	combout => \delay|cnt2[2]~feeder_combout\);

-- Location: FF_X80_Y36_N29
\delay|cnt2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \delay|cnt2[2]~feeder_combout\,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(2));

-- Location: FF_X80_Y36_N31
\delay|cnt2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \delay|cnt2[3]~12_combout\,
	sload => VCC,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(3));

-- Location: LCCOMB_X80_Y36_N30
\delay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|Equal0~1_combout\ = (\delay|cnt2\(2) & (\Bin2Dec|cnt\(2) & (\delay|cnt2\(3) $ (!\Bin2Dec|cnt\(3))))) # (!\delay|cnt2\(2) & (!\Bin2Dec|cnt\(2) & (\delay|cnt2\(3) $ (!\Bin2Dec|cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \delay|cnt2\(2),
	datab => \Bin2Dec|cnt\(2),
	datac => \delay|cnt2\(3),
	datad => \Bin2Dec|cnt\(3),
	combout => \delay|Equal0~1_combout\);

-- Location: LCCOMB_X80_Y36_N6
\delay|cnt2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[4]~feeder_combout\ = \delay|cnt2[4]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \delay|cnt2[4]~14_combout\,
	combout => \delay|cnt2[4]~feeder_combout\);

-- Location: FF_X80_Y36_N7
\delay|cnt2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \delay|cnt2[4]~feeder_combout\,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(4));

-- Location: FF_X80_Y36_N23
\delay|cnt2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \delay|cnt2[5]~16_combout\,
	sload => VCC,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(5));

-- Location: LCCOMB_X80_Y36_N22
\delay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|Equal0~2_combout\ = (\delay|cnt2\(4) & (\Bin2Dec|cnt\(4) & (\delay|cnt2\(5) $ (!\Bin2Dec|cnt\(5))))) # (!\delay|cnt2\(4) & (!\Bin2Dec|cnt\(4) & (\delay|cnt2\(5) $ (!\Bin2Dec|cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \delay|cnt2\(4),
	datab => \Bin2Dec|cnt\(4),
	datac => \delay|cnt2\(5),
	datad => \Bin2Dec|cnt\(5),
	combout => \delay|Equal0~2_combout\);

-- Location: FF_X80_Y36_N1
\delay|cnt2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \delay|cnt2[1]~7_combout\,
	sload => VCC,
	ena => \Subtractor|enableReg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(1));

-- Location: LCCOMB_X80_Y36_N2
\delay|cnt2[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|cnt2[0]~9_combout\ = (\Subtractor|enableReg~q\ & ((!\Bin2Dec|cnt\(0)))) # (!\Subtractor|enableReg~q\ & (\delay|cnt2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|enableReg~q\,
	datab => \delay|cnt2\(0),
	datad => \Bin2Dec|cnt\(0),
	combout => \delay|cnt2[0]~9_combout\);

-- Location: FF_X80_Y36_N15
\delay|cnt2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \delay|cnt2[0]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|cnt2\(0));

-- Location: LCCOMB_X80_Y36_N0
\delay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|Equal0~0_combout\ = (\Bin2Dec|cnt\(1) & (\delay|cnt2\(1) & (\Bin2Dec|cnt\(0) $ (!\delay|cnt2\(0))))) # (!\Bin2Dec|cnt\(1) & (!\delay|cnt2\(1) & (\Bin2Dec|cnt\(0) $ (!\delay|cnt2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(1),
	datab => \Bin2Dec|cnt\(0),
	datac => \delay|cnt2\(1),
	datad => \delay|cnt2\(0),
	combout => \delay|Equal0~0_combout\);

-- Location: LCCOMB_X80_Y36_N24
\delay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \delay|Equal0~4_combout\ = (\delay|Equal0~3_combout\ & (\delay|Equal0~1_combout\ & (\delay|Equal0~2_combout\ & \delay|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \delay|Equal0~3_combout\,
	datab => \delay|Equal0~1_combout\,
	datac => \delay|Equal0~2_combout\,
	datad => \delay|Equal0~0_combout\,
	combout => \delay|Equal0~4_combout\);

-- Location: FF_X80_Y36_N25
\delay|out0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \delay|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \delay|out0~q\);

-- Location: LCCOMB_X82_Y52_N30
\StockMoedas|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~22_combout\ = (\StockMoedas|Add0~0_combout\ & \delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Add0~0_combout\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|Add0~22_combout\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X82_Y52_N18
\StockMoedas|stock[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|stock[4]~0_combout\ = (\SW[4]~input_o\) # (\delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[4]~input_o\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|stock[4]~0_combout\);

-- Location: FF_X82_Y52_N31
\StockMoedas|stock[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~22_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(0));

-- Location: FF_X81_Y52_N7
\StockMoedas|stock2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(1));

-- Location: LCCOMB_X73_Y44_N6
\StockMoedas|count2[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[1]~22_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_5~14_combout\,
	combout => \StockMoedas|count2[1]~22_combout\);

-- Location: FF_X73_Y44_N7
\StockMoedas|count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|count2[1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|count2\(1));

-- Location: LCCOMB_X81_Y52_N6
\StockMoedas|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~2_combout\ = (\StockMoedas|stock2\(1) & ((\StockMoedas|count2\(1) & ((\StockMoedas|Add0~1\) # (GND))) # (!\StockMoedas|count2\(1) & (!\StockMoedas|Add0~1\)))) # (!\StockMoedas|stock2\(1) & ((\StockMoedas|count2\(1) & 
-- (!\StockMoedas|Add0~1\)) # (!\StockMoedas|count2\(1) & (\StockMoedas|Add0~1\ & VCC))))
-- \StockMoedas|Add0~3\ = CARRY((\StockMoedas|stock2\(1) & ((\StockMoedas|count2\(1)) # (!\StockMoedas|Add0~1\))) # (!\StockMoedas|stock2\(1) & (\StockMoedas|count2\(1) & !\StockMoedas|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock2\(1),
	datab => \StockMoedas|count2\(1),
	datad => VCC,
	cin => \StockMoedas|Add0~1\,
	combout => \StockMoedas|Add0~2_combout\,
	cout => \StockMoedas|Add0~3\);

-- Location: LCCOMB_X82_Y52_N20
\StockMoedas|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~23_combout\ = (!\StockMoedas|Add0~2_combout\ & \delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Add0~2_combout\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|Add0~23_combout\);

-- Location: FF_X82_Y52_N21
\StockMoedas|stock[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~23_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(1));

-- Location: LCCOMB_X73_Y44_N8
\StockMoedas|count2[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[2]~21_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \StockMoedas|count2[2]~21_combout\);

-- Location: FF_X73_Y44_N9
\StockMoedas|count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|count2[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|count2\(2));

-- Location: FF_X81_Y52_N9
\StockMoedas|stock2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(2));

-- Location: LCCOMB_X81_Y52_N8
\StockMoedas|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~4_combout\ = ((\StockMoedas|count2\(2) $ (\StockMoedas|stock2\(2) $ (\StockMoedas|Add0~3\)))) # (GND)
-- \StockMoedas|Add0~5\ = CARRY((\StockMoedas|count2\(2) & (\StockMoedas|stock2\(2) & !\StockMoedas|Add0~3\)) # (!\StockMoedas|count2\(2) & ((\StockMoedas|stock2\(2)) # (!\StockMoedas|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|count2\(2),
	datab => \StockMoedas|stock2\(2),
	datad => VCC,
	cin => \StockMoedas|Add0~3\,
	combout => \StockMoedas|Add0~4_combout\,
	cout => \StockMoedas|Add0~5\);

-- Location: LCCOMB_X81_Y52_N24
\StockMoedas|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~20_combout\ = (\delay|out0~q\ & \StockMoedas|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \delay|out0~q\,
	datad => \StockMoedas|Add0~4_combout\,
	combout => \StockMoedas|Add0~20_combout\);

-- Location: FF_X81_Y52_N25
\StockMoedas|stock[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~20_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(2));

-- Location: FF_X81_Y52_N17
\StockMoedas|stock2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(6));

-- Location: LCCOMB_X70_Y43_N10
\StockMoedas|count2[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[5]~23_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_1~6_combout\,
	combout => \StockMoedas|count2[5]~23_combout\);

-- Location: FF_X70_Y43_N11
\StockMoedas|count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|count2[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|count2\(5));

-- Location: LCCOMB_X70_Y43_N28
\StockMoedas|count2[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[4]~19_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \StockMoedas|count2[4]~19_combout\);

-- Location: FF_X70_Y43_N29
\StockMoedas|count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|count2[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|count2\(4));

-- Location: LCCOMB_X77_Y52_N20
\StockMoedas|count2[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|count2[3]~20_combout\ = !\StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|Div0|auto_generated|divider|divider|op_3~10_combout\,
	combout => \StockMoedas|count2[3]~20_combout\);

-- Location: FF_X77_Y52_N21
\StockMoedas|count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|count2[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|count2\(3));

-- Location: LCCOMB_X81_Y52_N10
\StockMoedas|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~6_combout\ = (\StockMoedas|stock2\(3) & ((\StockMoedas|count2\(3) & ((\StockMoedas|Add0~5\) # (GND))) # (!\StockMoedas|count2\(3) & (!\StockMoedas|Add0~5\)))) # (!\StockMoedas|stock2\(3) & ((\StockMoedas|count2\(3) & 
-- (!\StockMoedas|Add0~5\)) # (!\StockMoedas|count2\(3) & (\StockMoedas|Add0~5\ & VCC))))
-- \StockMoedas|Add0~7\ = CARRY((\StockMoedas|stock2\(3) & ((\StockMoedas|count2\(3)) # (!\StockMoedas|Add0~5\))) # (!\StockMoedas|stock2\(3) & (\StockMoedas|count2\(3) & !\StockMoedas|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock2\(3),
	datab => \StockMoedas|count2\(3),
	datad => VCC,
	cin => \StockMoedas|Add0~5\,
	combout => \StockMoedas|Add0~6_combout\,
	cout => \StockMoedas|Add0~7\);

-- Location: LCCOMB_X81_Y52_N22
\StockMoedas|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~21_combout\ = (!\StockMoedas|Add0~6_combout\ & \delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Add0~6_combout\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|Add0~21_combout\);

-- Location: FF_X81_Y52_N23
\StockMoedas|stock[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~21_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(3));

-- Location: FF_X81_Y52_N11
\StockMoedas|stock2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(3));

-- Location: LCCOMB_X81_Y52_N12
\StockMoedas|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~8_combout\ = ((\StockMoedas|stock2\(4) $ (\StockMoedas|count2\(4) $ (\StockMoedas|Add0~7\)))) # (GND)
-- \StockMoedas|Add0~9\ = CARRY((\StockMoedas|stock2\(4) & ((!\StockMoedas|Add0~7\) # (!\StockMoedas|count2\(4)))) # (!\StockMoedas|stock2\(4) & (!\StockMoedas|count2\(4) & !\StockMoedas|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock2\(4),
	datab => \StockMoedas|count2\(4),
	datad => VCC,
	cin => \StockMoedas|Add0~7\,
	combout => \StockMoedas|Add0~8_combout\,
	cout => \StockMoedas|Add0~9\);

-- Location: LCCOMB_X81_Y52_N20
\StockMoedas|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~10_combout\ = (\StockMoedas|Add0~8_combout\ & \delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|Add0~8_combout\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|Add0~10_combout\);

-- Location: FF_X81_Y52_N21
\StockMoedas|stock[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~10_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(4));

-- Location: FF_X81_Y52_N13
\StockMoedas|stock2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(4));

-- Location: LCCOMB_X81_Y52_N14
\StockMoedas|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~11_combout\ = (\StockMoedas|count2\(5) & ((\StockMoedas|stock2\(5) & (!\StockMoedas|Add0~9\)) # (!\StockMoedas|stock2\(5) & ((\StockMoedas|Add0~9\) # (GND))))) # (!\StockMoedas|count2\(5) & ((\StockMoedas|stock2\(5) & 
-- (\StockMoedas|Add0~9\ & VCC)) # (!\StockMoedas|stock2\(5) & (!\StockMoedas|Add0~9\))))
-- \StockMoedas|Add0~12\ = CARRY((\StockMoedas|count2\(5) & ((!\StockMoedas|Add0~9\) # (!\StockMoedas|stock2\(5)))) # (!\StockMoedas|count2\(5) & (!\StockMoedas|stock2\(5) & !\StockMoedas|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|count2\(5),
	datab => \StockMoedas|stock2\(5),
	datad => VCC,
	cin => \StockMoedas|Add0~9\,
	combout => \StockMoedas|Add0~11_combout\,
	cout => \StockMoedas|Add0~12\);

-- Location: LCCOMB_X81_Y52_N30
\StockMoedas|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~13_combout\ = (\delay|out0~q\ & \StockMoedas|Add0~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \delay|out0~q\,
	datad => \StockMoedas|Add0~11_combout\,
	combout => \StockMoedas|Add0~13_combout\);

-- Location: FF_X81_Y52_N31
\StockMoedas|stock[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~13_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(5));

-- Location: FF_X81_Y52_N15
\StockMoedas|stock2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(5));

-- Location: LCCOMB_X81_Y52_N16
\StockMoedas|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~14_combout\ = (\StockMoedas|stock2\(6) & ((GND) # (!\StockMoedas|Add0~12\))) # (!\StockMoedas|stock2\(6) & (\StockMoedas|Add0~12\ $ (GND)))
-- \StockMoedas|Add0~15\ = CARRY((\StockMoedas|stock2\(6)) # (!\StockMoedas|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|stock2\(6),
	datad => VCC,
	cin => \StockMoedas|Add0~12\,
	combout => \StockMoedas|Add0~14_combout\,
	cout => \StockMoedas|Add0~15\);

-- Location: LCCOMB_X81_Y52_N2
\StockMoedas|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~16_combout\ = (\StockMoedas|Add0~14_combout\ & \delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Add0~14_combout\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|Add0~16_combout\);

-- Location: FF_X81_Y52_N3
\StockMoedas|stock[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~16_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(6));

-- Location: FF_X81_Y52_N19
\StockMoedas|stock2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \StockMoedas|stock\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock2\(7));

-- Location: LCCOMB_X81_Y52_N18
\StockMoedas|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~17_combout\ = \StockMoedas|Add0~15\ $ (!\StockMoedas|stock2\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|stock2\(7),
	cin => \StockMoedas|Add0~15\,
	combout => \StockMoedas|Add0~17_combout\);

-- Location: LCCOMB_X81_Y52_N26
\StockMoedas|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Add0~19_combout\ = (\StockMoedas|Add0~17_combout\ & \delay|out0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Add0~17_combout\,
	datad => \delay|out0~q\,
	combout => \StockMoedas|Add0~19_combout\);

-- Location: FF_X81_Y52_N27
\StockMoedas|stock[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|Add0~19_combout\,
	ena => \StockMoedas|stock[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|stock\(7));

-- Location: LCCOMB_X82_Y52_N12
\StockMoedas|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Equal0~0_combout\ = (!\StockMoedas|stock\(6) & (!\StockMoedas|stock\(5) & (!\StockMoedas|stock\(7) & !\StockMoedas|stock\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(6),
	datab => \StockMoedas|stock\(5),
	datac => \StockMoedas|stock\(7),
	datad => \StockMoedas|stock\(4),
	combout => \StockMoedas|Equal0~0_combout\);

-- Location: LCCOMB_X81_Y59_N8
\StockMoedas|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Equal8~0_combout\ = (!\StockMoedas|stock\(2) & (\StockMoedas|Equal0~0_combout\ & !\StockMoedas|stock\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|stock\(2),
	datac => \StockMoedas|Equal0~0_combout\,
	datad => \StockMoedas|stock\(3),
	combout => \StockMoedas|Equal8~0_combout\);

-- Location: LCCOMB_X81_Y59_N18
\StockMoedas|leds~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~14_combout\ = (\StockMoedas|stock\(0)) # ((\StockMoedas|stock\(1)) # (!\StockMoedas|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|stock\(1),
	datac => \StockMoedas|Equal8~0_combout\,
	combout => \StockMoedas|leds~14_combout\);

-- Location: FF_X81_Y59_N19
\StockMoedas|leds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(0));

-- Location: LCCOMB_X77_Y59_N20
\StockMoedas|led[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[0]~0_combout\ = !\StockMoedas|leds\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(0),
	combout => \StockMoedas|led[0]~0_combout\);

-- Location: FF_X77_Y59_N21
\StockMoedas|led[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(0));

-- Location: LCCOMB_X81_Y59_N26
\StockMoedas|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Equal0~1_combout\ = (\StockMoedas|Equal0~0_combout\ & \StockMoedas|stock\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|Equal0~0_combout\,
	datad => \StockMoedas|stock\(3),
	combout => \StockMoedas|Equal0~1_combout\);

-- Location: LCCOMB_X81_Y59_N4
\StockMoedas|leds~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~15_combout\ = ((\StockMoedas|Equal0~1_combout\) # (\StockMoedas|stock\(0) $ (\StockMoedas|stock\(1)))) # (!\StockMoedas|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|Equal8~0_combout\,
	datac => \StockMoedas|Equal0~1_combout\,
	datad => \StockMoedas|stock\(1),
	combout => \StockMoedas|leds~15_combout\);

-- Location: FF_X81_Y59_N5
\StockMoedas|leds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(1));

-- Location: LCCOMB_X84_Y59_N0
\StockMoedas|led[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[1]~1_combout\ = !\StockMoedas|leds\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(1),
	combout => \StockMoedas|led[1]~1_combout\);

-- Location: FF_X84_Y59_N1
\StockMoedas|led[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(1));

-- Location: LCCOMB_X81_Y59_N6
\StockMoedas|leds~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~16_combout\ = ((\StockMoedas|Equal0~1_combout\) # ((\StockMoedas|stock\(0) & !\StockMoedas|stock\(1)))) # (!\StockMoedas|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|Equal8~0_combout\,
	datac => \StockMoedas|Equal0~1_combout\,
	datad => \StockMoedas|stock\(1),
	combout => \StockMoedas|leds~16_combout\);

-- Location: FF_X81_Y59_N7
\StockMoedas|leds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(2));

-- Location: LCCOMB_X84_Y59_N22
\StockMoedas|led[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[2]~2_combout\ = !\StockMoedas|leds\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(2),
	combout => \StockMoedas|led[2]~2_combout\);

-- Location: FF_X84_Y59_N23
\StockMoedas|led[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(2));

-- Location: LCCOMB_X82_Y52_N22
\StockMoedas|leds~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~17_combout\ = (\StockMoedas|stock\(3) & (\StockMoedas|stock\(0) & (!\StockMoedas|stock\(1) & \StockMoedas|stock\(2)))) # (!\StockMoedas|stock\(3) & (!\StockMoedas|stock\(2) & ((\StockMoedas|stock\(1)) # (!\StockMoedas|stock\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|stock\(3),
	datac => \StockMoedas|stock\(1),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|leds~17_combout\);

-- Location: LCCOMB_X82_Y52_N8
\StockMoedas|leds~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~18_combout\ = (!\StockMoedas|Equal0~0_combout\) # (!\StockMoedas|leds~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|leds~17_combout\,
	datad => \StockMoedas|Equal0~0_combout\,
	combout => \StockMoedas|leds~18_combout\);

-- Location: FF_X82_Y52_N9
\StockMoedas|leds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(3));

-- Location: LCCOMB_X83_Y52_N0
\StockMoedas|led[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[3]~3_combout\ = !\StockMoedas|leds\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(3),
	combout => \StockMoedas|led[3]~3_combout\);

-- Location: FF_X83_Y52_N1
\StockMoedas|led[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(3));

-- Location: LCCOMB_X82_Y52_N0
\StockMoedas|leds~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~27_combout\ = (((\StockMoedas|stock\(1)) # (!\StockMoedas|stock\(2))) # (!\StockMoedas|stock\(3))) # (!\StockMoedas|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Equal0~0_combout\,
	datab => \StockMoedas|stock\(3),
	datac => \StockMoedas|stock\(1),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|leds~27_combout\);

-- Location: LCCOMB_X81_Y59_N20
\StockMoedas|leds~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~28_combout\ = (\StockMoedas|leds~27_combout\ & (((\StockMoedas|stock\(0) & !\StockMoedas|stock\(1))) # (!\StockMoedas|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|leds~27_combout\,
	datab => \StockMoedas|Equal8~0_combout\,
	datac => \StockMoedas|stock\(0),
	datad => \StockMoedas|stock\(1),
	combout => \StockMoedas|leds~28_combout\);

-- Location: LCCOMB_X81_Y59_N0
\StockMoedas|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Equal0~2_combout\ = (\StockMoedas|Equal0~1_combout\ & (\StockMoedas|stock\(1) & (!\StockMoedas|stock\(0) & !\StockMoedas|stock\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Equal0~1_combout\,
	datab => \StockMoedas|stock\(1),
	datac => \StockMoedas|stock\(0),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|Equal0~2_combout\);

-- Location: LCCOMB_X81_Y59_N12
\StockMoedas|leds~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~19_combout\ = (\StockMoedas|leds~28_combout\) # (\StockMoedas|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|leds~28_combout\,
	datad => \StockMoedas|Equal0~2_combout\,
	combout => \StockMoedas|leds~19_combout\);

-- Location: FF_X81_Y59_N13
\StockMoedas|leds[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(4));

-- Location: LCCOMB_X82_Y59_N12
\StockMoedas|led[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[4]~4_combout\ = !\StockMoedas|leds\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(4),
	combout => \StockMoedas|led[4]~4_combout\);

-- Location: FF_X82_Y59_N13
\StockMoedas|led[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(4));

-- Location: LCCOMB_X81_Y59_N14
\StockMoedas|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|Equal7~0_combout\ = (\StockMoedas|stock\(0) & (\StockMoedas|stock\(2) & (\StockMoedas|Equal0~0_combout\ & \StockMoedas|stock\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|stock\(2),
	datac => \StockMoedas|Equal0~0_combout\,
	datad => \StockMoedas|stock\(3),
	combout => \StockMoedas|Equal7~0_combout\);

-- Location: LCCOMB_X81_Y59_N10
\StockMoedas|leds~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~20_combout\ = (\StockMoedas|Equal0~2_combout\) # ((\StockMoedas|leds~28_combout\ & ((!\StockMoedas|Equal7~0_combout\) # (!\StockMoedas|stock\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(1),
	datab => \StockMoedas|Equal0~2_combout\,
	datac => \StockMoedas|Equal7~0_combout\,
	datad => \StockMoedas|leds~28_combout\,
	combout => \StockMoedas|leds~20_combout\);

-- Location: FF_X81_Y59_N11
\StockMoedas|leds[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(5));

-- Location: LCCOMB_X81_Y59_N28
\StockMoedas|led[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[5]~5_combout\ = !\StockMoedas|leds\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|leds\(5),
	combout => \StockMoedas|led[5]~5_combout\);

-- Location: FF_X81_Y59_N29
\StockMoedas|led[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(5));

-- Location: LCCOMB_X81_Y59_N22
\StockMoedas|leds~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~29_combout\ = (((!\StockMoedas|stock\(3)) # (!\StockMoedas|Equal0~0_combout\)) # (!\StockMoedas|stock\(2))) # (!\StockMoedas|stock\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(1),
	datab => \StockMoedas|stock\(2),
	datac => \StockMoedas|Equal0~0_combout\,
	datad => \StockMoedas|stock\(3),
	combout => \StockMoedas|leds~29_combout\);

-- Location: LCCOMB_X81_Y59_N16
\StockMoedas|leds~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~21_combout\ = ((\StockMoedas|stock\(2)) # ((!\StockMoedas|stock\(1) & !\StockMoedas|stock\(0)))) # (!\StockMoedas|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Equal0~1_combout\,
	datab => \StockMoedas|stock\(1),
	datac => \StockMoedas|stock\(0),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|leds~21_combout\);

-- Location: LCCOMB_X81_Y59_N24
\StockMoedas|leds~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~22_combout\ = ((\StockMoedas|leds~28_combout\ & \StockMoedas|leds~29_combout\)) # (!\StockMoedas|leds~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|leds~28_combout\,
	datac => \StockMoedas|leds~29_combout\,
	datad => \StockMoedas|leds~21_combout\,
	combout => \StockMoedas|leds~22_combout\);

-- Location: FF_X81_Y59_N25
\StockMoedas|leds[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(6));

-- Location: LCCOMB_X77_Y59_N2
\StockMoedas|led[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[6]~6_combout\ = !\StockMoedas|leds\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(6),
	combout => \StockMoedas|led[6]~6_combout\);

-- Location: FF_X77_Y59_N3
\StockMoedas|led[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(6));

-- Location: LCCOMB_X82_Y52_N10
\StockMoedas|leds~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~9_combout\ = \StockMoedas|stock\(3) $ (((!\StockMoedas|stock\(2) & ((\StockMoedas|stock\(1)) # (!\StockMoedas|stock\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|stock\(3),
	datac => \StockMoedas|stock\(1),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|leds~9_combout\);

-- Location: LCCOMB_X82_Y52_N24
\StockMoedas|leds~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~7_combout\ = (!\StockMoedas|stock\(7) & \StockMoedas|leds~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|stock\(7),
	datad => \StockMoedas|leds~9_combout\,
	combout => \StockMoedas|leds~7_combout\);

-- Location: LCCOMB_X81_Y52_N28
\StockMoedas|leds~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~30_combout\ = (\StockMoedas|stock\(5)) # ((\StockMoedas|stock\(6)) # ((\StockMoedas|stock\(4)) # (!\StockMoedas|leds~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(5),
	datab => \StockMoedas|stock\(6),
	datac => \StockMoedas|stock\(4),
	datad => \StockMoedas|leds~7_combout\,
	combout => \StockMoedas|leds~30_combout\);

-- Location: FF_X81_Y52_N29
\StockMoedas|leds[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(7));

-- Location: LCCOMB_X81_Y52_N0
\StockMoedas|led[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[7]~7_combout\ = !\StockMoedas|leds\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|leds\(7),
	combout => \StockMoedas|led[7]~7_combout\);

-- Location: FF_X81_Y52_N1
\StockMoedas|led[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(7));

-- Location: LCCOMB_X81_Y59_N2
\StockMoedas|leds[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds[7]~23_combout\ = (\StockMoedas|Equal0~1_combout\ & (!\StockMoedas|stock\(1) & (!\StockMoedas|stock\(0) & !\StockMoedas|stock\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|Equal0~1_combout\,
	datab => \StockMoedas|stock\(1),
	datac => \StockMoedas|stock\(0),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|leds[7]~23_combout\);

-- Location: LCCOMB_X81_Y59_N30
\StockMoedas|leds~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~24_combout\ = (\StockMoedas|leds~30_combout\ & !\StockMoedas|leds[7]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StockMoedas|leds~30_combout\,
	datad => \StockMoedas|leds[7]~23_combout\,
	combout => \StockMoedas|leds~24_combout\);

-- Location: FF_X81_Y59_N31
\StockMoedas|leds[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(8));

-- Location: LCCOMB_X77_Y59_N4
\StockMoedas|led[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[8]~8_combout\ = !\StockMoedas|leds\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(8),
	combout => \StockMoedas|led[8]~8_combout\);

-- Location: FF_X77_Y59_N5
\StockMoedas|led[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(8));

-- Location: LCCOMB_X82_Y52_N28
\StockMoedas|leds~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~25_combout\ = (\StockMoedas|stock\(3) & ((\StockMoedas|stock\(0)) # ((\StockMoedas|stock\(2)) # (!\StockMoedas|stock\(1))))) # (!\StockMoedas|stock\(3) & (!\StockMoedas|stock\(2) & ((\StockMoedas|stock\(1)) # (!\StockMoedas|stock\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StockMoedas|stock\(0),
	datab => \StockMoedas|stock\(3),
	datac => \StockMoedas|stock\(1),
	datad => \StockMoedas|stock\(2),
	combout => \StockMoedas|leds~25_combout\);

-- Location: LCCOMB_X82_Y52_N14
\StockMoedas|leds~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|leds~26_combout\ = (!\StockMoedas|Equal0~0_combout\) # (!\StockMoedas|leds~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StockMoedas|leds~25_combout\,
	datad => \StockMoedas|Equal0~0_combout\,
	combout => \StockMoedas|leds~26_combout\);

-- Location: FF_X82_Y52_N15
\StockMoedas|leds[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|leds~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|leds\(9));

-- Location: LCCOMB_X83_Y52_N14
\StockMoedas|led[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StockMoedas|led[9]~9_combout\ = !\StockMoedas|leds\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StockMoedas|leds\(9),
	combout => \StockMoedas|led[9]~9_combout\);

-- Location: FF_X83_Y52_N15
\StockMoedas|led[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \StockMoedas|led[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StockMoedas|led\(9));

-- Location: LCCOMB_X80_Y41_N12
\Blinking|s_count[0]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[0]~93_combout\ = !\Blinking|s_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Blinking|s_count\(0),
	combout => \Blinking|s_count[0]~93_combout\);

-- Location: LCCOMB_X81_Y36_N8
\Blinking|test~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|test~0_combout\ = (\Blinking|test~q\ & !\AtribuidorValor2|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Blinking|test~q\,
	datad => \AtribuidorValor2|Equal0~0_combout\,
	combout => \Blinking|test~0_combout\);

-- Location: FF_X81_Y36_N9
\Blinking|test\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|test~0_combout\,
	asdata => VCC,
	sload => \Comparador|s_currentState.stateopen~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|test~q\);

-- Location: LCCOMB_X80_Y41_N14
\Blinking|timer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|timer~0_combout\ = (\Blinking|test~q\ & !\Comparador|s_currentState.stateopen~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Blinking|test~q\,
	datad => \Comparador|s_currentState.stateopen~q\,
	combout => \Blinking|timer~0_combout\);

-- Location: FF_X80_Y41_N13
\Blinking|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[0]~93_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(0));

-- Location: LCCOMB_X72_Y38_N30
\Bin2Dec|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal0~1_combout\ = (\Subtractor|res\(6) & (\Subtractor|res\(5) & (\Subtractor|res\(4) & \Subtractor|res\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datab => \Subtractor|res\(5),
	datac => \Subtractor|res\(4),
	datad => \Subtractor|res\(7),
	combout => \Bin2Dec|Equal0~1_combout\);

-- Location: LCCOMB_X72_Y38_N28
\Bin2Dec|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal0~0_combout\ = (\Subtractor|res\(3) & (\Subtractor|res\(1) & (\Subtractor|res\(0) & \Subtractor|res\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(3),
	datab => \Subtractor|res\(1),
	datac => \Subtractor|res\(0),
	datad => \Subtractor|res\(2),
	combout => \Bin2Dec|Equal0~0_combout\);

-- Location: LCCOMB_X77_Y37_N12
\Bin2Dec|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal0~2_combout\ = (\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Equal0~1_combout\,
	datad => \Bin2Dec|Equal0~0_combout\,
	combout => \Bin2Dec|Equal0~2_combout\);

-- Location: LCCOMB_X67_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Subtractor|res\(5) $ (VCC)
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Subtractor|res\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(5),
	datad => VCC,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X67_Y37_N18
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Subtractor|res\(6) & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Subtractor|res\(6) & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Subtractor|res\(6) & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(6),
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X67_Y37_N20
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Subtractor|res\(7) & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Subtractor|res\(7) & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Subtractor|res\(7) & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(7),
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X67_Y37_N22
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X67_Y37_N26
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Subtractor|res\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Subtractor|res\(7),
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X67_Y37_N28
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ = (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X67_Y37_N30
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\Subtractor|res\(6) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(6),
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X67_Y37_N12
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ = (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X68_Y37_N4
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\Subtractor|res\(5) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(5),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X67_Y37_N14
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X66_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\Subtractor|res\(4) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(4),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X66_Y37_N6
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\Subtractor|res\(4) & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(4),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X67_Y37_N0
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X67_Y37_N2
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X67_Y37_N4
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X67_Y37_N6
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X67_Y37_N8
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y37_N10
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X67_Y37_N24
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Subtractor|res\(7)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Subtractor|res\(7),
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\);

-- Location: LCCOMB_X67_Y37_N10
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Subtractor|res\(6))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Subtractor|res\(6),
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X68_Y37_N28
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X68_Y37_N30
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Subtractor|res\(5)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Subtractor|res\(5),
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\);

-- Location: LCCOMB_X68_Y37_N2
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ = (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X69_Y37_N4
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\Subtractor|res\(4) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(4),
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X68_Y37_N0
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X68_Y37_N26
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Subtractor|res\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Subtractor|res\(3),
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X68_Y37_N8
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ = (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Subtractor|res\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Subtractor|res\(3),
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X68_Y37_N14
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y37_N18
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\)))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y37_N20
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X68_Y37_N22
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\))))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\) # (GND))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X68_Y37_N24
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y37_N30
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- ((!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[34]~95_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\);

-- Location: LCCOMB_X68_Y37_N6
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- ((!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\);

-- Location: LCCOMB_X69_Y37_N22
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X69_Y37_N12
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X68_Y37_N12
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\);

-- Location: LCCOMB_X69_Y37_N26
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X69_Y37_N8
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X69_Y37_N20
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Subtractor|res\(4))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(4),
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\);

-- Location: LCCOMB_X69_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X69_Y37_N6
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\Subtractor|res\(3) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(3),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X70_Y37_N10
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\Subtractor|res\(2) & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(2),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X70_Y37_N0
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\Subtractor|res\(2) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(2),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X70_Y37_N18
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X70_Y37_N20
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X70_Y37_N22
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\)))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X70_Y37_N24
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X70_Y37_N26
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\))))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\) # (GND))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X70_Y37_N28
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X70_Y37_N30
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X69_Y37_N0
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\);

-- Location: LCCOMB_X73_Y37_N4
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\);

-- Location: LCCOMB_X70_Y37_N14
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\);

-- Location: LCCOMB_X69_Y37_N14
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\);

-- Location: LCCOMB_X70_Y37_N4
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ = (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\);

-- Location: LCCOMB_X69_Y37_N18
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\Subtractor|res\(3))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(3),
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\);

-- Location: LCCOMB_X72_Y37_N26
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ = (\Subtractor|res\(2) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(2),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\);

-- Location: LCCOMB_X72_Y37_N24
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\);

-- Location: LCCOMB_X72_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ = (\Subtractor|res\(1) & \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(1),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X72_Y37_N22
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ = (\Subtractor|res\(1) & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(1),
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\);

-- Location: LCCOMB_X73_Y37_N10
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\) # (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X73_Y37_N12
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X73_Y37_N14
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\)))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X73_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[51]~92_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X73_Y37_N18
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\))))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\) # (GND))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X69_Y37_N28
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\);

-- Location: LCCOMB_X72_Y37_N4
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\);

-- Location: LCCOMB_X69_Y37_N10
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\);

-- Location: LCCOMB_X70_Y37_N16
\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\);

-- Location: LCCOMB_X73_Y37_N20
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\ & 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\)))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\ & (!\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~90_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X73_Y37_N22
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\))))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\) # (GND))))
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~89_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X73_Y37_N24
\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X73_Y37_N26
\Bin2Dec|unidades~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~14_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[52]~91_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|unidades~14_combout\);

-- Location: LCCOMB_X73_Y37_N0
\Bin2Dec|unidades~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~9_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|unidades~14_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- !\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2Dec|unidades~14_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2Dec|unidades~9_combout\);

-- Location: FF_X73_Y37_N1
\Bin2Dec|unidades[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|unidades~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(5));

-- Location: LCCOMB_X82_Y33_N24
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Bin2Dec|cnt\(5) $ (VCC)
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Bin2Dec|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(5),
	datad => VCC,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X82_Y33_N26
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Bin2Dec|cnt\(6) & (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Bin2Dec|cnt\(6) & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Bin2Dec|cnt\(6) & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(6),
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X82_Y33_N28
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Bin2Dec|cnt\(7) & (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Bin2Dec|cnt\(7) & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Bin2Dec|cnt\(7) & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|cnt\(7),
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X82_Y33_N30
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X82_Y33_N2
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X83_Y33_N8
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|cnt\(7),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X83_Y33_N30
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X83_Y33_N0
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|cnt\(6),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X82_Y33_N0
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X82_Y33_N6
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|cnt\(5),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X83_Y33_N10
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\Bin2Dec|cnt\(4) & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(4),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X83_Y33_N2
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\Bin2Dec|cnt\(4) & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|cnt\(4),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X83_Y33_N14
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X83_Y33_N16
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X83_Y33_N18
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\)))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X83_Y33_N20
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X83_Y33_N22
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X84_Y33_N30
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X82_Y33_N4
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2Dec|cnt\(7)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|cnt\(7),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\);

-- Location: LCCOMB_X83_Y33_N26
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X83_Y33_N28
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2Dec|cnt\(6)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|cnt\(6),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\);

-- Location: LCCOMB_X83_Y33_N12
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X82_Y33_N22
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2Dec|cnt\(5))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2Dec|cnt\(5),
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\);

-- Location: LCCOMB_X87_Y33_N28
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|cnt\(4),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X83_Y33_N4
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X84_Y33_N6
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2Dec|cnt\(3) & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(3),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X84_Y33_N28
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\Bin2Dec|cnt\(3) & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(3),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X84_Y33_N10
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X84_Y33_N12
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X84_Y33_N14
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\)))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X84_Y33_N16
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X84_Y33_N18
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\))))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # (GND))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X84_Y33_N20
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X83_Y33_N24
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2Dec|cnt\(4)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2Dec|cnt\(4),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\);

-- Location: LCCOMB_X84_Y33_N8
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[36]~93_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\);

-- Location: LCCOMB_X84_Y33_N4
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X85_Y33_N30
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X83_Y33_N6
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[35]~94_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\);

-- Location: LCCOMB_X84_Y33_N26
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X84_Y33_N22
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[34]~95_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\);

-- Location: LCCOMB_X85_Y33_N24
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X84_Y33_N0
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X85_Y33_N2
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\Bin2Dec|cnt\(3) & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(3),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X85_Y33_N26
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\Bin2Dec|cnt\(2) & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(2),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X85_Y33_N4
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\Bin2Dec|cnt\(2) & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(2),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X85_Y33_N8
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X85_Y33_N10
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X85_Y33_N12
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\)))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X85_Y33_N14
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X85_Y33_N16
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\))))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # (GND))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\) # ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X85_Y33_N18
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X85_Y33_N20
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X87_Y33_N22
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\);

-- Location: LCCOMB_X87_Y33_N24
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2Dec|cnt\(3)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|cnt\(3),
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\);

-- Location: LCCOMB_X87_Y33_N10
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\);

-- Location: LCCOMB_X86_Y33_N6
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\);

-- Location: LCCOMB_X84_Y33_N24
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- ((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\);

-- Location: LCCOMB_X87_Y33_N6
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- ((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[44]~87_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\);

-- Location: LCCOMB_X84_Y33_N2
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\);

-- Location: LCCOMB_X85_Y33_N6
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\);

-- Location: LCCOMB_X85_Y33_N0
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\);

-- Location: LCCOMB_X85_Y33_N22
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\);

-- Location: LCCOMB_X87_Y33_N20
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\ = (\Bin2Dec|cnt\(2) & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(2),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\);

-- Location: LCCOMB_X86_Y33_N0
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\);

-- Location: LCCOMB_X86_Y33_N12
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84_combout\ = (\Bin2Dec|cnt\(1) & \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(1),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84_combout\);

-- Location: LCCOMB_X86_Y33_N8
\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85_combout\ = (\Bin2Dec|cnt\(1) & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|cnt\(1),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85_combout\);

-- Location: LCCOMB_X86_Y33_N16
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84_combout\) # (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~84_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[48]~85_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X86_Y33_N18
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X86_Y33_N20
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\)))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~81_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X86_Y33_N22
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~80_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X86_Y33_N24
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\))))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\) # (GND))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\) # ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\) # 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~79_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X86_Y33_N26
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\)))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\)))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X86_Y33_N28
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\) # 
-- (\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\))))) # (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\) # 
-- ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\) # (GND))))
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\) # ((\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\) # 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X86_Y33_N30
\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X85_Y33_N28
\Bin2Dec|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~1_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\) # ((!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2Dec|Equal1~1_combout\);

-- Location: LCCOMB_X86_Y33_N4
\Bin2Dec|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~2_combout\ = (\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|Equal1~1_combout\ & (!\Bin2Dec|cnt\(1) & !\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2Dec|Equal1~1_combout\,
	datac => \Bin2Dec|cnt\(1),
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~83_combout\,
	combout => \Bin2Dec|Equal1~2_combout\);

-- Location: LCCOMB_X87_Y33_N26
\Bin2Dec|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~3_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\ & (\Bin2Dec|Equal1~2_combout\ & 
-- !\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~78_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~77_combout\,
	datac => \Bin2Dec|Equal1~2_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[49]~82_combout\,
	combout => \Bin2Dec|Equal1~3_combout\);

-- Location: LCCOMB_X87_Y33_N18
\Bin2Dec|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~0_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[53]~90_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[52]~91_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[54]~89_combout\,
	combout => \Bin2Dec|Equal1~0_combout\);

-- Location: LCCOMB_X87_Y33_N30
\Bin2Dec|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~4_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\ & (\Bin2Dec|Equal1~3_combout\ & \Bin2Dec|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[51]~92_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|StageOut[50]~97_combout\,
	datac => \Bin2Dec|Equal1~3_combout\,
	datad => \Bin2Dec|Equal1~0_combout\,
	combout => \Bin2Dec|Equal1~4_combout\);

-- Location: LCCOMB_X86_Y33_N14
\Bin2Dec|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~6_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Bin2Dec|Equal1~6_combout\);

-- Location: LCCOMB_X86_Y33_N10
\Bin2Dec|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~5_combout\ = (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (!\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2Dec|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Bin2Dec|Equal1~5_combout\);

-- Location: LCCOMB_X86_Y33_N2
\Bin2Dec|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Equal1~7_combout\ = (!\Bin2Dec|cnt\(0) & ((\Bin2Dec|Equal1~4_combout\) # ((\Bin2Dec|Equal1~6_combout\ & \Bin2Dec|Equal1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal1~4_combout\,
	datab => \Bin2Dec|cnt\(0),
	datac => \Bin2Dec|Equal1~6_combout\,
	datad => \Bin2Dec|Equal1~5_combout\,
	combout => \Bin2Dec|Equal1~7_combout\);

-- Location: CLKCTRL_G5
\Bin2Dec|Equal1~7clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Bin2Dec|Equal1~7clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Bin2Dec|Equal1~7clkctrl_outclk\);

-- Location: LCCOMB_X73_Y37_N8
\Bin2Dec|DecU[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(5) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|unidades\(5))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecU\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|unidades\(5),
	datac => \Bin2Dec|DecU\(5),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(5));

-- Location: LCCOMB_X73_Y37_N28
\Blinking|blink1_exit~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~6_combout\ = (\Bin2Dec|DecU\(5)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecU\(5),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink1_exit~6_combout\);

-- Location: LCCOMB_X82_Y41_N2
\Blinking|s_count[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[1]~31_combout\ = (\Blinking|s_count\(0) & (\Blinking|s_count\(1) $ (VCC))) # (!\Blinking|s_count\(0) & (\Blinking|s_count\(1) & VCC))
-- \Blinking|s_count[1]~32\ = CARRY((\Blinking|s_count\(0) & \Blinking|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|s_count\(1),
	datad => VCC,
	combout => \Blinking|s_count[1]~31_combout\,
	cout => \Blinking|s_count[1]~32\);

-- Location: FF_X82_Y41_N3
\Blinking|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[1]~31_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(1));

-- Location: LCCOMB_X82_Y41_N4
\Blinking|s_count[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[2]~33_combout\ = (\Blinking|s_count\(2) & (!\Blinking|s_count[1]~32\)) # (!\Blinking|s_count\(2) & ((\Blinking|s_count[1]~32\) # (GND)))
-- \Blinking|s_count[2]~34\ = CARRY((!\Blinking|s_count[1]~32\) # (!\Blinking|s_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(2),
	datad => VCC,
	cin => \Blinking|s_count[1]~32\,
	combout => \Blinking|s_count[2]~33_combout\,
	cout => \Blinking|s_count[2]~34\);

-- Location: FF_X82_Y41_N5
\Blinking|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[2]~33_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(2));

-- Location: LCCOMB_X82_Y41_N6
\Blinking|s_count[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[3]~35_combout\ = (\Blinking|s_count\(3) & (\Blinking|s_count[2]~34\ $ (GND))) # (!\Blinking|s_count\(3) & (!\Blinking|s_count[2]~34\ & VCC))
-- \Blinking|s_count[3]~36\ = CARRY((\Blinking|s_count\(3) & !\Blinking|s_count[2]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(3),
	datad => VCC,
	cin => \Blinking|s_count[2]~34\,
	combout => \Blinking|s_count[3]~35_combout\,
	cout => \Blinking|s_count[3]~36\);

-- Location: FF_X82_Y41_N7
\Blinking|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[3]~35_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(3));

-- Location: LCCOMB_X82_Y41_N8
\Blinking|s_count[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[4]~37_combout\ = (\Blinking|s_count\(4) & (!\Blinking|s_count[3]~36\)) # (!\Blinking|s_count\(4) & ((\Blinking|s_count[3]~36\) # (GND)))
-- \Blinking|s_count[4]~38\ = CARRY((!\Blinking|s_count[3]~36\) # (!\Blinking|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(4),
	datad => VCC,
	cin => \Blinking|s_count[3]~36\,
	combout => \Blinking|s_count[4]~37_combout\,
	cout => \Blinking|s_count[4]~38\);

-- Location: FF_X82_Y41_N9
\Blinking|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[4]~37_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(4));

-- Location: LCCOMB_X82_Y41_N10
\Blinking|s_count[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[5]~39_combout\ = (\Blinking|s_count\(5) & (\Blinking|s_count[4]~38\ $ (GND))) # (!\Blinking|s_count\(5) & (!\Blinking|s_count[4]~38\ & VCC))
-- \Blinking|s_count[5]~40\ = CARRY((\Blinking|s_count\(5) & !\Blinking|s_count[4]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(5),
	datad => VCC,
	cin => \Blinking|s_count[4]~38\,
	combout => \Blinking|s_count[5]~39_combout\,
	cout => \Blinking|s_count[5]~40\);

-- Location: FF_X82_Y41_N11
\Blinking|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[5]~39_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(5));

-- Location: LCCOMB_X82_Y41_N12
\Blinking|s_count[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[6]~41_combout\ = (\Blinking|s_count\(6) & (!\Blinking|s_count[5]~40\)) # (!\Blinking|s_count\(6) & ((\Blinking|s_count[5]~40\) # (GND)))
-- \Blinking|s_count[6]~42\ = CARRY((!\Blinking|s_count[5]~40\) # (!\Blinking|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(6),
	datad => VCC,
	cin => \Blinking|s_count[5]~40\,
	combout => \Blinking|s_count[6]~41_combout\,
	cout => \Blinking|s_count[6]~42\);

-- Location: FF_X82_Y41_N13
\Blinking|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[6]~41_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(6));

-- Location: LCCOMB_X82_Y41_N14
\Blinking|s_count[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[7]~43_combout\ = (\Blinking|s_count\(7) & (\Blinking|s_count[6]~42\ $ (GND))) # (!\Blinking|s_count\(7) & (!\Blinking|s_count[6]~42\ & VCC))
-- \Blinking|s_count[7]~44\ = CARRY((\Blinking|s_count\(7) & !\Blinking|s_count[6]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(7),
	datad => VCC,
	cin => \Blinking|s_count[6]~42\,
	combout => \Blinking|s_count[7]~43_combout\,
	cout => \Blinking|s_count[7]~44\);

-- Location: FF_X82_Y41_N15
\Blinking|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[7]~43_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(7));

-- Location: LCCOMB_X82_Y41_N16
\Blinking|s_count[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[8]~45_combout\ = (\Blinking|s_count\(8) & (!\Blinking|s_count[7]~44\)) # (!\Blinking|s_count\(8) & ((\Blinking|s_count[7]~44\) # (GND)))
-- \Blinking|s_count[8]~46\ = CARRY((!\Blinking|s_count[7]~44\) # (!\Blinking|s_count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(8),
	datad => VCC,
	cin => \Blinking|s_count[7]~44\,
	combout => \Blinking|s_count[8]~45_combout\,
	cout => \Blinking|s_count[8]~46\);

-- Location: FF_X82_Y41_N17
\Blinking|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[8]~45_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(8));

-- Location: LCCOMB_X82_Y41_N18
\Blinking|s_count[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[9]~47_combout\ = (\Blinking|s_count\(9) & (\Blinking|s_count[8]~46\ $ (GND))) # (!\Blinking|s_count\(9) & (!\Blinking|s_count[8]~46\ & VCC))
-- \Blinking|s_count[9]~48\ = CARRY((\Blinking|s_count\(9) & !\Blinking|s_count[8]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(9),
	datad => VCC,
	cin => \Blinking|s_count[8]~46\,
	combout => \Blinking|s_count[9]~47_combout\,
	cout => \Blinking|s_count[9]~48\);

-- Location: FF_X82_Y41_N19
\Blinking|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[9]~47_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(9));

-- Location: LCCOMB_X82_Y41_N20
\Blinking|s_count[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[10]~49_combout\ = (\Blinking|s_count\(10) & (!\Blinking|s_count[9]~48\)) # (!\Blinking|s_count\(10) & ((\Blinking|s_count[9]~48\) # (GND)))
-- \Blinking|s_count[10]~50\ = CARRY((!\Blinking|s_count[9]~48\) # (!\Blinking|s_count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(10),
	datad => VCC,
	cin => \Blinking|s_count[9]~48\,
	combout => \Blinking|s_count[10]~49_combout\,
	cout => \Blinking|s_count[10]~50\);

-- Location: FF_X82_Y41_N21
\Blinking|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[10]~49_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(10));

-- Location: LCCOMB_X82_Y41_N22
\Blinking|s_count[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[11]~51_combout\ = (\Blinking|s_count\(11) & (\Blinking|s_count[10]~50\ $ (GND))) # (!\Blinking|s_count\(11) & (!\Blinking|s_count[10]~50\ & VCC))
-- \Blinking|s_count[11]~52\ = CARRY((\Blinking|s_count\(11) & !\Blinking|s_count[10]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(11),
	datad => VCC,
	cin => \Blinking|s_count[10]~50\,
	combout => \Blinking|s_count[11]~51_combout\,
	cout => \Blinking|s_count[11]~52\);

-- Location: FF_X82_Y41_N23
\Blinking|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[11]~51_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(11));

-- Location: LCCOMB_X82_Y41_N24
\Blinking|s_count[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[12]~53_combout\ = (\Blinking|s_count\(12) & (!\Blinking|s_count[11]~52\)) # (!\Blinking|s_count\(12) & ((\Blinking|s_count[11]~52\) # (GND)))
-- \Blinking|s_count[12]~54\ = CARRY((!\Blinking|s_count[11]~52\) # (!\Blinking|s_count\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(12),
	datad => VCC,
	cin => \Blinking|s_count[11]~52\,
	combout => \Blinking|s_count[12]~53_combout\,
	cout => \Blinking|s_count[12]~54\);

-- Location: FF_X82_Y41_N25
\Blinking|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[12]~53_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(12));

-- Location: LCCOMB_X82_Y41_N26
\Blinking|s_count[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[13]~55_combout\ = (\Blinking|s_count\(13) & (\Blinking|s_count[12]~54\ $ (GND))) # (!\Blinking|s_count\(13) & (!\Blinking|s_count[12]~54\ & VCC))
-- \Blinking|s_count[13]~56\ = CARRY((\Blinking|s_count\(13) & !\Blinking|s_count[12]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(13),
	datad => VCC,
	cin => \Blinking|s_count[12]~54\,
	combout => \Blinking|s_count[13]~55_combout\,
	cout => \Blinking|s_count[13]~56\);

-- Location: FF_X82_Y41_N27
\Blinking|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[13]~55_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(13));

-- Location: LCCOMB_X82_Y41_N28
\Blinking|s_count[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[14]~57_combout\ = (\Blinking|s_count\(14) & (!\Blinking|s_count[13]~56\)) # (!\Blinking|s_count\(14) & ((\Blinking|s_count[13]~56\) # (GND)))
-- \Blinking|s_count[14]~58\ = CARRY((!\Blinking|s_count[13]~56\) # (!\Blinking|s_count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(14),
	datad => VCC,
	cin => \Blinking|s_count[13]~56\,
	combout => \Blinking|s_count[14]~57_combout\,
	cout => \Blinking|s_count[14]~58\);

-- Location: FF_X82_Y41_N29
\Blinking|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[14]~57_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(14));

-- Location: LCCOMB_X82_Y41_N30
\Blinking|s_count[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[15]~59_combout\ = (\Blinking|s_count\(15) & (\Blinking|s_count[14]~58\ $ (GND))) # (!\Blinking|s_count\(15) & (!\Blinking|s_count[14]~58\ & VCC))
-- \Blinking|s_count[15]~60\ = CARRY((\Blinking|s_count\(15) & !\Blinking|s_count[14]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(15),
	datad => VCC,
	cin => \Blinking|s_count[14]~58\,
	combout => \Blinking|s_count[15]~59_combout\,
	cout => \Blinking|s_count[15]~60\);

-- Location: FF_X82_Y41_N31
\Blinking|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[15]~59_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(15));

-- Location: LCCOMB_X82_Y40_N0
\Blinking|s_count[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[16]~61_combout\ = (\Blinking|s_count\(16) & (!\Blinking|s_count[15]~60\)) # (!\Blinking|s_count\(16) & ((\Blinking|s_count[15]~60\) # (GND)))
-- \Blinking|s_count[16]~62\ = CARRY((!\Blinking|s_count[15]~60\) # (!\Blinking|s_count\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(16),
	datad => VCC,
	cin => \Blinking|s_count[15]~60\,
	combout => \Blinking|s_count[16]~61_combout\,
	cout => \Blinking|s_count[16]~62\);

-- Location: FF_X82_Y40_N1
\Blinking|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[16]~61_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(16));

-- Location: LCCOMB_X82_Y40_N2
\Blinking|s_count[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[17]~63_combout\ = (\Blinking|s_count\(17) & (\Blinking|s_count[16]~62\ $ (GND))) # (!\Blinking|s_count\(17) & (!\Blinking|s_count[16]~62\ & VCC))
-- \Blinking|s_count[17]~64\ = CARRY((\Blinking|s_count\(17) & !\Blinking|s_count[16]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(17),
	datad => VCC,
	cin => \Blinking|s_count[16]~62\,
	combout => \Blinking|s_count[17]~63_combout\,
	cout => \Blinking|s_count[17]~64\);

-- Location: FF_X82_Y40_N3
\Blinking|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[17]~63_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(17));

-- Location: LCCOMB_X82_Y40_N4
\Blinking|s_count[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[18]~65_combout\ = (\Blinking|s_count\(18) & (!\Blinking|s_count[17]~64\)) # (!\Blinking|s_count\(18) & ((\Blinking|s_count[17]~64\) # (GND)))
-- \Blinking|s_count[18]~66\ = CARRY((!\Blinking|s_count[17]~64\) # (!\Blinking|s_count\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(18),
	datad => VCC,
	cin => \Blinking|s_count[17]~64\,
	combout => \Blinking|s_count[18]~65_combout\,
	cout => \Blinking|s_count[18]~66\);

-- Location: FF_X82_Y40_N5
\Blinking|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[18]~65_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(18));

-- Location: LCCOMB_X82_Y40_N6
\Blinking|s_count[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[19]~67_combout\ = (\Blinking|s_count\(19) & (\Blinking|s_count[18]~66\ $ (GND))) # (!\Blinking|s_count\(19) & (!\Blinking|s_count[18]~66\ & VCC))
-- \Blinking|s_count[19]~68\ = CARRY((\Blinking|s_count\(19) & !\Blinking|s_count[18]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(19),
	datad => VCC,
	cin => \Blinking|s_count[18]~66\,
	combout => \Blinking|s_count[19]~67_combout\,
	cout => \Blinking|s_count[19]~68\);

-- Location: FF_X82_Y40_N7
\Blinking|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[19]~67_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(19));

-- Location: LCCOMB_X82_Y40_N8
\Blinking|s_count[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[20]~69_combout\ = (\Blinking|s_count\(20) & (!\Blinking|s_count[19]~68\)) # (!\Blinking|s_count\(20) & ((\Blinking|s_count[19]~68\) # (GND)))
-- \Blinking|s_count[20]~70\ = CARRY((!\Blinking|s_count[19]~68\) # (!\Blinking|s_count\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(20),
	datad => VCC,
	cin => \Blinking|s_count[19]~68\,
	combout => \Blinking|s_count[20]~69_combout\,
	cout => \Blinking|s_count[20]~70\);

-- Location: FF_X82_Y40_N9
\Blinking|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[20]~69_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(20));

-- Location: LCCOMB_X82_Y40_N10
\Blinking|s_count[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[21]~71_combout\ = (\Blinking|s_count\(21) & (\Blinking|s_count[20]~70\ $ (GND))) # (!\Blinking|s_count\(21) & (!\Blinking|s_count[20]~70\ & VCC))
-- \Blinking|s_count[21]~72\ = CARRY((\Blinking|s_count\(21) & !\Blinking|s_count[20]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(21),
	datad => VCC,
	cin => \Blinking|s_count[20]~70\,
	combout => \Blinking|s_count[21]~71_combout\,
	cout => \Blinking|s_count[21]~72\);

-- Location: FF_X82_Y40_N11
\Blinking|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[21]~71_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(21));

-- Location: LCCOMB_X82_Y40_N12
\Blinking|s_count[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[22]~73_combout\ = (\Blinking|s_count\(22) & (!\Blinking|s_count[21]~72\)) # (!\Blinking|s_count\(22) & ((\Blinking|s_count[21]~72\) # (GND)))
-- \Blinking|s_count[22]~74\ = CARRY((!\Blinking|s_count[21]~72\) # (!\Blinking|s_count\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(22),
	datad => VCC,
	cin => \Blinking|s_count[21]~72\,
	combout => \Blinking|s_count[22]~73_combout\,
	cout => \Blinking|s_count[22]~74\);

-- Location: FF_X82_Y40_N13
\Blinking|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[22]~73_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(22));

-- Location: LCCOMB_X82_Y40_N14
\Blinking|s_count[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[23]~75_combout\ = (\Blinking|s_count\(23) & (\Blinking|s_count[22]~74\ $ (GND))) # (!\Blinking|s_count\(23) & (!\Blinking|s_count[22]~74\ & VCC))
-- \Blinking|s_count[23]~76\ = CARRY((\Blinking|s_count\(23) & !\Blinking|s_count[22]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(23),
	datad => VCC,
	cin => \Blinking|s_count[22]~74\,
	combout => \Blinking|s_count[23]~75_combout\,
	cout => \Blinking|s_count[23]~76\);

-- Location: FF_X82_Y40_N15
\Blinking|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[23]~75_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(23));

-- Location: LCCOMB_X82_Y40_N16
\Blinking|s_count[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[24]~77_combout\ = (\Blinking|s_count\(24) & (!\Blinking|s_count[23]~76\)) # (!\Blinking|s_count\(24) & ((\Blinking|s_count[23]~76\) # (GND)))
-- \Blinking|s_count[24]~78\ = CARRY((!\Blinking|s_count[23]~76\) # (!\Blinking|s_count\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(24),
	datad => VCC,
	cin => \Blinking|s_count[23]~76\,
	combout => \Blinking|s_count[24]~77_combout\,
	cout => \Blinking|s_count[24]~78\);

-- Location: FF_X82_Y40_N17
\Blinking|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[24]~77_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(24));

-- Location: LCCOMB_X82_Y40_N18
\Blinking|s_count[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[25]~79_combout\ = (\Blinking|s_count\(25) & (\Blinking|s_count[24]~78\ $ (GND))) # (!\Blinking|s_count\(25) & (!\Blinking|s_count[24]~78\ & VCC))
-- \Blinking|s_count[25]~80\ = CARRY((\Blinking|s_count\(25) & !\Blinking|s_count[24]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(25),
	datad => VCC,
	cin => \Blinking|s_count[24]~78\,
	combout => \Blinking|s_count[25]~79_combout\,
	cout => \Blinking|s_count[25]~80\);

-- Location: FF_X82_Y40_N19
\Blinking|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[25]~79_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(25));

-- Location: LCCOMB_X82_Y40_N20
\Blinking|s_count[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[26]~81_combout\ = (\Blinking|s_count\(26) & (!\Blinking|s_count[25]~80\)) # (!\Blinking|s_count\(26) & ((\Blinking|s_count[25]~80\) # (GND)))
-- \Blinking|s_count[26]~82\ = CARRY((!\Blinking|s_count[25]~80\) # (!\Blinking|s_count\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(26),
	datad => VCC,
	cin => \Blinking|s_count[25]~80\,
	combout => \Blinking|s_count[26]~81_combout\,
	cout => \Blinking|s_count[26]~82\);

-- Location: FF_X82_Y40_N21
\Blinking|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[26]~81_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(26));

-- Location: LCCOMB_X81_Y41_N2
\Blinking|s_count2[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[1]~31_combout\ = (\Blinking|s_count\(1) & (\Blinking|s_count\(0) $ (VCC))) # (!\Blinking|s_count\(1) & (\Blinking|s_count\(0) & VCC))
-- \Blinking|s_count2[1]~32\ = CARRY((\Blinking|s_count\(1) & \Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(1),
	datab => \Blinking|s_count\(0),
	datad => VCC,
	combout => \Blinking|s_count2[1]~31_combout\,
	cout => \Blinking|s_count2[1]~32\);

-- Location: LCCOMB_X81_Y41_N4
\Blinking|s_count2[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[2]~33_combout\ = (\Blinking|s_count\(2) & (\Blinking|s_count2[1]~32\ & VCC)) # (!\Blinking|s_count\(2) & (!\Blinking|s_count2[1]~32\))
-- \Blinking|s_count2[2]~34\ = CARRY((!\Blinking|s_count\(2) & !\Blinking|s_count2[1]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(2),
	datad => VCC,
	cin => \Blinking|s_count2[1]~32\,
	combout => \Blinking|s_count2[2]~33_combout\,
	cout => \Blinking|s_count2[2]~34\);

-- Location: LCCOMB_X81_Y41_N6
\Blinking|s_count2[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[3]~36_combout\ = (\Blinking|s_count\(3) & (\Blinking|s_count2[2]~34\ $ (GND))) # (!\Blinking|s_count\(3) & (!\Blinking|s_count2[2]~34\ & VCC))
-- \Blinking|s_count2[3]~37\ = CARRY((\Blinking|s_count\(3) & !\Blinking|s_count2[2]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(3),
	datad => VCC,
	cin => \Blinking|s_count2[2]~34\,
	combout => \Blinking|s_count2[3]~36_combout\,
	cout => \Blinking|s_count2[3]~37\);

-- Location: LCCOMB_X81_Y41_N8
\Blinking|s_count2[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[4]~38_combout\ = (\Blinking|s_count\(4) & (!\Blinking|s_count2[3]~37\)) # (!\Blinking|s_count\(4) & ((\Blinking|s_count2[3]~37\) # (GND)))
-- \Blinking|s_count2[4]~39\ = CARRY((!\Blinking|s_count2[3]~37\) # (!\Blinking|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(4),
	datad => VCC,
	cin => \Blinking|s_count2[3]~37\,
	combout => \Blinking|s_count2[4]~38_combout\,
	cout => \Blinking|s_count2[4]~39\);

-- Location: LCCOMB_X81_Y41_N10
\Blinking|s_count2[5]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[5]~40_combout\ = (\Blinking|s_count\(5) & (\Blinking|s_count2[4]~39\ $ (GND))) # (!\Blinking|s_count\(5) & (!\Blinking|s_count2[4]~39\ & VCC))
-- \Blinking|s_count2[5]~41\ = CARRY((\Blinking|s_count\(5) & !\Blinking|s_count2[4]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(5),
	datad => VCC,
	cin => \Blinking|s_count2[4]~39\,
	combout => \Blinking|s_count2[5]~40_combout\,
	cout => \Blinking|s_count2[5]~41\);

-- Location: LCCOMB_X81_Y41_N12
\Blinking|s_count2[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[6]~42_combout\ = (\Blinking|s_count\(6) & (!\Blinking|s_count2[5]~41\)) # (!\Blinking|s_count\(6) & ((\Blinking|s_count2[5]~41\) # (GND)))
-- \Blinking|s_count2[6]~43\ = CARRY((!\Blinking|s_count2[5]~41\) # (!\Blinking|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(6),
	datad => VCC,
	cin => \Blinking|s_count2[5]~41\,
	combout => \Blinking|s_count2[6]~42_combout\,
	cout => \Blinking|s_count2[6]~43\);

-- Location: LCCOMB_X81_Y41_N14
\Blinking|s_count2[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[7]~44_combout\ = (\Blinking|s_count\(7) & (\Blinking|s_count2[6]~43\ $ (GND))) # (!\Blinking|s_count\(7) & (!\Blinking|s_count2[6]~43\ & VCC))
-- \Blinking|s_count2[7]~45\ = CARRY((\Blinking|s_count\(7) & !\Blinking|s_count2[6]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(7),
	datad => VCC,
	cin => \Blinking|s_count2[6]~43\,
	combout => \Blinking|s_count2[7]~44_combout\,
	cout => \Blinking|s_count2[7]~45\);

-- Location: LCCOMB_X81_Y41_N16
\Blinking|s_count2[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[8]~46_combout\ = (\Blinking|s_count\(8) & (!\Blinking|s_count2[7]~45\)) # (!\Blinking|s_count\(8) & ((\Blinking|s_count2[7]~45\) # (GND)))
-- \Blinking|s_count2[8]~47\ = CARRY((!\Blinking|s_count2[7]~45\) # (!\Blinking|s_count\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(8),
	datad => VCC,
	cin => \Blinking|s_count2[7]~45\,
	combout => \Blinking|s_count2[8]~46_combout\,
	cout => \Blinking|s_count2[8]~47\);

-- Location: LCCOMB_X81_Y41_N18
\Blinking|s_count2[9]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[9]~48_combout\ = (\Blinking|s_count\(9) & (\Blinking|s_count2[8]~47\ $ (GND))) # (!\Blinking|s_count\(9) & (!\Blinking|s_count2[8]~47\ & VCC))
-- \Blinking|s_count2[9]~49\ = CARRY((\Blinking|s_count\(9) & !\Blinking|s_count2[8]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(9),
	datad => VCC,
	cin => \Blinking|s_count2[8]~47\,
	combout => \Blinking|s_count2[9]~48_combout\,
	cout => \Blinking|s_count2[9]~49\);

-- Location: LCCOMB_X81_Y41_N20
\Blinking|s_count2[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[10]~50_combout\ = (\Blinking|s_count\(10) & (!\Blinking|s_count2[9]~49\)) # (!\Blinking|s_count\(10) & ((\Blinking|s_count2[9]~49\) # (GND)))
-- \Blinking|s_count2[10]~51\ = CARRY((!\Blinking|s_count2[9]~49\) # (!\Blinking|s_count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(10),
	datad => VCC,
	cin => \Blinking|s_count2[9]~49\,
	combout => \Blinking|s_count2[10]~50_combout\,
	cout => \Blinking|s_count2[10]~51\);

-- Location: LCCOMB_X81_Y41_N22
\Blinking|s_count2[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[11]~52_combout\ = (\Blinking|s_count\(11) & (\Blinking|s_count2[10]~51\ $ (GND))) # (!\Blinking|s_count\(11) & (!\Blinking|s_count2[10]~51\ & VCC))
-- \Blinking|s_count2[11]~53\ = CARRY((\Blinking|s_count\(11) & !\Blinking|s_count2[10]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(11),
	datad => VCC,
	cin => \Blinking|s_count2[10]~51\,
	combout => \Blinking|s_count2[11]~52_combout\,
	cout => \Blinking|s_count2[11]~53\);

-- Location: LCCOMB_X81_Y41_N24
\Blinking|s_count2[12]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[12]~54_combout\ = (\Blinking|s_count\(12) & (!\Blinking|s_count2[11]~53\)) # (!\Blinking|s_count\(12) & ((\Blinking|s_count2[11]~53\) # (GND)))
-- \Blinking|s_count2[12]~55\ = CARRY((!\Blinking|s_count2[11]~53\) # (!\Blinking|s_count\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(12),
	datad => VCC,
	cin => \Blinking|s_count2[11]~53\,
	combout => \Blinking|s_count2[12]~54_combout\,
	cout => \Blinking|s_count2[12]~55\);

-- Location: LCCOMB_X81_Y41_N26
\Blinking|s_count2[13]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[13]~56_combout\ = (\Blinking|s_count\(13) & (\Blinking|s_count2[12]~55\ $ (GND))) # (!\Blinking|s_count\(13) & (!\Blinking|s_count2[12]~55\ & VCC))
-- \Blinking|s_count2[13]~57\ = CARRY((\Blinking|s_count\(13) & !\Blinking|s_count2[12]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(13),
	datad => VCC,
	cin => \Blinking|s_count2[12]~55\,
	combout => \Blinking|s_count2[13]~56_combout\,
	cout => \Blinking|s_count2[13]~57\);

-- Location: LCCOMB_X81_Y41_N28
\Blinking|s_count2[14]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[14]~58_combout\ = (\Blinking|s_count\(14) & (!\Blinking|s_count2[13]~57\)) # (!\Blinking|s_count\(14) & ((\Blinking|s_count2[13]~57\) # (GND)))
-- \Blinking|s_count2[14]~59\ = CARRY((!\Blinking|s_count2[13]~57\) # (!\Blinking|s_count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(14),
	datad => VCC,
	cin => \Blinking|s_count2[13]~57\,
	combout => \Blinking|s_count2[14]~58_combout\,
	cout => \Blinking|s_count2[14]~59\);

-- Location: LCCOMB_X81_Y41_N30
\Blinking|s_count2[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[15]~60_combout\ = (\Blinking|s_count\(15) & (\Blinking|s_count2[14]~59\ $ (GND))) # (!\Blinking|s_count\(15) & (!\Blinking|s_count2[14]~59\ & VCC))
-- \Blinking|s_count2[15]~61\ = CARRY((\Blinking|s_count\(15) & !\Blinking|s_count2[14]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(15),
	datad => VCC,
	cin => \Blinking|s_count2[14]~59\,
	combout => \Blinking|s_count2[15]~60_combout\,
	cout => \Blinking|s_count2[15]~61\);

-- Location: LCCOMB_X81_Y40_N0
\Blinking|s_count2[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[16]~62_combout\ = (\Blinking|s_count\(16) & (!\Blinking|s_count2[15]~61\)) # (!\Blinking|s_count\(16) & ((\Blinking|s_count2[15]~61\) # (GND)))
-- \Blinking|s_count2[16]~63\ = CARRY((!\Blinking|s_count2[15]~61\) # (!\Blinking|s_count\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(16),
	datad => VCC,
	cin => \Blinking|s_count2[15]~61\,
	combout => \Blinking|s_count2[16]~62_combout\,
	cout => \Blinking|s_count2[16]~63\);

-- Location: LCCOMB_X81_Y40_N2
\Blinking|s_count2[17]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[17]~64_combout\ = (\Blinking|s_count\(17) & (\Blinking|s_count2[16]~63\ $ (GND))) # (!\Blinking|s_count\(17) & (!\Blinking|s_count2[16]~63\ & VCC))
-- \Blinking|s_count2[17]~65\ = CARRY((\Blinking|s_count\(17) & !\Blinking|s_count2[16]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(17),
	datad => VCC,
	cin => \Blinking|s_count2[16]~63\,
	combout => \Blinking|s_count2[17]~64_combout\,
	cout => \Blinking|s_count2[17]~65\);

-- Location: LCCOMB_X81_Y40_N4
\Blinking|s_count2[18]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[18]~66_combout\ = (\Blinking|s_count\(18) & (!\Blinking|s_count2[17]~65\)) # (!\Blinking|s_count\(18) & ((\Blinking|s_count2[17]~65\) # (GND)))
-- \Blinking|s_count2[18]~67\ = CARRY((!\Blinking|s_count2[17]~65\) # (!\Blinking|s_count\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(18),
	datad => VCC,
	cin => \Blinking|s_count2[17]~65\,
	combout => \Blinking|s_count2[18]~66_combout\,
	cout => \Blinking|s_count2[18]~67\);

-- Location: LCCOMB_X81_Y40_N6
\Blinking|s_count2[19]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[19]~68_combout\ = (\Blinking|s_count\(19) & (\Blinking|s_count2[18]~67\ $ (GND))) # (!\Blinking|s_count\(19) & (!\Blinking|s_count2[18]~67\ & VCC))
-- \Blinking|s_count2[19]~69\ = CARRY((\Blinking|s_count\(19) & !\Blinking|s_count2[18]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(19),
	datad => VCC,
	cin => \Blinking|s_count2[18]~67\,
	combout => \Blinking|s_count2[19]~68_combout\,
	cout => \Blinking|s_count2[19]~69\);

-- Location: LCCOMB_X81_Y40_N8
\Blinking|s_count2[20]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[20]~70_combout\ = (\Blinking|s_count\(20) & (!\Blinking|s_count2[19]~69\)) # (!\Blinking|s_count\(20) & ((\Blinking|s_count2[19]~69\) # (GND)))
-- \Blinking|s_count2[20]~71\ = CARRY((!\Blinking|s_count2[19]~69\) # (!\Blinking|s_count\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(20),
	datad => VCC,
	cin => \Blinking|s_count2[19]~69\,
	combout => \Blinking|s_count2[20]~70_combout\,
	cout => \Blinking|s_count2[20]~71\);

-- Location: LCCOMB_X81_Y40_N10
\Blinking|s_count2[21]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[21]~72_combout\ = (\Blinking|s_count\(21) & (\Blinking|s_count2[20]~71\ $ (GND))) # (!\Blinking|s_count\(21) & (!\Blinking|s_count2[20]~71\ & VCC))
-- \Blinking|s_count2[21]~73\ = CARRY((\Blinking|s_count\(21) & !\Blinking|s_count2[20]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(21),
	datad => VCC,
	cin => \Blinking|s_count2[20]~71\,
	combout => \Blinking|s_count2[21]~72_combout\,
	cout => \Blinking|s_count2[21]~73\);

-- Location: LCCOMB_X81_Y40_N12
\Blinking|s_count2[22]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[22]~74_combout\ = (\Blinking|s_count\(22) & (!\Blinking|s_count2[21]~73\)) # (!\Blinking|s_count\(22) & ((\Blinking|s_count2[21]~73\) # (GND)))
-- \Blinking|s_count2[22]~75\ = CARRY((!\Blinking|s_count2[21]~73\) # (!\Blinking|s_count\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(22),
	datad => VCC,
	cin => \Blinking|s_count2[21]~73\,
	combout => \Blinking|s_count2[22]~74_combout\,
	cout => \Blinking|s_count2[22]~75\);

-- Location: LCCOMB_X81_Y40_N14
\Blinking|s_count2[23]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[23]~76_combout\ = (\Blinking|s_count\(23) & (\Blinking|s_count2[22]~75\ $ (GND))) # (!\Blinking|s_count\(23) & (!\Blinking|s_count2[22]~75\ & VCC))
-- \Blinking|s_count2[23]~77\ = CARRY((\Blinking|s_count\(23) & !\Blinking|s_count2[22]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(23),
	datad => VCC,
	cin => \Blinking|s_count2[22]~75\,
	combout => \Blinking|s_count2[23]~76_combout\,
	cout => \Blinking|s_count2[23]~77\);

-- Location: LCCOMB_X81_Y40_N16
\Blinking|s_count2[24]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[24]~78_combout\ = (\Blinking|s_count\(24) & (!\Blinking|s_count2[23]~77\)) # (!\Blinking|s_count\(24) & ((\Blinking|s_count2[23]~77\) # (GND)))
-- \Blinking|s_count2[24]~79\ = CARRY((!\Blinking|s_count2[23]~77\) # (!\Blinking|s_count\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(24),
	datad => VCC,
	cin => \Blinking|s_count2[23]~77\,
	combout => \Blinking|s_count2[24]~78_combout\,
	cout => \Blinking|s_count2[24]~79\);

-- Location: LCCOMB_X81_Y40_N18
\Blinking|s_count2[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[25]~80_combout\ = (\Blinking|s_count\(25) & (\Blinking|s_count2[24]~79\ $ (GND))) # (!\Blinking|s_count\(25) & (!\Blinking|s_count2[24]~79\ & VCC))
-- \Blinking|s_count2[25]~81\ = CARRY((\Blinking|s_count\(25) & !\Blinking|s_count2[24]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(25),
	datad => VCC,
	cin => \Blinking|s_count2[24]~79\,
	combout => \Blinking|s_count2[25]~80_combout\,
	cout => \Blinking|s_count2[25]~81\);

-- Location: LCCOMB_X80_Y41_N4
\Blinking|s_count2[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[31]~35_combout\ = (!\Blinking|s_count\(0) & (\Blinking|test~q\ & !\Comparador|s_currentState.stateopen~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Blinking|test~q\,
	datad => \Comparador|s_currentState.stateopen~q\,
	combout => \Blinking|s_count2[31]~35_combout\);

-- Location: FF_X81_Y40_N19
\Blinking|s_count2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[25]~80_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(25));

-- Location: LCCOMB_X81_Y40_N20
\Blinking|s_count2[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[26]~82_combout\ = (\Blinking|s_count\(26) & (!\Blinking|s_count2[25]~81\)) # (!\Blinking|s_count\(26) & ((\Blinking|s_count2[25]~81\) # (GND)))
-- \Blinking|s_count2[26]~83\ = CARRY((!\Blinking|s_count2[25]~81\) # (!\Blinking|s_count\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(26),
	datad => VCC,
	cin => \Blinking|s_count2[25]~81\,
	combout => \Blinking|s_count2[26]~82_combout\,
	cout => \Blinking|s_count2[26]~83\);

-- Location: FF_X81_Y40_N21
\Blinking|s_count2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[26]~82_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(26));

-- Location: LCCOMB_X80_Y40_N22
\Blinking|Equal1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~16_combout\ = (\Blinking|s_count\(26) & (\Blinking|s_count2\(26) & (\Blinking|s_count2\(25) $ (!\Blinking|s_count\(25))))) # (!\Blinking|s_count\(26) & (!\Blinking|s_count2\(26) & (\Blinking|s_count2\(25) $ (!\Blinking|s_count\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(26),
	datab => \Blinking|s_count2\(25),
	datac => \Blinking|s_count2\(26),
	datad => \Blinking|s_count\(25),
	combout => \Blinking|Equal1~16_combout\);

-- Location: FF_X81_Y40_N13
\Blinking|s_count2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[22]~74_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(22));

-- Location: FF_X81_Y40_N11
\Blinking|s_count2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[21]~72_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(21));

-- Location: LCCOMB_X80_Y40_N12
\Blinking|Equal1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~13_combout\ = (\Blinking|s_count\(22) & (\Blinking|s_count2\(22) & (\Blinking|s_count2\(21) $ (!\Blinking|s_count\(21))))) # (!\Blinking|s_count\(22) & (!\Blinking|s_count2\(22) & (\Blinking|s_count2\(21) $ (!\Blinking|s_count\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(22),
	datab => \Blinking|s_count2\(22),
	datac => \Blinking|s_count2\(21),
	datad => \Blinking|s_count\(21),
	combout => \Blinking|Equal1~13_combout\);

-- Location: FF_X81_Y40_N7
\Blinking|s_count2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[19]~68_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(19));

-- Location: FF_X81_Y40_N9
\Blinking|s_count2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[20]~70_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(20));

-- Location: LCCOMB_X80_Y40_N2
\Blinking|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~12_combout\ = (\Blinking|s_count2\(19) & (\Blinking|s_count\(19) & (\Blinking|s_count\(20) $ (!\Blinking|s_count2\(20))))) # (!\Blinking|s_count2\(19) & (!\Blinking|s_count\(19) & (\Blinking|s_count\(20) $ (!\Blinking|s_count2\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(19),
	datab => \Blinking|s_count\(20),
	datac => \Blinking|s_count2\(20),
	datad => \Blinking|s_count\(19),
	combout => \Blinking|Equal1~12_combout\);

-- Location: FF_X81_Y40_N17
\Blinking|s_count2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[24]~78_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(24));

-- Location: FF_X81_Y40_N15
\Blinking|s_count2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[23]~76_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(23));

-- Location: LCCOMB_X80_Y40_N30
\Blinking|Equal1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~14_combout\ = (\Blinking|s_count\(24) & (\Blinking|s_count2\(24) & (\Blinking|s_count2\(23) $ (!\Blinking|s_count\(23))))) # (!\Blinking|s_count\(24) & (!\Blinking|s_count2\(24) & (\Blinking|s_count2\(23) $ (!\Blinking|s_count\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(24),
	datab => \Blinking|s_count2\(24),
	datac => \Blinking|s_count2\(23),
	datad => \Blinking|s_count\(23),
	combout => \Blinking|Equal1~14_combout\);

-- Location: FF_X81_Y40_N5
\Blinking|s_count2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[18]~66_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(18));

-- Location: FF_X81_Y40_N3
\Blinking|s_count2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[17]~64_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(17));

-- Location: LCCOMB_X80_Y40_N20
\Blinking|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~11_combout\ = (\Blinking|s_count2\(18) & (\Blinking|s_count\(18) & (\Blinking|s_count\(17) $ (!\Blinking|s_count2\(17))))) # (!\Blinking|s_count2\(18) & (!\Blinking|s_count\(18) & (\Blinking|s_count\(17) $ (!\Blinking|s_count2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(18),
	datab => \Blinking|s_count\(17),
	datac => \Blinking|s_count\(18),
	datad => \Blinking|s_count2\(17),
	combout => \Blinking|Equal1~11_combout\);

-- Location: LCCOMB_X80_Y40_N24
\Blinking|Equal1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~15_combout\ = (\Blinking|Equal1~13_combout\ & (\Blinking|Equal1~12_combout\ & (\Blinking|Equal1~14_combout\ & \Blinking|Equal1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|Equal1~13_combout\,
	datab => \Blinking|Equal1~12_combout\,
	datac => \Blinking|Equal1~14_combout\,
	datad => \Blinking|Equal1~11_combout\,
	combout => \Blinking|Equal1~15_combout\);

-- Location: LCCOMB_X80_Y41_N30
\Blinking|s_count2[0]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[0]~92_combout\ = (\Blinking|s_count2\(0)) # ((!\Blinking|s_count\(0) & (\Blinking|test~q\ & !\Comparador|s_currentState.stateopen~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datac => \Blinking|s_count2\(0),
	datad => \Comparador|s_currentState.stateopen~q\,
	combout => \Blinking|s_count2[0]~92_combout\);

-- Location: FF_X80_Y41_N31
\Blinking|s_count2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[0]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(0));

-- Location: LCCOMB_X82_Y40_N22
\Blinking|s_count[27]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[27]~83_combout\ = (\Blinking|s_count\(27) & (\Blinking|s_count[26]~82\ $ (GND))) # (!\Blinking|s_count\(27) & (!\Blinking|s_count[26]~82\ & VCC))
-- \Blinking|s_count[27]~84\ = CARRY((\Blinking|s_count\(27) & !\Blinking|s_count[26]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(27),
	datad => VCC,
	cin => \Blinking|s_count[26]~82\,
	combout => \Blinking|s_count[27]~83_combout\,
	cout => \Blinking|s_count[27]~84\);

-- Location: FF_X82_Y40_N23
\Blinking|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[27]~83_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(27));

-- Location: LCCOMB_X82_Y40_N24
\Blinking|s_count[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[28]~85_combout\ = (\Blinking|s_count\(28) & (!\Blinking|s_count[27]~84\)) # (!\Blinking|s_count\(28) & ((\Blinking|s_count[27]~84\) # (GND)))
-- \Blinking|s_count[28]~86\ = CARRY((!\Blinking|s_count[27]~84\) # (!\Blinking|s_count\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(28),
	datad => VCC,
	cin => \Blinking|s_count[27]~84\,
	combout => \Blinking|s_count[28]~85_combout\,
	cout => \Blinking|s_count[28]~86\);

-- Location: FF_X82_Y40_N25
\Blinking|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[28]~85_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(28));

-- Location: LCCOMB_X82_Y40_N26
\Blinking|s_count[29]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[29]~87_combout\ = (\Blinking|s_count\(29) & (\Blinking|s_count[28]~86\ $ (GND))) # (!\Blinking|s_count\(29) & (!\Blinking|s_count[28]~86\ & VCC))
-- \Blinking|s_count[29]~88\ = CARRY((\Blinking|s_count\(29) & !\Blinking|s_count[28]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(29),
	datad => VCC,
	cin => \Blinking|s_count[28]~86\,
	combout => \Blinking|s_count[29]~87_combout\,
	cout => \Blinking|s_count[29]~88\);

-- Location: FF_X82_Y40_N27
\Blinking|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[29]~87_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(29));

-- Location: LCCOMB_X82_Y40_N28
\Blinking|s_count[30]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[30]~89_combout\ = (\Blinking|s_count\(30) & (!\Blinking|s_count[29]~88\)) # (!\Blinking|s_count\(30) & ((\Blinking|s_count[29]~88\) # (GND)))
-- \Blinking|s_count[30]~90\ = CARRY((!\Blinking|s_count[29]~88\) # (!\Blinking|s_count\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(30),
	datad => VCC,
	cin => \Blinking|s_count[29]~88\,
	combout => \Blinking|s_count[30]~89_combout\,
	cout => \Blinking|s_count[30]~90\);

-- Location: FF_X82_Y40_N29
\Blinking|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[30]~89_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(30));

-- Location: LCCOMB_X81_Y40_N22
\Blinking|s_count2[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[27]~84_combout\ = (\Blinking|s_count\(27) & (\Blinking|s_count2[26]~83\ $ (GND))) # (!\Blinking|s_count\(27) & (!\Blinking|s_count2[26]~83\ & VCC))
-- \Blinking|s_count2[27]~85\ = CARRY((\Blinking|s_count\(27) & !\Blinking|s_count2[26]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(27),
	datad => VCC,
	cin => \Blinking|s_count2[26]~83\,
	combout => \Blinking|s_count2[27]~84_combout\,
	cout => \Blinking|s_count2[27]~85\);

-- Location: LCCOMB_X81_Y40_N24
\Blinking|s_count2[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[28]~86_combout\ = (\Blinking|s_count\(28) & (!\Blinking|s_count2[27]~85\)) # (!\Blinking|s_count\(28) & ((\Blinking|s_count2[27]~85\) # (GND)))
-- \Blinking|s_count2[28]~87\ = CARRY((!\Blinking|s_count2[27]~85\) # (!\Blinking|s_count\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(28),
	datad => VCC,
	cin => \Blinking|s_count2[27]~85\,
	combout => \Blinking|s_count2[28]~86_combout\,
	cout => \Blinking|s_count2[28]~87\);

-- Location: LCCOMB_X81_Y40_N26
\Blinking|s_count2[29]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[29]~88_combout\ = (\Blinking|s_count\(29) & (\Blinking|s_count2[28]~87\ $ (GND))) # (!\Blinking|s_count\(29) & (!\Blinking|s_count2[28]~87\ & VCC))
-- \Blinking|s_count2[29]~89\ = CARRY((\Blinking|s_count\(29) & !\Blinking|s_count2[28]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(29),
	datad => VCC,
	cin => \Blinking|s_count2[28]~87\,
	combout => \Blinking|s_count2[29]~88_combout\,
	cout => \Blinking|s_count2[29]~89\);

-- Location: LCCOMB_X81_Y40_N28
\Blinking|s_count2[30]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[30]~90_combout\ = (\Blinking|s_count\(30) & (!\Blinking|s_count2[29]~89\)) # (!\Blinking|s_count\(30) & ((\Blinking|s_count2[29]~89\) # (GND)))
-- \Blinking|s_count2[30]~91\ = CARRY((!\Blinking|s_count2[29]~89\) # (!\Blinking|s_count\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(30),
	datad => VCC,
	cin => \Blinking|s_count2[29]~89\,
	combout => \Blinking|s_count2[30]~90_combout\,
	cout => \Blinking|s_count2[30]~91\);

-- Location: FF_X81_Y40_N29
\Blinking|s_count2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[30]~90_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(30));

-- Location: FF_X81_Y40_N27
\Blinking|s_count2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[29]~88_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(29));

-- Location: LCCOMB_X80_Y40_N18
\Blinking|Equal1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~18_combout\ = (\Blinking|s_count\(29) & (\Blinking|s_count2\(29) & (\Blinking|s_count\(30) $ (!\Blinking|s_count2\(30))))) # (!\Blinking|s_count\(29) & (!\Blinking|s_count2\(29) & (\Blinking|s_count\(30) $ (!\Blinking|s_count2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(29),
	datab => \Blinking|s_count\(30),
	datac => \Blinking|s_count2\(30),
	datad => \Blinking|s_count2\(29),
	combout => \Blinking|Equal1~18_combout\);

-- Location: LCCOMB_X82_Y40_N30
\Blinking|s_count[31]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count[31]~91_combout\ = \Blinking|s_count\(31) $ (!\Blinking|s_count[30]~90\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(31),
	cin => \Blinking|s_count[30]~90\,
	combout => \Blinking|s_count[31]~91_combout\);

-- Location: FF_X82_Y40_N31
\Blinking|s_count[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count[31]~91_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count\(31));

-- Location: LCCOMB_X81_Y40_N30
\Blinking|s_count2[31]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|s_count2[31]~93_combout\ = \Blinking|s_count\(31) $ (!\Blinking|s_count2[30]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(31),
	cin => \Blinking|s_count2[30]~91\,
	combout => \Blinking|s_count2[31]~93_combout\);

-- Location: FF_X81_Y40_N31
\Blinking|s_count2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[31]~93_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(31));

-- Location: LCCOMB_X80_Y40_N4
\Blinking|Equal1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~19_combout\ = (\Blinking|s_count2\(0) & (\Blinking|Equal1~18_combout\ & (\Blinking|s_count2\(31) $ (!\Blinking|s_count\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(0),
	datab => \Blinking|Equal1~18_combout\,
	datac => \Blinking|s_count2\(31),
	datad => \Blinking|s_count\(31),
	combout => \Blinking|Equal1~19_combout\);

-- Location: FF_X81_Y40_N23
\Blinking|s_count2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[27]~84_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(27));

-- Location: FF_X81_Y40_N25
\Blinking|s_count2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[28]~86_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(28));

-- Location: LCCOMB_X80_Y40_N28
\Blinking|Equal1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~17_combout\ = (\Blinking|s_count\(27) & (\Blinking|s_count2\(27) & (\Blinking|s_count\(28) $ (!\Blinking|s_count2\(28))))) # (!\Blinking|s_count\(27) & (!\Blinking|s_count2\(27) & (\Blinking|s_count\(28) $ (!\Blinking|s_count2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(27),
	datab => \Blinking|s_count2\(27),
	datac => \Blinking|s_count\(28),
	datad => \Blinking|s_count2\(28),
	combout => \Blinking|Equal1~17_combout\);

-- Location: LCCOMB_X80_Y40_N10
\Blinking|Equal1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~20_combout\ = (\Blinking|Equal1~16_combout\ & (\Blinking|Equal1~15_combout\ & (\Blinking|Equal1~19_combout\ & \Blinking|Equal1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|Equal1~16_combout\,
	datab => \Blinking|Equal1~15_combout\,
	datac => \Blinking|Equal1~19_combout\,
	datad => \Blinking|Equal1~17_combout\,
	combout => \Blinking|Equal1~20_combout\);

-- Location: FF_X81_Y41_N19
\Blinking|s_count2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[9]~48_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(9));

-- Location: FF_X81_Y41_N21
\Blinking|s_count2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[10]~50_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(10));

-- Location: LCCOMB_X82_Y41_N0
\Blinking|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~5_combout\ = (\Blinking|s_count2\(9) & (\Blinking|s_count\(9) & (\Blinking|s_count2\(10) $ (!\Blinking|s_count\(10))))) # (!\Blinking|s_count2\(9) & (!\Blinking|s_count\(9) & (\Blinking|s_count2\(10) $ (!\Blinking|s_count\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(9),
	datab => \Blinking|s_count\(9),
	datac => \Blinking|s_count2\(10),
	datad => \Blinking|s_count\(10),
	combout => \Blinking|Equal1~5_combout\);

-- Location: FF_X81_Y41_N23
\Blinking|s_count2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[11]~52_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(11));

-- Location: FF_X81_Y41_N25
\Blinking|s_count2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[12]~54_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(12));

-- Location: LCCOMB_X80_Y41_N8
\Blinking|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~6_combout\ = (\Blinking|s_count\(11) & (\Blinking|s_count2\(11) & (\Blinking|s_count2\(12) $ (!\Blinking|s_count\(12))))) # (!\Blinking|s_count\(11) & (!\Blinking|s_count2\(11) & (\Blinking|s_count2\(12) $ (!\Blinking|s_count\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(11),
	datab => \Blinking|s_count2\(11),
	datac => \Blinking|s_count2\(12),
	datad => \Blinking|s_count\(12),
	combout => \Blinking|Equal1~6_combout\);

-- Location: LCCOMB_X80_Y41_N6
\Blinking|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~7_combout\ = (\Blinking|Equal1~5_combout\ & \Blinking|Equal1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|Equal1~5_combout\,
	datac => \Blinking|Equal1~6_combout\,
	combout => \Blinking|Equal1~7_combout\);

-- Location: FF_X81_Y41_N27
\Blinking|s_count2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[13]~56_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(13));

-- Location: FF_X81_Y41_N29
\Blinking|s_count2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[14]~58_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(14));

-- Location: LCCOMB_X80_Y41_N20
\Blinking|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~8_combout\ = (\Blinking|s_count\(13) & (\Blinking|s_count2\(13) & (\Blinking|s_count\(14) $ (!\Blinking|s_count2\(14))))) # (!\Blinking|s_count\(13) & (!\Blinking|s_count2\(13) & (\Blinking|s_count\(14) $ (!\Blinking|s_count2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(13),
	datab => \Blinking|s_count2\(13),
	datac => \Blinking|s_count\(14),
	datad => \Blinking|s_count2\(14),
	combout => \Blinking|Equal1~8_combout\);

-- Location: FF_X81_Y41_N31
\Blinking|s_count2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[15]~60_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(15));

-- Location: FF_X81_Y40_N1
\Blinking|s_count2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[16]~62_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(16));

-- Location: LCCOMB_X80_Y41_N22
\Blinking|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~9_combout\ = (\Blinking|s_count\(16) & (\Blinking|s_count2\(16) & (\Blinking|s_count2\(15) $ (!\Blinking|s_count\(15))))) # (!\Blinking|s_count\(16) & (!\Blinking|s_count2\(16) & (\Blinking|s_count2\(15) $ (!\Blinking|s_count\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(16),
	datab => \Blinking|s_count2\(15),
	datac => \Blinking|s_count2\(16),
	datad => \Blinking|s_count\(15),
	combout => \Blinking|Equal1~9_combout\);

-- Location: FF_X81_Y41_N7
\Blinking|s_count2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[3]~36_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(3));

-- Location: FF_X81_Y41_N9
\Blinking|s_count2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[4]~38_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(4));

-- Location: LCCOMB_X80_Y41_N26
\Blinking|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~1_combout\ = (\Blinking|s_count2\(3) & (\Blinking|s_count\(3) & (\Blinking|s_count\(4) $ (!\Blinking|s_count2\(4))))) # (!\Blinking|s_count2\(3) & (!\Blinking|s_count\(3) & (\Blinking|s_count\(4) $ (!\Blinking|s_count2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(3),
	datab => \Blinking|s_count\(4),
	datac => \Blinking|s_count2\(4),
	datad => \Blinking|s_count\(3),
	combout => \Blinking|Equal1~1_combout\);

-- Location: FF_X81_Y41_N5
\Blinking|s_count2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[2]~33_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(2));

-- Location: FF_X81_Y41_N3
\Blinking|s_count2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[1]~31_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(1));

-- Location: LCCOMB_X80_Y41_N28
\Blinking|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~0_combout\ = (\Blinking|s_count2\(2) & (\Blinking|s_count\(2) & (\Blinking|s_count\(1) $ (!\Blinking|s_count2\(1))))) # (!\Blinking|s_count2\(2) & (!\Blinking|s_count\(2) & (\Blinking|s_count\(1) $ (!\Blinking|s_count2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(2),
	datab => \Blinking|s_count\(2),
	datac => \Blinking|s_count\(1),
	datad => \Blinking|s_count2\(1),
	combout => \Blinking|Equal1~0_combout\);

-- Location: FF_X81_Y41_N11
\Blinking|s_count2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[5]~40_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(5));

-- Location: FF_X81_Y41_N13
\Blinking|s_count2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[6]~42_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(6));

-- Location: LCCOMB_X81_Y41_N0
\Blinking|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~2_combout\ = (\Blinking|s_count2\(5) & (\Blinking|s_count\(5) & (\Blinking|s_count\(6) $ (!\Blinking|s_count2\(6))))) # (!\Blinking|s_count2\(5) & (!\Blinking|s_count\(5) & (\Blinking|s_count\(6) $ (!\Blinking|s_count2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count2\(5),
	datab => \Blinking|s_count\(6),
	datac => \Blinking|s_count\(5),
	datad => \Blinking|s_count2\(6),
	combout => \Blinking|Equal1~2_combout\);

-- Location: FF_X81_Y41_N17
\Blinking|s_count2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[8]~46_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(8));

-- Location: FF_X81_Y41_N15
\Blinking|s_count2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|s_count2[7]~44_combout\,
	ena => \Blinking|s_count2[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|s_count2\(7));

-- Location: LCCOMB_X80_Y41_N0
\Blinking|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~3_combout\ = (\Blinking|s_count\(8) & (\Blinking|s_count2\(8) & (\Blinking|s_count2\(7) $ (!\Blinking|s_count\(7))))) # (!\Blinking|s_count\(8) & (!\Blinking|s_count2\(8) & (\Blinking|s_count2\(7) $ (!\Blinking|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(8),
	datab => \Blinking|s_count2\(8),
	datac => \Blinking|s_count2\(7),
	datad => \Blinking|s_count\(7),
	combout => \Blinking|Equal1~3_combout\);

-- Location: LCCOMB_X80_Y41_N2
\Blinking|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~4_combout\ = (\Blinking|Equal1~1_combout\ & (\Blinking|Equal1~0_combout\ & (\Blinking|Equal1~2_combout\ & \Blinking|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|Equal1~1_combout\,
	datab => \Blinking|Equal1~0_combout\,
	datac => \Blinking|Equal1~2_combout\,
	datad => \Blinking|Equal1~3_combout\,
	combout => \Blinking|Equal1~4_combout\);

-- Location: LCCOMB_X80_Y41_N16
\Blinking|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|Equal1~10_combout\ = (\Blinking|Equal1~7_combout\ & (\Blinking|Equal1~8_combout\ & (\Blinking|Equal1~9_combout\ & \Blinking|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|Equal1~7_combout\,
	datab => \Blinking|Equal1~8_combout\,
	datac => \Blinking|Equal1~9_combout\,
	datad => \Blinking|Equal1~4_combout\,
	combout => \Blinking|Equal1~10_combout\);

-- Location: LCCOMB_X80_Y41_N10
\Blinking|timer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|timer~1_combout\ = ((\Blinking|timer~q\ & ((!\Blinking|Equal1~10_combout\) # (!\Blinking|Equal1~20_combout\)))) # (!\Blinking|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|Equal1~20_combout\,
	datac => \Blinking|timer~q\,
	datad => \Blinking|Equal1~10_combout\,
	combout => \Blinking|timer~1_combout\);

-- Location: FF_X80_Y41_N11
\Blinking|timer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|timer~1_combout\,
	ena => \Blinking|timer~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|timer~q\);

-- Location: LCCOMB_X80_Y41_N24
\Blinking|blink1_exit[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit[5]~1_combout\ = (!\Comparador|s_currentState.stateopen~q\ & ((\Blinking|s_count\(0)) # ((\Blinking|timer~q\) # (!\Blinking|test~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Comparador|s_currentState.stateopen~q\,
	datac => \Blinking|test~q\,
	datad => \Blinking|timer~q\,
	combout => \Blinking|blink1_exit[5]~1_combout\);

-- Location: FF_X73_Y37_N29
\Blinking|blink1_exit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~6_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(5));

-- Location: LCCOMB_X70_Y37_N2
\Bin2Dec|unidades~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~10_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~87_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\,
	combout => \Bin2Dec|unidades~10_combout\);

-- Location: LCCOMB_X74_Y37_N28
\Bin2Dec|unidades~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~11_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2Dec|unidades~10_combout\))) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Bin2Dec|unidades~10_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2Dec|unidades~11_combout\);

-- Location: FF_X74_Y37_N29
\Bin2Dec|unidades[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|unidades~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(6));

-- Location: LCCOMB_X74_Y37_N8
\Bin2Dec|DecU[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(6) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|unidades\(6))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecU\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(6),
	datac => \Bin2Dec|DecU\(6),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(6));

-- Location: LCCOMB_X74_Y37_N16
\Blinking|blink1_exit~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~7_combout\ = (\Bin2Dec|DecU\(6)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecU\(6),
	combout => \Blinking|blink1_exit~7_combout\);

-- Location: FF_X74_Y37_N17
\Blinking|blink1_exit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~7_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(6));

-- Location: LCCOMB_X70_Y37_N8
\Bin2Dec|unidades~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~12_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~86_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Bin2Dec|unidades~12_combout\);

-- Location: LCCOMB_X73_Y37_N6
\Bin2Dec|unidades~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~13_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|unidades~12_combout\)) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|unidades~12_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2Dec|unidades~13_combout\);

-- Location: FF_X73_Y37_N7
\Bin2Dec|unidades[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|unidades~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(7));

-- Location: LCCOMB_X73_Y37_N2
\Bin2Dec|DecU[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(7) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|unidades\(7))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecU\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|unidades\(7),
	datac => \Bin2Dec|DecU\(7),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(7));

-- Location: LCCOMB_X73_Y37_N30
\Blinking|blink1_exit~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~8_combout\ = (\Bin2Dec|DecU\(7)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecU\(7),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink1_exit~8_combout\);

-- Location: FF_X73_Y37_N31
\Blinking|blink1_exit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~8_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(7));

-- Location: LCCOMB_X75_Y37_N18
\Bin2Dec|unidades~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~2_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Subtractor|res\(1)))) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Subtractor|res\(1),
	combout => \Bin2Dec|unidades~2_combout\);

-- Location: FF_X75_Y37_N19
\Bin2Dec|unidades[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|unidades~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(1));

-- Location: LCCOMB_X75_Y37_N12
\Bin2Dec|DecU[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(1) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|unidades\(1))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecU\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(1),
	datab => \Bin2Dec|DecU\(1),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(1));

-- Location: LCCOMB_X75_Y37_N2
\Blinking|blink1_exit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~2_combout\ = (\Bin2Dec|DecU\(1)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datad => \Bin2Dec|DecU\(1),
	combout => \Blinking|blink1_exit~2_combout\);

-- Location: FF_X75_Y37_N3
\Blinking|blink1_exit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~2_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(1));

-- Location: LCCOMB_X72_Y37_N6
\Bin2Dec|unidades~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~3_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Subtractor|res\(2))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(2),
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|unidades~3_combout\);

-- Location: LCCOMB_X74_Y37_N20
\Bin2Dec|unidades~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~4_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|unidades~3_combout\)) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2Dec|unidades~3_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2Dec|unidades~4_combout\);

-- Location: FF_X74_Y37_N21
\Bin2Dec|unidades[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|unidades~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(2));

-- Location: LCCOMB_X74_Y37_N24
\Bin2Dec|DecU[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(2) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|unidades\(2))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecU\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(2),
	datac => \Bin2Dec|DecU\(2),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(2));

-- Location: LCCOMB_X74_Y37_N4
\Blinking|blink1_exit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~3_combout\ = (\Bin2Dec|DecU\(2)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecU\(2),
	combout => \Blinking|blink1_exit~3_combout\);

-- Location: FF_X74_Y37_N5
\Blinking|blink1_exit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~3_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(2));

-- Location: LCCOMB_X70_Y37_N6
\Bin2Dec|unidades~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~5_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- ((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2Dec|unidades~5_combout\);

-- Location: LCCOMB_X74_Y37_N26
\Bin2Dec|unidades~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~6_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|unidades~5_combout\)) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2Dec|unidades~5_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2Dec|unidades~6_combout\);

-- Location: FF_X75_Y37_N1
\Bin2Dec|unidades[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Bin2Dec|unidades~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(3));

-- Location: LCCOMB_X75_Y37_N0
\Bin2Dec|DecU[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(3) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|unidades\(3)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecU\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|DecU\(3),
	datac => \Bin2Dec|unidades\(3),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(3));

-- Location: LCCOMB_X75_Y37_N20
\Blinking|blink1_exit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~4_combout\ = (\Bin2Dec|DecU\(3)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecU\(3),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink1_exit~4_combout\);

-- Location: FF_X75_Y37_N21
\Blinking|blink1_exit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~4_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(3));

-- Location: LCCOMB_X74_Y40_N6
\BCD0|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|Equal3~0_combout\ = (\Blinking|blink1_exit\(1) & (\Blinking|blink1_exit\(2) & \Blinking|blink1_exit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|Equal3~0_combout\);

-- Location: LCCOMB_X74_Y37_N10
\BCD0|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n~3_combout\ = (\Blinking|blink1_exit\(5) & (\Blinking|blink1_exit\(6) & (\Blinking|blink1_exit\(7) & \BCD0|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(5),
	datab => \Blinking|blink1_exit\(6),
	datac => \Blinking|blink1_exit\(7),
	datad => \BCD0|Equal3~0_combout\,
	combout => \BCD0|decOut_n~3_combout\);

-- Location: LCCOMB_X70_Y37_N12
\Bin2Dec|unidades~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~7_combout\ = (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\) # 
-- (\Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\)))) # (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~96_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\,
	combout => \Bin2Dec|unidades~7_combout\);

-- Location: LCCOMB_X74_Y37_N2
\Bin2Dec|unidades~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|unidades~8_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2Dec|unidades~7_combout\)) # 
-- (!\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|unidades~7_combout\,
	datac => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2Dec|unidades~8_combout\);

-- Location: FF_X74_Y37_N3
\Bin2Dec|unidades[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|unidades~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|unidades\(4));

-- Location: LCCOMB_X74_Y37_N6
\Bin2Dec|DecU[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(4) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|unidades\(4)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecU\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecU\(4),
	datab => \Bin2Dec|unidades\(4),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(4));

-- Location: LCCOMB_X74_Y37_N22
\Blinking|blink1_exit~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~5_combout\ = (\Bin2Dec|DecU\(4)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecU\(4),
	combout => \Blinking|blink1_exit~5_combout\);

-- Location: FF_X74_Y37_N23
\Blinking|blink1_exit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~5_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(4));

-- Location: LCCOMB_X74_Y37_N12
\BCD0|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|Equal2~0_combout\ = (!\Blinking|blink1_exit\(5) & (!\Blinking|blink1_exit\(4) & (!\Blinking|blink1_exit\(7) & !\Blinking|blink1_exit\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(5),
	datab => \Blinking|blink1_exit\(4),
	datac => \Blinking|blink1_exit\(7),
	datad => \Blinking|blink1_exit\(6),
	combout => \BCD0|Equal2~0_combout\);

-- Location: LCCOMB_X75_Y37_N4
\Bin2Dec|DecU[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecU\(0) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|unidades\(0))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecU\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|unidades\(0),
	datac => \Bin2Dec|DecU\(0),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecU\(0));

-- Location: LCCOMB_X75_Y37_N8
\Blinking|blink1_exit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink1_exit~0_combout\ = (\Bin2Dec|DecU\(0) & ((\Blinking|s_count\(0)) # (!\Blinking|test~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datac => \Bin2Dec|DecU\(0),
	combout => \Blinking|blink1_exit~0_combout\);

-- Location: FF_X75_Y37_N9
\Blinking|blink1_exit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink1_exit~0_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink1_exit\(0));

-- Location: LCCOMB_X74_Y40_N20
\BCD0|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[0]~2_combout\ = (\Blinking|blink1_exit\(2) & (!\Blinking|blink1_exit\(1) & (\Blinking|blink1_exit\(0) $ (!\Blinking|blink1_exit\(3))))) # (!\Blinking|blink1_exit\(2) & (\Blinking|blink1_exit\(0) & (\Blinking|blink1_exit\(1) $ 
-- (!\Blinking|blink1_exit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(0),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X74_Y40_N4
\BCD0|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[0]~4_combout\ = (\BCD0|decOut_n~3_combout\ & ((\Blinking|blink1_exit\(4)) # ((\BCD0|Equal2~0_combout\ & \BCD0|decOut_n[0]~2_combout\)))) # (!\BCD0|decOut_n~3_combout\ & (\BCD0|Equal2~0_combout\ & ((\BCD0|decOut_n[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~3_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \BCD0|decOut_n[0]~2_combout\,
	combout => \BCD0|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X74_Y40_N26
\BCD0|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n~16_combout\ = (\BCD0|decOut_n~3_combout\ & ((\Blinking|blink1_exit\(4)) # ((\BCD0|Equal2~0_combout\ & \BCD0|Equal3~0_combout\)))) # (!\BCD0|decOut_n~3_combout\ & (\BCD0|Equal2~0_combout\ & ((\BCD0|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~3_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \BCD0|Equal3~0_combout\,
	combout => \BCD0|decOut_n~16_combout\);

-- Location: LCCOMB_X74_Y40_N8
\BCD0|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[1]~19_combout\ = (\Blinking|blink1_exit\(2) & (\Blinking|blink1_exit\(1) $ (((\Blinking|blink1_exit\(0)) # (\Blinking|blink1_exit\(3)))))) # (!\Blinking|blink1_exit\(2) & (\Blinking|blink1_exit\(0) & (\Blinking|blink1_exit\(1) & 
-- \Blinking|blink1_exit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(0),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X74_Y40_N18
\BCD0|decOut_n[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[1]~20_combout\ = \BCD0|decOut_n[1]~19_combout\ $ (((\BCD0|decOut_n~16_combout\ & (\Blinking|blink1_exit\(1) & \Blinking|blink1_exit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~16_combout\,
	datab => \Blinking|blink1_exit\(1),
	datac => \BCD0|decOut_n[1]~19_combout\,
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[1]~20_combout\);

-- Location: LCCOMB_X74_Y40_N22
\BCD0|decOut_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[1]~5_combout\ = (\BCD0|decOut_n~16_combout\ & ((\Blinking|blink1_exit\(4)) # ((\BCD0|Equal2~0_combout\ & \BCD0|decOut_n[1]~20_combout\)))) # (!\BCD0|decOut_n~16_combout\ & (\BCD0|Equal2~0_combout\ & ((\BCD0|decOut_n[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~16_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \BCD0|decOut_n[1]~20_combout\,
	combout => \BCD0|decOut_n[1]~5_combout\);

-- Location: LCCOMB_X74_Y40_N28
\BCD0|decOut_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[2]~6_combout\ = (\Blinking|blink1_exit\(2) & (\Blinking|blink1_exit\(3) & ((\Blinking|blink1_exit\(1)) # (!\Blinking|blink1_exit\(0))))) # (!\Blinking|blink1_exit\(2) & (!\Blinking|blink1_exit\(0) & (\Blinking|blink1_exit\(1) & 
-- !\Blinking|blink1_exit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(0),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[2]~6_combout\);

-- Location: LCCOMB_X74_Y40_N14
\BCD0|decOut_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[2]~7_combout\ = (\BCD0|decOut_n~16_combout\ & ((\Blinking|blink1_exit\(4)) # ((\BCD0|Equal2~0_combout\ & \BCD0|decOut_n[2]~6_combout\)))) # (!\BCD0|decOut_n~16_combout\ & (\BCD0|Equal2~0_combout\ & ((\BCD0|decOut_n[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~16_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \BCD0|decOut_n[2]~6_combout\,
	combout => \BCD0|decOut_n[2]~7_combout\);

-- Location: LCCOMB_X74_Y40_N12
\BCD0|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[3]~8_combout\ = (\Blinking|blink1_exit\(1) & ((\Blinking|blink1_exit\(0) & (\Blinking|blink1_exit\(2))) # (!\Blinking|blink1_exit\(0) & (!\Blinking|blink1_exit\(2) & \Blinking|blink1_exit\(3))))) # (!\Blinking|blink1_exit\(1) & 
-- (!\Blinking|blink1_exit\(3) & (\Blinking|blink1_exit\(0) $ (\Blinking|blink1_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(0),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X74_Y40_N0
\BCD0|decOut_n[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[3]~17_combout\ = (\Blinking|blink1_exit\(4) & ((\BCD0|decOut_n~3_combout\) # ((\BCD0|Equal3~0_combout\ & \Blinking|blink1_exit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|Equal3~0_combout\,
	datab => \BCD0|decOut_n~3_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \Blinking|blink1_exit\(0),
	combout => \BCD0|decOut_n[3]~17_combout\);

-- Location: LCCOMB_X74_Y40_N2
\BCD0|decOut_n[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[3]~18_combout\ = (\BCD0|Equal2~0_combout\ & ((\BCD0|decOut_n[3]~8_combout\) # ((\BCD0|decOut_n[3]~17_combout\)))) # (!\BCD0|Equal2~0_combout\ & (((\BCD0|decOut_n~3_combout\ & \BCD0|decOut_n[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n[3]~8_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \BCD0|decOut_n~3_combout\,
	datad => \BCD0|decOut_n[3]~17_combout\,
	combout => \BCD0|decOut_n[3]~18_combout\);

-- Location: LCCOMB_X74_Y40_N10
\BCD0|decOut_n[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[4]~9_combout\ = (\Blinking|blink1_exit\(1) & (\Blinking|blink1_exit\(0) & ((!\Blinking|blink1_exit\(3))))) # (!\Blinking|blink1_exit\(1) & ((\Blinking|blink1_exit\(2) & ((!\Blinking|blink1_exit\(3)))) # (!\Blinking|blink1_exit\(2) & 
-- (\Blinking|blink1_exit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(0),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[4]~9_combout\);

-- Location: LCCOMB_X74_Y40_N24
\BCD0|decOut_n[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[4]~10_combout\ = (\BCD0|decOut_n~3_combout\ & ((\Blinking|blink1_exit\(4)) # ((\BCD0|Equal2~0_combout\ & \BCD0|decOut_n[4]~9_combout\)))) # (!\BCD0|decOut_n~3_combout\ & (\BCD0|Equal2~0_combout\ & ((\BCD0|decOut_n[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~3_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \BCD0|decOut_n[4]~9_combout\,
	combout => \BCD0|decOut_n[4]~10_combout\);

-- Location: LCCOMB_X74_Y40_N30
\BCD0|decOut_n[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[5]~11_combout\ = (!\Blinking|blink1_exit\(3) & ((\Blinking|blink1_exit\(0) & ((\Blinking|blink1_exit\(1)) # (!\Blinking|blink1_exit\(2)))) # (!\Blinking|blink1_exit\(0) & (\Blinking|blink1_exit\(1) & !\Blinking|blink1_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(0),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(3),
	combout => \BCD0|decOut_n[5]~11_combout\);

-- Location: LCCOMB_X74_Y40_N16
\BCD0|decOut_n[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[5]~12_combout\ = (\BCD0|decOut_n[5]~11_combout\ & ((\BCD0|Equal2~0_combout\) # ((\Blinking|blink1_exit\(4) & \BCD0|decOut_n~3_combout\)))) # (!\BCD0|decOut_n[5]~11_combout\ & (((\Blinking|blink1_exit\(4) & \BCD0|decOut_n~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n[5]~11_combout\,
	datab => \BCD0|Equal2~0_combout\,
	datac => \Blinking|blink1_exit\(4),
	datad => \BCD0|decOut_n~3_combout\,
	combout => \BCD0|decOut_n[5]~12_combout\);

-- Location: LCCOMB_X74_Y37_N18
\BCD0|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[6]~13_combout\ = (\Blinking|blink1_exit\(0) & ((\Blinking|blink1_exit\(3)) # (\Blinking|blink1_exit\(1) $ (\Blinking|blink1_exit\(2))))) # (!\Blinking|blink1_exit\(0) & ((\Blinking|blink1_exit\(1)) # (\Blinking|blink1_exit\(3) $ 
-- (\Blinking|blink1_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(3),
	datab => \Blinking|blink1_exit\(1),
	datac => \Blinking|blink1_exit\(2),
	datad => \Blinking|blink1_exit\(0),
	combout => \BCD0|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X74_Y37_N0
\BCD0|decOut_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[6]~14_combout\ = (\Blinking|blink1_exit\(5)) # ((\Blinking|blink1_exit\(6)) # ((\Blinking|blink1_exit\(7)) # (!\BCD0|decOut_n[6]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink1_exit\(5),
	datab => \Blinking|blink1_exit\(6),
	datac => \Blinking|blink1_exit\(7),
	datad => \BCD0|decOut_n[6]~13_combout\,
	combout => \BCD0|decOut_n[6]~14_combout\);

-- Location: LCCOMB_X74_Y37_N30
\BCD0|decOut_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD0|decOut_n[6]~15_combout\ = (\Blinking|blink1_exit\(4) & (((!\Blinking|blink1_exit\(0))) # (!\BCD0|decOut_n~3_combout\))) # (!\Blinking|blink1_exit\(4) & (((\BCD0|decOut_n[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD0|decOut_n~3_combout\,
	datab => \Blinking|blink1_exit\(4),
	datac => \Blinking|blink1_exit\(0),
	datad => \BCD0|decOut_n[6]~14_combout\,
	combout => \BCD0|decOut_n[6]~15_combout\);

-- Location: LCCOMB_X72_Y38_N2
\Bin2Dec|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~1_cout\ = CARRY((\Subtractor|res\(0)) # (!\Bin2Dec|unidades\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(0),
	datab => \Subtractor|res\(0),
	datad => VCC,
	cout => \Bin2Dec|Add1~1_cout\);

-- Location: LCCOMB_X72_Y38_N4
\Bin2Dec|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~2_combout\ = (\Bin2Dec|unidades\(1) & ((\Subtractor|res\(1) & (!\Bin2Dec|Add1~1_cout\)) # (!\Subtractor|res\(1) & ((\Bin2Dec|Add1~1_cout\) # (GND))))) # (!\Bin2Dec|unidades\(1) & ((\Subtractor|res\(1) & (\Bin2Dec|Add1~1_cout\ & VCC)) # 
-- (!\Subtractor|res\(1) & (!\Bin2Dec|Add1~1_cout\))))
-- \Bin2Dec|Add1~3\ = CARRY((\Bin2Dec|unidades\(1) & ((!\Bin2Dec|Add1~1_cout\) # (!\Subtractor|res\(1)))) # (!\Bin2Dec|unidades\(1) & (!\Subtractor|res\(1) & !\Bin2Dec|Add1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(1),
	datab => \Subtractor|res\(1),
	datad => VCC,
	cin => \Bin2Dec|Add1~1_cout\,
	combout => \Bin2Dec|Add1~2_combout\,
	cout => \Bin2Dec|Add1~3\);

-- Location: LCCOMB_X72_Y38_N6
\Bin2Dec|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~4_combout\ = ((\Bin2Dec|unidades\(2) $ (\Subtractor|res\(2) $ (\Bin2Dec|Add1~3\)))) # (GND)
-- \Bin2Dec|Add1~5\ = CARRY((\Bin2Dec|unidades\(2) & (\Subtractor|res\(2) & !\Bin2Dec|Add1~3\)) # (!\Bin2Dec|unidades\(2) & ((\Subtractor|res\(2)) # (!\Bin2Dec|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(2),
	datab => \Subtractor|res\(2),
	datad => VCC,
	cin => \Bin2Dec|Add1~3\,
	combout => \Bin2Dec|Add1~4_combout\,
	cout => \Bin2Dec|Add1~5\);

-- Location: LCCOMB_X72_Y38_N8
\Bin2Dec|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~6_combout\ = (\Subtractor|res\(3) & ((\Bin2Dec|unidades\(3) & (!\Bin2Dec|Add1~5\)) # (!\Bin2Dec|unidades\(3) & (\Bin2Dec|Add1~5\ & VCC)))) # (!\Subtractor|res\(3) & ((\Bin2Dec|unidades\(3) & ((\Bin2Dec|Add1~5\) # (GND))) # 
-- (!\Bin2Dec|unidades\(3) & (!\Bin2Dec|Add1~5\))))
-- \Bin2Dec|Add1~7\ = CARRY((\Subtractor|res\(3) & (\Bin2Dec|unidades\(3) & !\Bin2Dec|Add1~5\)) # (!\Subtractor|res\(3) & ((\Bin2Dec|unidades\(3)) # (!\Bin2Dec|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(3),
	datab => \Bin2Dec|unidades\(3),
	datad => VCC,
	cin => \Bin2Dec|Add1~5\,
	combout => \Bin2Dec|Add1~6_combout\,
	cout => \Bin2Dec|Add1~7\);

-- Location: LCCOMB_X72_Y38_N10
\Bin2Dec|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~8_combout\ = ((\Bin2Dec|unidades\(4) $ (\Subtractor|res\(4) $ (\Bin2Dec|Add1~7\)))) # (GND)
-- \Bin2Dec|Add1~9\ = CARRY((\Bin2Dec|unidades\(4) & (\Subtractor|res\(4) & !\Bin2Dec|Add1~7\)) # (!\Bin2Dec|unidades\(4) & ((\Subtractor|res\(4)) # (!\Bin2Dec|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(4),
	datab => \Subtractor|res\(4),
	datad => VCC,
	cin => \Bin2Dec|Add1~7\,
	combout => \Bin2Dec|Add1~8_combout\,
	cout => \Bin2Dec|Add1~9\);

-- Location: LCCOMB_X72_Y38_N12
\Bin2Dec|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~10_combout\ = (\Bin2Dec|unidades\(5) & ((\Subtractor|res\(5) & (!\Bin2Dec|Add1~9\)) # (!\Subtractor|res\(5) & ((\Bin2Dec|Add1~9\) # (GND))))) # (!\Bin2Dec|unidades\(5) & ((\Subtractor|res\(5) & (\Bin2Dec|Add1~9\ & VCC)) # 
-- (!\Subtractor|res\(5) & (!\Bin2Dec|Add1~9\))))
-- \Bin2Dec|Add1~11\ = CARRY((\Bin2Dec|unidades\(5) & ((!\Bin2Dec|Add1~9\) # (!\Subtractor|res\(5)))) # (!\Bin2Dec|unidades\(5) & (!\Subtractor|res\(5) & !\Bin2Dec|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|unidades\(5),
	datab => \Subtractor|res\(5),
	datad => VCC,
	cin => \Bin2Dec|Add1~9\,
	combout => \Bin2Dec|Add1~10_combout\,
	cout => \Bin2Dec|Add1~11\);

-- Location: LCCOMB_X72_Y38_N14
\Bin2Dec|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~12_combout\ = ((\Subtractor|res\(6) $ (\Bin2Dec|unidades\(6) $ (\Bin2Dec|Add1~11\)))) # (GND)
-- \Bin2Dec|Add1~13\ = CARRY((\Subtractor|res\(6) & ((!\Bin2Dec|Add1~11\) # (!\Bin2Dec|unidades\(6)))) # (!\Subtractor|res\(6) & (!\Bin2Dec|unidades\(6) & !\Bin2Dec|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datab => \Bin2Dec|unidades\(6),
	datad => VCC,
	cin => \Bin2Dec|Add1~11\,
	combout => \Bin2Dec|Add1~12_combout\,
	cout => \Bin2Dec|Add1~13\);

-- Location: LCCOMB_X72_Y38_N16
\Bin2Dec|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add1~14_combout\ = \Bin2Dec|unidades\(7) $ (\Bin2Dec|Add1~13\ $ (!\Subtractor|res\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|unidades\(7),
	datad => \Subtractor|res\(7),
	cin => \Bin2Dec|Add1~13\,
	combout => \Bin2Dec|Add1~14_combout\);

-- Location: LCCOMB_X72_Y38_N20
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Bin2Dec|Add1~10_combout\ $ (VCC)
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Bin2Dec|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add1~10_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X72_Y38_N22
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Bin2Dec|Add1~12_combout\ & (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Bin2Dec|Add1~12_combout\ & 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Bin2Dec|Add1~12_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add1~12_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X72_Y38_N24
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Bin2Dec|Add1~14_combout\ & (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Bin2Dec|Add1~14_combout\ & 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Bin2Dec|Add1~14_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add1~14_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X72_Y38_N26
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X72_Y38_N0
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Add1~14_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X72_Y38_N18
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X73_Y38_N26
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X73_Y38_N24
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Add1~12_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X73_Y38_N6
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X73_Y38_N4
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Add1~10_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X73_Y38_N10
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Add1~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X73_Y38_N28
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Add1~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X73_Y38_N12
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X73_Y38_N14
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X73_Y38_N16
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X73_Y38_N18
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y38_N20
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y38_N22
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X73_Y38_N8
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2Dec|Add1~12_combout\)) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add1~12_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X73_Y38_N30
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2Dec|Add1~10_combout\)) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add1~10_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X73_Y38_N0
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X73_Y39_N12
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add1~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X73_Y39_N14
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X73_Y39_N10
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add1~6_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X73_Y39_N20
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add1~6_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X73_Y39_N22
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X73_Y39_N24
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X73_Y39_N26
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X73_Y39_N28
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y39_N30
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y38_N12
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (GND)
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY(!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y38_N14
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)) # 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & VCC))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y38_N16
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & VCC)) # 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ $ (GND)))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X75_Y38_N18
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X75_Y38_N20
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY(!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X75_Y38_N22
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY(!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X75_Y38_N24
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X75_Y38_N8
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\);

-- Location: LCCOMB_X75_Y38_N30
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\);

-- Location: LCCOMB_X75_Y38_N10
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\);

-- Location: LCCOMB_X75_Y38_N28
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\);

-- Location: LCCOMB_X74_Y38_N26
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\);

-- Location: LCCOMB_X75_Y38_N6
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\);

-- Location: LCCOMB_X73_Y38_N2
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X73_Y39_N4
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X73_Y39_N2
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X73_Y39_N6
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Bin2Dec|Add1~8_combout\)) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add1~8_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X73_Y39_N8
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add1~6_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X73_Y39_N18
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X74_Y39_N12
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\Bin2Dec|Add1~4_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add1~4_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X74_Y39_N0
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\Bin2Dec|Add1~4_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add1~4_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X74_Y39_N18
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X74_Y39_N20
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X74_Y39_N22
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X74_Y39_N24
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y39_N26
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y38_N4
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X74_Y38_N10
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10_combout\);

-- Location: LCCOMB_X74_Y38_N24
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9_combout\);

-- Location: LCCOMB_X76_Y38_N2
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10_combout\) # (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9_combout\)))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10_combout\) # (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~10_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[48]~9_combout\,
	datad => VCC,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X76_Y38_N4
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\) # 
-- (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\)))) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\ & 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\)))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\ & 
-- !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~7_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[49]~8_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X76_Y38_N6
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & (((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\) # 
-- (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\)))) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\) # 
-- (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\)))))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\) # 
-- (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~6_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[50]~5_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X76_Y38_N8
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ & (((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\) # 
-- (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\)))) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\ & 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\)))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\ & 
-- !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~3_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[51]~4_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X75_Y38_N26
\Bin2Dec|dezenas~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~8_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|dezenas~8_combout\);

-- Location: LCCOMB_X75_Y38_N0
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X76_Y38_N28
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\);

-- Location: LCCOMB_X75_Y38_N2
\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\);

-- Location: LCCOMB_X76_Y38_N10
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\ & ((GND) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ $ (GND)))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X76_Y38_N12
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ & VCC)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\ & (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\ & !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X76_Y38_N14
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\ & ((GND) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ $ (GND)))
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\) # (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X76_Y38_N16
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = !\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X76_Y37_N28
\Bin2Dec|dezenas~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~9_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|dezenas~8_combout\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datac => \Bin2Dec|dezenas~8_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \Bin2Dec|dezenas~9_combout\);

-- Location: FF_X76_Y37_N29
\Bin2Dec|dezenas[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(4));

-- Location: LCCOMB_X76_Y37_N14
\Bin2Dec|DecD[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(4) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|dezenas\(4)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecD\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|DecD\(4),
	datac => \Bin2Dec|dezenas\(4),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecD\(4));

-- Location: LCCOMB_X76_Y37_N18
\Blinking|blink2_exit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~4_combout\ = (\Bin2Dec|DecD\(4)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecD\(4),
	combout => \Blinking|blink2_exit~4_combout\);

-- Location: FF_X76_Y37_N19
\Blinking|blink2_exit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~4_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(4));

-- Location: LCCOMB_X76_Y37_N22
\Bin2Dec|dezenas~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~11_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[53]~1_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \Bin2Dec|dezenas~11_combout\);

-- Location: FF_X76_Y37_N23
\Bin2Dec|dezenas[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(6));

-- Location: LCCOMB_X76_Y37_N20
\Bin2Dec|DecD[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(6) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|dezenas\(6))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecD\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|dezenas\(6),
	datab => \Bin2Dec|DecD\(6),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecD\(6));

-- Location: LCCOMB_X76_Y37_N24
\Blinking|blink2_exit~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~6_combout\ = (\Bin2Dec|DecD\(6)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Blinking|s_count\(0),
	datad => \Bin2Dec|DecD\(6),
	combout => \Blinking|blink2_exit~6_combout\);

-- Location: FF_X76_Y37_N25
\Blinking|blink2_exit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~6_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(6));

-- Location: LCCOMB_X76_Y38_N26
\Bin2Dec|dezenas~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~12_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datab => \Bin2Dec|Equal0~2_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \Bin2Dec|dezenas~12_combout\);

-- Location: FF_X76_Y38_N27
\Bin2Dec|dezenas[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(7));

-- Location: LCCOMB_X76_Y38_N22
\Bin2Dec|DecD[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(7) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|dezenas\(7)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecD\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecD\(7),
	datac => \Bin2Dec|dezenas\(7),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecD\(7));

-- Location: LCCOMB_X76_Y38_N30
\Blinking|blink2_exit~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~7_combout\ = (\Bin2Dec|DecD\(7)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datac => \Bin2Dec|DecD\(7),
	combout => \Blinking|blink2_exit~7_combout\);

-- Location: FF_X76_Y38_N31
\Blinking|blink2_exit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~7_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(7));

-- Location: LCCOMB_X75_Y38_N4
\Bin2Dec|dezenas~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~6_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|dezenas~6_combout\);

-- Location: LCCOMB_X76_Y38_N18
\Bin2Dec|dezenas~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~7_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|dezenas~6_combout\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \Bin2Dec|Equal0~2_combout\,
	datac => \Bin2Dec|dezenas~6_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \Bin2Dec|dezenas~7_combout\);

-- Location: FF_X77_Y38_N31
\Bin2Dec|dezenas[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Bin2Dec|dezenas~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(3));

-- Location: LCCOMB_X77_Y38_N22
\Bin2Dec|DecD[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(3) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|dezenas\(3))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecD\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|dezenas\(3),
	datac => \Bin2Dec|DecD\(3),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecD\(3));

-- Location: LCCOMB_X77_Y38_N10
\Blinking|blink2_exit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~3_combout\ = (\Bin2Dec|DecD\(3)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datac => \Bin2Dec|DecD\(3),
	combout => \Blinking|blink2_exit~3_combout\);

-- Location: FF_X77_Y38_N11
\Blinking|blink2_exit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~3_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(3));

-- Location: LCCOMB_X74_Y38_N28
\Bin2Dec|dezenas~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~4_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|dezenas~4_combout\);

-- Location: LCCOMB_X76_Y37_N6
\Bin2Dec|dezenas~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~5_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|dezenas~4_combout\))) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \Bin2Dec|dezenas~4_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \Bin2Dec|dezenas~5_combout\);

-- Location: FF_X76_Y37_N7
\Bin2Dec|dezenas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(2));

-- Location: LCCOMB_X76_Y37_N8
\Bin2Dec|DecD[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(2) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|dezenas\(2)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecD\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecD\(2),
	datab => \Bin2Dec|dezenas\(2),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecD\(2));

-- Location: LCCOMB_X76_Y37_N0
\Blinking|blink2_exit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~2_combout\ = (\Bin2Dec|DecD\(2)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datac => \Bin2Dec|DecD\(2),
	datad => \Blinking|s_count\(0),
	combout => \Blinking|blink2_exit~2_combout\);

-- Location: FF_X76_Y37_N1
\Blinking|blink2_exit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~2_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(2));

-- Location: LCCOMB_X74_Y38_N2
\Bin2Dec|dezenas~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~13_combout\ = (\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2Dec|dezenas~13_combout\);

-- Location: LCCOMB_X77_Y38_N26
\Bin2Dec|dezenas~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~3_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|dezenas~13_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~2_combout\,
	datab => \Bin2Dec|dezenas~13_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	combout => \Bin2Dec|dezenas~3_combout\);

-- Location: FF_X77_Y38_N27
\Bin2Dec|dezenas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(1));

-- Location: LCCOMB_X77_Y38_N12
\Bin2Dec|DecD[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(1) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|dezenas\(1))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecD\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|dezenas\(1),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|DecD\(1),
	combout => \Bin2Dec|DecD\(1));

-- Location: LCCOMB_X77_Y38_N20
\Blinking|blink2_exit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~1_combout\ = (\Bin2Dec|DecD\(1)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datac => \Bin2Dec|DecD\(1),
	combout => \Blinking|blink2_exit~1_combout\);

-- Location: FF_X77_Y38_N21
\Blinking|blink2_exit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~1_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(1));

-- Location: LCCOMB_X77_Y38_N30
\BCD1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|Equal3~0_combout\ = (\Blinking|blink2_exit\(3) & (\Blinking|blink2_exit\(2) & \Blinking|blink2_exit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|Equal3~0_combout\);

-- Location: LCCOMB_X76_Y38_N0
\Bin2Dec|dezenas~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~10_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Mod1|auto_generated|divider|divider|StageOut[52]~2_combout\,
	datab => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datac => \Bin2Dec|Equal0~2_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \Bin2Dec|dezenas~10_combout\);

-- Location: FF_X76_Y38_N1
\Bin2Dec|dezenas[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(5));

-- Location: LCCOMB_X76_Y38_N20
\Bin2Dec|DecD[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(5) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|dezenas\(5))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecD\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|dezenas\(5),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|DecD\(5),
	combout => \Bin2Dec|DecD\(5));

-- Location: LCCOMB_X76_Y38_N24
\Blinking|blink2_exit~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~5_combout\ = (\Bin2Dec|DecD\(5)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datad => \Bin2Dec|DecD\(5),
	combout => \Blinking|blink2_exit~5_combout\);

-- Location: FF_X76_Y38_N25
\Blinking|blink2_exit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~5_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(5));

-- Location: LCCOMB_X77_Y35_N20
\BCD1|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n~3_combout\ = (\Blinking|blink2_exit\(6) & (\Blinking|blink2_exit\(7) & (\BCD1|Equal3~0_combout\ & \Blinking|blink2_exit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(6),
	datab => \Blinking|blink2_exit\(7),
	datac => \BCD1|Equal3~0_combout\,
	datad => \Blinking|blink2_exit\(5),
	combout => \BCD1|decOut_n~3_combout\);

-- Location: LCCOMB_X73_Y39_N0
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X74_Y39_N14
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X73_Y39_N16
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2Dec|Add1~6_combout\))) # (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add1~6_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X74_Y39_N16
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X74_Y39_N30
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X74_Y39_N28
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Bin2Dec|Add1~4_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add1~4_combout\,
	datac => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X74_Y38_N22
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\Bin2Dec|Add1~2_combout\ & \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add1~2_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X74_Y38_N0
\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\Bin2Dec|Add1~2_combout\ & !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add1~2_combout\,
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X74_Y39_N2
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\) # (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X74_Y39_N4
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X74_Y39_N6
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X74_Y39_N8
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \Bin2Dec|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y39_N10
\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y37_N4
\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = !\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\);

-- Location: LCCOMB_X76_Y37_N16
\Bin2Dec|dezenas~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|dezenas~2_combout\ = (\Bin2Dec|Equal0~2_combout\) # ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (!\Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2Dec|Equal0~2_combout\,
	datac => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datad => \Bin2Dec|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \Bin2Dec|dezenas~2_combout\);

-- Location: FF_X76_Y37_N17
\Bin2Dec|dezenas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|dezenas~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|dezenas\(0));

-- Location: LCCOMB_X76_Y37_N10
\Bin2Dec|DecD[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecD\(0) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|dezenas\(0)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecD\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecD\(0),
	datab => \Bin2Dec|dezenas\(0),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecD\(0));

-- Location: LCCOMB_X76_Y37_N2
\Blinking|blink2_exit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink2_exit~0_combout\ = (\Bin2Dec|DecD\(0) & ((\Blinking|s_count\(0)) # (!\Blinking|test~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Blinking|s_count\(0),
	datad => \Bin2Dec|DecD\(0),
	combout => \Blinking|blink2_exit~0_combout\);

-- Location: FF_X76_Y37_N3
\Blinking|blink2_exit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink2_exit~0_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink2_exit\(0));

-- Location: LCCOMB_X77_Y38_N4
\BCD1|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[0]~2_combout\ = (\Blinking|blink2_exit\(3) & (\Blinking|blink2_exit\(0) & (\Blinking|blink2_exit\(2) $ (\Blinking|blink2_exit\(1))))) # (!\Blinking|blink2_exit\(3) & (!\Blinking|blink2_exit\(1) & (\Blinking|blink2_exit\(0) $ 
-- (\Blinking|blink2_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X77_Y35_N18
\BCD1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|Equal2~0_combout\ = (!\Blinking|blink2_exit\(4) & (!\Blinking|blink2_exit\(7) & (!\Blinking|blink2_exit\(6) & !\Blinking|blink2_exit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(4),
	datab => \Blinking|blink2_exit\(7),
	datac => \Blinking|blink2_exit\(6),
	datad => \Blinking|blink2_exit\(5),
	combout => \BCD1|Equal2~0_combout\);

-- Location: LCCOMB_X77_Y35_N8
\BCD1|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[0]~4_combout\ = (\Blinking|blink2_exit\(4) & ((\BCD1|decOut_n~3_combout\) # ((\BCD1|decOut_n[0]~2_combout\ & \BCD1|Equal2~0_combout\)))) # (!\Blinking|blink2_exit\(4) & (((\BCD1|decOut_n[0]~2_combout\ & \BCD1|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(4),
	datab => \BCD1|decOut_n~3_combout\,
	datac => \BCD1|decOut_n[0]~2_combout\,
	datad => \BCD1|Equal2~0_combout\,
	combout => \BCD1|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X77_Y38_N16
\BCD1|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[1]~19_combout\ = (\Blinking|blink2_exit\(2) & (\Blinking|blink2_exit\(1) $ (((\Blinking|blink2_exit\(3)) # (\Blinking|blink2_exit\(0)))))) # (!\Blinking|blink2_exit\(2) & (\Blinking|blink2_exit\(3) & (\Blinking|blink2_exit\(0) & 
-- \Blinking|blink2_exit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X77_Y35_N14
\BCD1|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n~16_combout\ = (\Blinking|blink2_exit\(4) & ((\BCD1|decOut_n~3_combout\) # ((\BCD1|Equal2~0_combout\ & \BCD1|Equal3~0_combout\)))) # (!\Blinking|blink2_exit\(4) & (\BCD1|Equal2~0_combout\ & (\BCD1|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(4),
	datab => \BCD1|Equal2~0_combout\,
	datac => \BCD1|Equal3~0_combout\,
	datad => \BCD1|decOut_n~3_combout\,
	combout => \BCD1|decOut_n~16_combout\);

-- Location: LCCOMB_X77_Y38_N6
\BCD1|decOut_n[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[1]~20_combout\ = \BCD1|decOut_n[1]~19_combout\ $ (((\Blinking|blink2_exit\(3) & (\BCD1|decOut_n~16_combout\ & \Blinking|blink2_exit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \BCD1|decOut_n[1]~19_combout\,
	datac => \BCD1|decOut_n~16_combout\,
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[1]~20_combout\);

-- Location: LCCOMB_X77_Y35_N30
\BCD1|decOut_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[1]~5_combout\ = (\BCD1|decOut_n[1]~20_combout\ & ((\BCD1|Equal2~0_combout\) # ((\BCD1|decOut_n~16_combout\ & \Blinking|blink2_exit\(4))))) # (!\BCD1|decOut_n[1]~20_combout\ & (((\BCD1|decOut_n~16_combout\ & \Blinking|blink2_exit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD1|decOut_n[1]~20_combout\,
	datab => \BCD1|Equal2~0_combout\,
	datac => \BCD1|decOut_n~16_combout\,
	datad => \Blinking|blink2_exit\(4),
	combout => \BCD1|decOut_n[1]~5_combout\);

-- Location: LCCOMB_X77_Y38_N8
\BCD1|decOut_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[2]~6_combout\ = (\Blinking|blink2_exit\(3) & (\Blinking|blink2_exit\(2) & ((\Blinking|blink2_exit\(1)) # (!\Blinking|blink2_exit\(0))))) # (!\Blinking|blink2_exit\(3) & (!\Blinking|blink2_exit\(0) & (!\Blinking|blink2_exit\(2) & 
-- \Blinking|blink2_exit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[2]~6_combout\);

-- Location: LCCOMB_X77_Y35_N24
\BCD1|decOut_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[2]~7_combout\ = (\BCD1|decOut_n[2]~6_combout\ & ((\BCD1|Equal2~0_combout\) # ((\BCD1|decOut_n~16_combout\ & \Blinking|blink2_exit\(4))))) # (!\BCD1|decOut_n[2]~6_combout\ & (((\BCD1|decOut_n~16_combout\ & \Blinking|blink2_exit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD1|decOut_n[2]~6_combout\,
	datab => \BCD1|Equal2~0_combout\,
	datac => \BCD1|decOut_n~16_combout\,
	datad => \Blinking|blink2_exit\(4),
	combout => \BCD1|decOut_n[2]~7_combout\);

-- Location: LCCOMB_X77_Y35_N12
\BCD1|decOut_n[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[3]~17_combout\ = (\Blinking|blink2_exit\(4) & ((\BCD1|decOut_n~3_combout\) # ((\Blinking|blink2_exit\(0) & \BCD1|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(0),
	datab => \BCD1|decOut_n~3_combout\,
	datac => \BCD1|Equal3~0_combout\,
	datad => \Blinking|blink2_exit\(4),
	combout => \BCD1|decOut_n[3]~17_combout\);

-- Location: LCCOMB_X77_Y38_N18
\BCD1|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[3]~8_combout\ = (\Blinking|blink2_exit\(1) & ((\Blinking|blink2_exit\(0) & ((\Blinking|blink2_exit\(2)))) # (!\Blinking|blink2_exit\(0) & (\Blinking|blink2_exit\(3) & !\Blinking|blink2_exit\(2))))) # (!\Blinking|blink2_exit\(1) & 
-- (!\Blinking|blink2_exit\(3) & (\Blinking|blink2_exit\(0) $ (\Blinking|blink2_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X77_Y35_N10
\BCD1|decOut_n[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[3]~18_combout\ = (\BCD1|decOut_n[3]~17_combout\ & ((\BCD1|decOut_n~3_combout\) # ((\BCD1|Equal2~0_combout\)))) # (!\BCD1|decOut_n[3]~17_combout\ & (((\BCD1|decOut_n[3]~8_combout\ & \BCD1|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD1|decOut_n[3]~17_combout\,
	datab => \BCD1|decOut_n~3_combout\,
	datac => \BCD1|decOut_n[3]~8_combout\,
	datad => \BCD1|Equal2~0_combout\,
	combout => \BCD1|decOut_n[3]~18_combout\);

-- Location: LCCOMB_X77_Y38_N24
\BCD1|decOut_n[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[4]~9_combout\ = (\Blinking|blink2_exit\(1) & (!\Blinking|blink2_exit\(3) & (\Blinking|blink2_exit\(0)))) # (!\Blinking|blink2_exit\(1) & ((\Blinking|blink2_exit\(2) & (!\Blinking|blink2_exit\(3))) # (!\Blinking|blink2_exit\(2) & 
-- ((\Blinking|blink2_exit\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[4]~9_combout\);

-- Location: LCCOMB_X77_Y35_N26
\BCD1|decOut_n[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[4]~10_combout\ = (\Blinking|blink2_exit\(4) & ((\BCD1|decOut_n~3_combout\) # ((\BCD1|decOut_n[4]~9_combout\ & \BCD1|Equal2~0_combout\)))) # (!\Blinking|blink2_exit\(4) & (((\BCD1|decOut_n[4]~9_combout\ & \BCD1|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(4),
	datab => \BCD1|decOut_n~3_combout\,
	datac => \BCD1|decOut_n[4]~9_combout\,
	datad => \BCD1|Equal2~0_combout\,
	combout => \BCD1|decOut_n[4]~10_combout\);

-- Location: LCCOMB_X77_Y38_N14
\BCD1|decOut_n[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[5]~11_combout\ = (!\Blinking|blink2_exit\(3) & ((\Blinking|blink2_exit\(0) & ((\Blinking|blink2_exit\(1)) # (!\Blinking|blink2_exit\(2)))) # (!\Blinking|blink2_exit\(0) & (!\Blinking|blink2_exit\(2) & \Blinking|blink2_exit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[5]~11_combout\);

-- Location: LCCOMB_X77_Y35_N28
\BCD1|decOut_n[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[5]~12_combout\ = (\Blinking|blink2_exit\(4) & ((\BCD1|decOut_n~3_combout\) # ((\BCD1|decOut_n[5]~11_combout\ & \BCD1|Equal2~0_combout\)))) # (!\Blinking|blink2_exit\(4) & (((\BCD1|decOut_n[5]~11_combout\ & \BCD1|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(4),
	datab => \BCD1|decOut_n~3_combout\,
	datac => \BCD1|decOut_n[5]~11_combout\,
	datad => \BCD1|Equal2~0_combout\,
	combout => \BCD1|decOut_n[5]~12_combout\);

-- Location: LCCOMB_X77_Y38_N28
\BCD1|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[6]~13_combout\ = (\Blinking|blink2_exit\(0) & ((\Blinking|blink2_exit\(3)) # (\Blinking|blink2_exit\(2) $ (\Blinking|blink2_exit\(1))))) # (!\Blinking|blink2_exit\(0) & ((\Blinking|blink2_exit\(1)) # (\Blinking|blink2_exit\(3) $ 
-- (\Blinking|blink2_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(3),
	datab => \Blinking|blink2_exit\(0),
	datac => \Blinking|blink2_exit\(2),
	datad => \Blinking|blink2_exit\(1),
	combout => \BCD1|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X77_Y35_N22
\BCD1|decOut_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[6]~14_combout\ = ((\Blinking|blink2_exit\(5)) # ((\Blinking|blink2_exit\(6)) # (\Blinking|blink2_exit\(7)))) # (!\BCD1|decOut_n[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD1|decOut_n[6]~13_combout\,
	datab => \Blinking|blink2_exit\(5),
	datac => \Blinking|blink2_exit\(6),
	datad => \Blinking|blink2_exit\(7),
	combout => \BCD1|decOut_n[6]~14_combout\);

-- Location: LCCOMB_X77_Y35_N4
\BCD1|decOut_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1|decOut_n[6]~15_combout\ = (\Blinking|blink2_exit\(4) & (((!\BCD1|decOut_n~3_combout\)) # (!\Blinking|blink2_exit\(0)))) # (!\Blinking|blink2_exit\(4) & (((\BCD1|decOut_n[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink2_exit\(0),
	datab => \BCD1|decOut_n~3_combout\,
	datac => \BCD1|decOut_n[6]~14_combout\,
	datad => \Blinking|blink2_exit\(4),
	combout => \BCD1|decOut_n[6]~15_combout\);

-- Location: LCCOMB_X76_Y37_N12
\Bin2Dec|centenas[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|centenas[5]~feeder_combout\ = \Bin2Dec|Equal0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Bin2Dec|Equal0~2_combout\,
	combout => \Bin2Dec|centenas[5]~feeder_combout\);

-- Location: FF_X76_Y37_N13
\Bin2Dec|centenas[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|centenas[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|centenas\(5));

-- Location: LCCOMB_X76_Y37_N30
\Bin2Dec|DecC[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecC\(5) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|centenas\(5)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecC\(5),
	datab => \Bin2Dec|centenas\(5),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecC\(5));

-- Location: LCCOMB_X76_Y37_N26
\Blinking|blink3_exit~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink3_exit~5_combout\ = (\Bin2Dec|DecC\(5)) # ((\Blinking|test~q\ & !\Blinking|s_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|test~q\,
	datab => \Bin2Dec|DecC\(5),
	datad => \Blinking|s_count\(0),
	combout => \Blinking|blink3_exit~5_combout\);

-- Location: FF_X76_Y37_N9
\Blinking|blink3_exit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Blinking|blink3_exit~5_combout\,
	sload => VCC,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(6));

-- Location: FF_X76_Y37_N11
\Blinking|blink3_exit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Blinking|blink3_exit~5_combout\,
	sload => VCC,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(7));

-- Location: LCCOMB_X67_Y36_N14
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Subtractor|res\(5) $ (VCC)
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Subtractor|res\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(5),
	datad => VCC,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X67_Y36_N16
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Subtractor|res\(6) & (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Subtractor|res\(6) & 
-- (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Subtractor|res\(6) & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X67_Y36_N18
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Subtractor|res\(7) & (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Subtractor|res\(7) & 
-- (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Subtractor|res\(7) & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(7),
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X67_Y36_N20
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X67_Y36_N12
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X67_Y36_N24
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\Subtractor|res\(7) & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(7),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X67_Y36_N30
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\Subtractor|res\(6) & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X67_Y36_N28
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X66_Y36_N16
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Subtractor|res\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Subtractor|res\(5),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X67_Y36_N26
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X67_Y36_N22
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\Subtractor|res\(4) & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(4),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X67_Y36_N0
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Subtractor|res\(4) & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(4),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X67_Y36_N2
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X67_Y36_N4
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\)))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X67_Y36_N6
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X67_Y36_N8
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X67_Y36_N10
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y36_N12
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X68_Y36_N18
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Subtractor|res\(6))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X68_Y36_N10
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X68_Y36_N4
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Subtractor|res\(5)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Subtractor|res\(5),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X68_Y36_N30
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X68_Y36_N16
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Subtractor|res\(4) & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(4),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X68_Y36_N6
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\Subtractor|res\(3) & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(3),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X68_Y36_N0
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\Subtractor|res\(3) & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(3),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X68_Y36_N20
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\)))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y36_N22
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y36_N24
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y36_N26
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y36_N28
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y39_N30
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X68_Y36_N8
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X68_Y39_N12
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X68_Y36_N14
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Subtractor|res\(4)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Subtractor|res\(4),
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X68_Y39_N26
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Subtractor|res\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Subtractor|res\(3),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X68_Y39_N0
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X68_Y39_N6
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Subtractor|res\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Subtractor|res\(2),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X68_Y39_N4
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Subtractor|res\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Subtractor|res\(2),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X68_Y39_N14
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X68_Y39_N16
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X68_Y39_N18
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X68_Y39_N20
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y39_N22
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y39_N2
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X69_Y39_N2
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X69_Y39_N0
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X69_Y39_N14
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Subtractor|res\(3))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(3),
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X68_Y39_N8
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X68_Y39_N28
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Subtractor|res\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Subtractor|res\(2),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X68_Y39_N10
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Subtractor|res\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Subtractor|res\(1),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X68_Y39_N24
\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\ = (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Subtractor|res\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Subtractor|res\(1),
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X69_Y39_N4
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\) # (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X69_Y39_N6
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X69_Y39_N8
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X69_Y39_N10
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y39_N12
\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y39_N16
\Bin2Dec|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~1_cout\ = CARRY((!\Bin2Dec|dezenas\(0)) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Bin2Dec|dezenas\(0),
	datad => VCC,
	cout => \Bin2Dec|Add2~1_cout\);

-- Location: LCCOMB_X69_Y39_N18
\Bin2Dec|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~2_combout\ = (\Bin2Dec|dezenas\(1) & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Add2~1_cout\) # (GND))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Bin2Dec|Add2~1_cout\)))) # (!\Bin2Dec|dezenas\(1) & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\Bin2Dec|Add2~1_cout\)) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\Bin2Dec|Add2~1_cout\ & VCC))))
-- \Bin2Dec|Add2~3\ = CARRY((\Bin2Dec|dezenas\(1) & ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\) # (!\Bin2Dec|Add2~1_cout\))) # (!\Bin2Dec|dezenas\(1) & 
-- (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2Dec|Add2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|dezenas\(1),
	datab => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Bin2Dec|Add2~1_cout\,
	combout => \Bin2Dec|Add2~2_combout\,
	cout => \Bin2Dec|Add2~3\);

-- Location: LCCOMB_X69_Y39_N20
\Bin2Dec|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~4_combout\ = ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\Bin2Dec|dezenas\(2) $ (!\Bin2Dec|Add2~3\)))) # (GND)
-- \Bin2Dec|Add2~5\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2Dec|dezenas\(2) & !\Bin2Dec|Add2~3\)) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((!\Bin2Dec|Add2~3\) # (!\Bin2Dec|dezenas\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2Dec|dezenas\(2),
	datad => VCC,
	cin => \Bin2Dec|Add2~3\,
	combout => \Bin2Dec|Add2~4_combout\,
	cout => \Bin2Dec|Add2~5\);

-- Location: LCCOMB_X69_Y39_N22
\Bin2Dec|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~6_combout\ = (\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|dezenas\(3) & ((\Bin2Dec|Add2~5\) # (GND))) # (!\Bin2Dec|dezenas\(3) & (!\Bin2Dec|Add2~5\)))) # 
-- (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|dezenas\(3) & (!\Bin2Dec|Add2~5\)) # (!\Bin2Dec|dezenas\(3) & (\Bin2Dec|Add2~5\ & VCC))))
-- \Bin2Dec|Add2~7\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|dezenas\(3)) # (!\Bin2Dec|Add2~5\))) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Bin2Dec|dezenas\(3) & !\Bin2Dec|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|dezenas\(3),
	datad => VCC,
	cin => \Bin2Dec|Add2~5\,
	combout => \Bin2Dec|Add2~6_combout\,
	cout => \Bin2Dec|Add2~7\);

-- Location: LCCOMB_X69_Y39_N24
\Bin2Dec|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~8_combout\ = ((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ $ (\Bin2Dec|dezenas\(4) $ (!\Bin2Dec|Add2~7\)))) # (GND)
-- \Bin2Dec|Add2~9\ = CARRY((\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Bin2Dec|dezenas\(4) & !\Bin2Dec|Add2~7\)) # (!\Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((!\Bin2Dec|Add2~7\) # (!\Bin2Dec|dezenas\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2Dec|dezenas\(4),
	datad => VCC,
	cin => \Bin2Dec|Add2~7\,
	combout => \Bin2Dec|Add2~8_combout\,
	cout => \Bin2Dec|Add2~9\);

-- Location: LCCOMB_X69_Y39_N26
\Bin2Dec|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~10_combout\ = (\Bin2Dec|dezenas\(5) & ((\Bin2Dec|Add2~9\) # (GND))) # (!\Bin2Dec|dezenas\(5) & (!\Bin2Dec|Add2~9\))
-- \Bin2Dec|Add2~11\ = CARRY((\Bin2Dec|dezenas\(5)) # (!\Bin2Dec|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|dezenas\(5),
	datad => VCC,
	cin => \Bin2Dec|Add2~9\,
	combout => \Bin2Dec|Add2~10_combout\,
	cout => \Bin2Dec|Add2~11\);

-- Location: LCCOMB_X69_Y39_N28
\Bin2Dec|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~12_combout\ = (\Bin2Dec|dezenas\(6) & (!\Bin2Dec|Add2~11\ & VCC)) # (!\Bin2Dec|dezenas\(6) & (\Bin2Dec|Add2~11\ $ (GND)))
-- \Bin2Dec|Add2~13\ = CARRY((!\Bin2Dec|dezenas\(6) & !\Bin2Dec|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|dezenas\(6),
	datad => VCC,
	cin => \Bin2Dec|Add2~11\,
	combout => \Bin2Dec|Add2~12_combout\,
	cout => \Bin2Dec|Add2~13\);

-- Location: LCCOMB_X69_Y39_N30
\Bin2Dec|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add2~14_combout\ = \Bin2Dec|Add2~13\ $ (!\Bin2Dec|dezenas\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Bin2Dec|dezenas\(7),
	cin => \Bin2Dec|Add2~13\,
	combout => \Bin2Dec|Add2~14_combout\);

-- Location: LCCOMB_X68_Y41_N0
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Bin2Dec|Add2~10_combout\ $ (VCC)
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Bin2Dec|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add2~10_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X68_Y41_N2
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Bin2Dec|Add2~12_combout\ & (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Bin2Dec|Add2~12_combout\ & 
-- (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Bin2Dec|Add2~12_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add2~12_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X68_Y41_N4
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Bin2Dec|Add2~14_combout\ & (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Bin2Dec|Add2~14_combout\ & 
-- (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Bin2Dec|Add2~14_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add2~14_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X68_Y41_N6
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X68_Y41_N30
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\Bin2Dec|Add2~14_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add2~14_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X68_Y41_N24
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X67_Y41_N16
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\Bin2Dec|Add2~12_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add2~12_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X68_Y41_N18
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X68_Y41_N26
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X68_Y41_N20
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Bin2Dec|Add2~10_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add2~10_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X68_Y41_N22
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\Bin2Dec|Add2~8_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add2~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X68_Y41_N28
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Bin2Dec|Add2~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add2~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X68_Y41_N8
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X68_Y41_N10
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X68_Y41_N12
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X68_Y41_N14
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y41_N16
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y41_N0
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X69_Y41_N18
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2Dec|Add2~12_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add2~12_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X69_Y41_N6
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X69_Y41_N16
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2Dec|Add2~10_combout\))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~10_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X69_Y41_N10
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X69_Y41_N8
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~8_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X69_Y41_N12
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X69_Y41_N2
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X69_Y41_N22
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X69_Y41_N24
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\)))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\)))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X69_Y41_N26
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X69_Y41_N28
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y41_N30
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y40_N12
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X68_Y40_N24
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X69_Y41_N4
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X68_Y40_N20
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Bin2Dec|Add2~8_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add2~8_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X69_Y41_N20
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X69_Y41_N14
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X68_Y40_N16
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~4_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X68_Y40_N6
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~4_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X69_Y40_N0
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X69_Y40_N2
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X69_Y40_N4
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X69_Y40_N6
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y40_N8
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y40_N10
\Bin2Dec|centenas~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|centenas~11_combout\ = ((\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~1_combout\,
	datac => \Bin2Dec|Equal0~0_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|centenas~11_combout\);

-- Location: FF_X73_Y40_N11
\Bin2Dec|centenas[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|centenas~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|centenas\(1));

-- Location: LCCOMB_X73_Y40_N16
\Bin2Dec|DecC[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecC\(1) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|centenas\(1))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|centenas\(1),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|DecC\(1),
	combout => \Bin2Dec|DecC\(1));

-- Location: LCCOMB_X73_Y40_N4
\Blinking|blink3_exit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink3_exit~1_combout\ = (\Bin2Dec|DecC\(1)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecC\(1),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink3_exit~1_combout\);

-- Location: FF_X73_Y40_N5
\Blinking|blink3_exit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink3_exit~1_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(1));

-- Location: LCCOMB_X73_Y40_N24
\Bin2Dec|centenas~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|centenas~12_combout\ = ((\Bin2Dec|Equal0~0_combout\ & \Bin2Dec|Equal0~1_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~0_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Equal0~1_combout\,
	combout => \Bin2Dec|centenas~12_combout\);

-- Location: FF_X73_Y40_N25
\Bin2Dec|centenas[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|centenas~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|centenas\(2));

-- Location: LCCOMB_X73_Y40_N18
\Bin2Dec|DecC[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecC\(2) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|centenas\(2))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecC\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|centenas\(2),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|DecC\(2),
	combout => \Bin2Dec|DecC\(2));

-- Location: LCCOMB_X73_Y40_N22
\Blinking|blink3_exit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink3_exit~2_combout\ = (\Bin2Dec|DecC\(2)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecC\(2),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink3_exit~2_combout\);

-- Location: FF_X73_Y40_N23
\Blinking|blink3_exit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink3_exit~2_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(2));

-- Location: LCCOMB_X73_Y40_N2
\Bin2Dec|centenas~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|centenas~13_combout\ = ((\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~1_combout\,
	datac => \Bin2Dec|Equal0~0_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|centenas~13_combout\);

-- Location: FF_X73_Y40_N3
\Bin2Dec|centenas[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|centenas~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|centenas\(3));

-- Location: LCCOMB_X73_Y40_N12
\Bin2Dec|DecC[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecC\(3) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|centenas\(3))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|centenas\(3),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|DecC\(3),
	combout => \Bin2Dec|DecC\(3));

-- Location: LCCOMB_X73_Y40_N0
\Blinking|blink3_exit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink3_exit~3_combout\ = (\Bin2Dec|DecC\(3)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecC\(3),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink3_exit~3_combout\);

-- Location: FF_X73_Y40_N1
\Blinking|blink3_exit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink3_exit~3_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(3));

-- Location: LCCOMB_X77_Y34_N14
\BCD2|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|Equal3~0_combout\ = (\Blinking|blink3_exit\(1) & (\Blinking|blink3_exit\(2) & \Blinking|blink3_exit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|Equal3~0_combout\);

-- Location: FF_X76_Y37_N31
\Blinking|blink3_exit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Blinking|blink3_exit~5_combout\,
	sload => VCC,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(5));

-- Location: LCCOMB_X77_Y37_N24
\BCD2|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n~3_combout\ = (\Blinking|blink3_exit\(6) & (\Blinking|blink3_exit\(7) & (\BCD2|Equal3~0_combout\ & \Blinking|blink3_exit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(6),
	datab => \Blinking|blink3_exit\(7),
	datac => \BCD2|Equal3~0_combout\,
	datad => \Blinking|blink3_exit\(5),
	combout => \BCD2|decOut_n~3_combout\);

-- Location: LCCOMB_X69_Y40_N10
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X68_Y40_N18
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[27]~66_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X69_Y40_N30
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X68_Y40_N22
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2Dec|Add2~6_combout\))) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~6_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X68_Y40_N8
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~4_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X69_Y40_N28
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\ = (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X68_Y40_N14
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\Bin2Dec|Add2~2_combout\ & !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add2~2_combout\,
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X69_Y40_N14
\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Bin2Dec|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add2~2_combout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X69_Y40_N16
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X69_Y40_N18
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X69_Y40_N20
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X69_Y40_N22
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Bin2Dec|Div2|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y40_N24
\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y40_N26
\Bin2Dec|centenas~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|centenas~10_combout\ = ((\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Equal0~1_combout\,
	datac => \Bin2Dec|Equal0~0_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin2Dec|centenas~10_combout\);

-- Location: FF_X69_Y40_N27
\Bin2Dec|centenas[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|centenas~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|centenas\(0));

-- Location: LCCOMB_X77_Y37_N28
\Bin2Dec|DecC[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecC\(0) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|centenas\(0)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|DecC\(0),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|centenas\(0),
	combout => \Bin2Dec|DecC\(0));

-- Location: LCCOMB_X77_Y37_N4
\Blinking|blink3_exit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink3_exit~0_combout\ = (\Bin2Dec|DecC\(0) & ((\Blinking|s_count\(0)) # (!\Blinking|test~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecC\(0),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink3_exit~0_combout\);

-- Location: FF_X77_Y37_N5
\Blinking|blink3_exit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink3_exit~0_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(0));

-- Location: LCCOMB_X77_Y34_N28
\BCD2|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[0]~2_combout\ = (\Blinking|blink3_exit\(2) & (!\Blinking|blink3_exit\(1) & (\Blinking|blink3_exit\(0) $ (!\Blinking|blink3_exit\(3))))) # (!\Blinking|blink3_exit\(2) & (\Blinking|blink3_exit\(0) & (\Blinking|blink3_exit\(1) $ 
-- (!\Blinking|blink3_exit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X77_Y37_N26
\Bin2Dec|centenas~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|centenas~14_combout\ = ((\Bin2Dec|Equal0~0_combout\ & \Bin2Dec|Equal0~1_combout\)) # (!\Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Equal0~0_combout\,
	datac => \Bin2Dec|Equal0~1_combout\,
	datad => \Bin2Dec|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|centenas~14_combout\);

-- Location: FF_X77_Y37_N27
\Bin2Dec|centenas[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|centenas~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|centenas\(4));

-- Location: LCCOMB_X77_Y37_N2
\Bin2Dec|DecC[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecC\(4) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|centenas\(4)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|DecC\(4),
	datac => \Bin2Dec|centenas\(4),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecC\(4));

-- Location: LCCOMB_X77_Y37_N14
\Blinking|blink3_exit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink3_exit~4_combout\ = (\Bin2Dec|DecC\(4)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecC\(4),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink3_exit~4_combout\);

-- Location: FF_X77_Y37_N15
\Blinking|blink3_exit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink3_exit~4_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink3_exit\(4));

-- Location: LCCOMB_X77_Y37_N30
\BCD2|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|Equal2~0_combout\ = (!\Blinking|blink3_exit\(4) & (!\Blinking|blink3_exit\(5) & (!\Blinking|blink3_exit\(7) & !\Blinking|blink3_exit\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(4),
	datab => \Blinking|blink3_exit\(5),
	datac => \Blinking|blink3_exit\(7),
	datad => \Blinking|blink3_exit\(6),
	combout => \BCD2|Equal2~0_combout\);

-- Location: LCCOMB_X77_Y34_N20
\BCD2|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[0]~4_combout\ = (\BCD2|decOut_n~3_combout\ & ((\Blinking|blink3_exit\(4)) # ((\BCD2|decOut_n[0]~2_combout\ & \BCD2|Equal2~0_combout\)))) # (!\BCD2|decOut_n~3_combout\ & (\BCD2|decOut_n[0]~2_combout\ & (\BCD2|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD2|decOut_n~3_combout\,
	datab => \BCD2|decOut_n[0]~2_combout\,
	datac => \BCD2|Equal2~0_combout\,
	datad => \Blinking|blink3_exit\(4),
	combout => \BCD2|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X77_Y37_N22
\BCD2|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n~16_combout\ = (\BCD2|Equal2~0_combout\ & ((\BCD2|Equal3~0_combout\) # ((\BCD2|decOut_n~3_combout\ & \Blinking|blink3_exit\(4))))) # (!\BCD2|Equal2~0_combout\ & (\BCD2|decOut_n~3_combout\ & ((\Blinking|blink3_exit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD2|Equal2~0_combout\,
	datab => \BCD2|decOut_n~3_combout\,
	datac => \BCD2|Equal3~0_combout\,
	datad => \Blinking|blink3_exit\(4),
	combout => \BCD2|decOut_n~16_combout\);

-- Location: LCCOMB_X77_Y34_N16
\BCD2|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[1]~19_combout\ = (\Blinking|blink3_exit\(2) & (\Blinking|blink3_exit\(1) $ (((\Blinking|blink3_exit\(0)) # (\Blinking|blink3_exit\(3)))))) # (!\Blinking|blink3_exit\(2) & (\Blinking|blink3_exit\(1) & (\Blinking|blink3_exit\(0) & 
-- \Blinking|blink3_exit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X77_Y34_N6
\BCD2|decOut_n[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[1]~20_combout\ = \BCD2|decOut_n[1]~19_combout\ $ (((\Blinking|blink3_exit\(3) & (\BCD2|decOut_n~16_combout\ & \Blinking|blink3_exit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(3),
	datab => \BCD2|decOut_n~16_combout\,
	datac => \Blinking|blink3_exit\(1),
	datad => \BCD2|decOut_n[1]~19_combout\,
	combout => \BCD2|decOut_n[1]~20_combout\);

-- Location: LCCOMB_X77_Y34_N18
\BCD2|decOut_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[1]~5_combout\ = (\Blinking|blink3_exit\(4) & ((\BCD2|decOut_n~16_combout\) # ((\BCD2|Equal2~0_combout\ & \BCD2|decOut_n[1]~20_combout\)))) # (!\Blinking|blink3_exit\(4) & (((\BCD2|Equal2~0_combout\ & \BCD2|decOut_n[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(4),
	datab => \BCD2|decOut_n~16_combout\,
	datac => \BCD2|Equal2~0_combout\,
	datad => \BCD2|decOut_n[1]~20_combout\,
	combout => \BCD2|decOut_n[1]~5_combout\);

-- Location: LCCOMB_X77_Y34_N0
\BCD2|decOut_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[2]~6_combout\ = (\Blinking|blink3_exit\(2) & (\Blinking|blink3_exit\(3) & ((\Blinking|blink3_exit\(1)) # (!\Blinking|blink3_exit\(0))))) # (!\Blinking|blink3_exit\(2) & (\Blinking|blink3_exit\(1) & (!\Blinking|blink3_exit\(0) & 
-- !\Blinking|blink3_exit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[2]~6_combout\);

-- Location: LCCOMB_X77_Y34_N30
\BCD2|decOut_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[2]~7_combout\ = (\Blinking|blink3_exit\(4) & ((\BCD2|decOut_n~16_combout\) # ((\BCD2|Equal2~0_combout\ & \BCD2|decOut_n[2]~6_combout\)))) # (!\Blinking|blink3_exit\(4) & (((\BCD2|Equal2~0_combout\ & \BCD2|decOut_n[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(4),
	datab => \BCD2|decOut_n~16_combout\,
	datac => \BCD2|Equal2~0_combout\,
	datad => \BCD2|decOut_n[2]~6_combout\,
	combout => \BCD2|decOut_n[2]~7_combout\);

-- Location: LCCOMB_X77_Y34_N24
\BCD2|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[3]~8_combout\ = (\Blinking|blink3_exit\(1) & ((\Blinking|blink3_exit\(0) & (\Blinking|blink3_exit\(2))) # (!\Blinking|blink3_exit\(0) & (!\Blinking|blink3_exit\(2) & \Blinking|blink3_exit\(3))))) # (!\Blinking|blink3_exit\(1) & 
-- (!\Blinking|blink3_exit\(3) & (\Blinking|blink3_exit\(0) $ (\Blinking|blink3_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X77_Y34_N12
\BCD2|decOut_n[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[3]~17_combout\ = (\Blinking|blink3_exit\(4) & ((\BCD2|decOut_n~3_combout\) # ((\Blinking|blink3_exit\(0) & \BCD2|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD2|decOut_n~3_combout\,
	datab => \Blinking|blink3_exit\(0),
	datac => \BCD2|Equal3~0_combout\,
	datad => \Blinking|blink3_exit\(4),
	combout => \BCD2|decOut_n[3]~17_combout\);

-- Location: LCCOMB_X77_Y34_N10
\BCD2|decOut_n[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[3]~18_combout\ = (\BCD2|Equal2~0_combout\ & (((\BCD2|decOut_n[3]~8_combout\) # (\BCD2|decOut_n[3]~17_combout\)))) # (!\BCD2|Equal2~0_combout\ & (\BCD2|decOut_n~3_combout\ & ((\BCD2|decOut_n[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD2|decOut_n~3_combout\,
	datab => \BCD2|decOut_n[3]~8_combout\,
	datac => \BCD2|Equal2~0_combout\,
	datad => \BCD2|decOut_n[3]~17_combout\,
	combout => \BCD2|decOut_n[3]~18_combout\);

-- Location: LCCOMB_X77_Y34_N22
\BCD2|decOut_n[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[4]~9_combout\ = (\Blinking|blink3_exit\(1) & (\Blinking|blink3_exit\(0) & ((!\Blinking|blink3_exit\(3))))) # (!\Blinking|blink3_exit\(1) & ((\Blinking|blink3_exit\(2) & ((!\Blinking|blink3_exit\(3)))) # (!\Blinking|blink3_exit\(2) & 
-- (\Blinking|blink3_exit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[4]~9_combout\);

-- Location: LCCOMB_X77_Y34_N8
\BCD2|decOut_n[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[4]~10_combout\ = (\BCD2|decOut_n~3_combout\ & ((\Blinking|blink3_exit\(4)) # ((\BCD2|decOut_n[4]~9_combout\ & \BCD2|Equal2~0_combout\)))) # (!\BCD2|decOut_n~3_combout\ & (\BCD2|decOut_n[4]~9_combout\ & (\BCD2|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD2|decOut_n~3_combout\,
	datab => \BCD2|decOut_n[4]~9_combout\,
	datac => \BCD2|Equal2~0_combout\,
	datad => \Blinking|blink3_exit\(4),
	combout => \BCD2|decOut_n[4]~10_combout\);

-- Location: LCCOMB_X77_Y34_N2
\BCD2|decOut_n[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[5]~11_combout\ = (!\Blinking|blink3_exit\(3) & ((\Blinking|blink3_exit\(1) & ((\Blinking|blink3_exit\(0)) # (!\Blinking|blink3_exit\(2)))) # (!\Blinking|blink3_exit\(1) & (\Blinking|blink3_exit\(0) & !\Blinking|blink3_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[5]~11_combout\);

-- Location: LCCOMB_X77_Y34_N4
\BCD2|decOut_n[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[5]~12_combout\ = (\BCD2|decOut_n~3_combout\ & ((\Blinking|blink3_exit\(4)) # ((\BCD2|decOut_n[5]~11_combout\ & \BCD2|Equal2~0_combout\)))) # (!\BCD2|decOut_n~3_combout\ & (\BCD2|decOut_n[5]~11_combout\ & (\BCD2|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD2|decOut_n~3_combout\,
	datab => \BCD2|decOut_n[5]~11_combout\,
	datac => \BCD2|Equal2~0_combout\,
	datad => \Blinking|blink3_exit\(4),
	combout => \BCD2|decOut_n[5]~12_combout\);

-- Location: LCCOMB_X77_Y34_N26
\BCD2|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[6]~13_combout\ = (\Blinking|blink3_exit\(0) & ((\Blinking|blink3_exit\(3)) # (\Blinking|blink3_exit\(1) $ (\Blinking|blink3_exit\(2))))) # (!\Blinking|blink3_exit\(0) & ((\Blinking|blink3_exit\(1)) # (\Blinking|blink3_exit\(2) $ 
-- (\Blinking|blink3_exit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(1),
	datab => \Blinking|blink3_exit\(0),
	datac => \Blinking|blink3_exit\(2),
	datad => \Blinking|blink3_exit\(3),
	combout => \BCD2|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X77_Y37_N0
\BCD2|decOut_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[6]~14_combout\ = (\Blinking|blink3_exit\(6)) # (((\Blinking|blink3_exit\(7)) # (\Blinking|blink3_exit\(5))) # (!\BCD2|decOut_n[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(6),
	datab => \BCD2|decOut_n[6]~13_combout\,
	datac => \Blinking|blink3_exit\(7),
	datad => \Blinking|blink3_exit\(5),
	combout => \BCD2|decOut_n[6]~14_combout\);

-- Location: LCCOMB_X77_Y37_N10
\BCD2|decOut_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD2|decOut_n[6]~15_combout\ = (\Blinking|blink3_exit\(4) & (((!\BCD2|decOut_n~3_combout\) # (!\Blinking|blink3_exit\(0))))) # (!\Blinking|blink3_exit\(4) & (\BCD2|decOut_n[6]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink3_exit\(4),
	datab => \BCD2|decOut_n[6]~14_combout\,
	datac => \Blinking|blink3_exit\(0),
	datad => \BCD2|decOut_n~3_combout\,
	combout => \BCD2|decOut_n[6]~15_combout\);

-- Location: LCCOMB_X70_Y36_N2
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Subtractor|res\(3) $ (VCC)
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Subtractor|res\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(3),
	datad => VCC,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X70_Y36_N4
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Subtractor|res\(4) & (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Subtractor|res\(4) & 
-- (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Subtractor|res\(4) & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(4),
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X70_Y36_N6
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Subtractor|res\(5) & ((GND) # (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Subtractor|res\(5) & 
-- (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Subtractor|res\(5)) # (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(5),
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X70_Y36_N8
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Subtractor|res\(6) & (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Subtractor|res\(6) & 
-- ((\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Subtractor|res\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X70_Y36_N10
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Subtractor|res\(7) & (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Subtractor|res\(7) & 
-- (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Subtractor|res\(7) & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Subtractor|res\(7),
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X70_Y36_N12
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X70_Y36_N24
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\Subtractor|res\(7) & \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(7),
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X70_Y36_N14
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~1_combout\ = (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X70_Y36_N22
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~3_combout\ = (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X70_Y36_N0
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\Subtractor|res\(6) & \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(6),
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X70_Y36_N20
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\Subtractor|res\(5) & \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(5),
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X70_Y36_N30
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~5_combout\ = (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X70_Y36_N26
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\ = (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X70_Y36_N28
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\Subtractor|res\(4) & \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(4),
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X70_Y36_N16
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\Subtractor|res\(3) & \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(3),
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X70_Y36_N18
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~9_combout\ = (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X73_Y36_N4
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\Subtractor|res\(2) & \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Subtractor|res\(2),
	datad => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X72_Y36_N14
\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~11_combout\ = (\Subtractor|res\(2) & !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Subtractor|res\(2),
	datac => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X72_Y36_N0
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~10_combout\) # (\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datad => VCC,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X72_Y36_N2
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~8_combout\ & (!\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~9_combout\ & 
-- !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X72_Y36_N4
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\) # ((\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~6_combout\) # 
-- (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X72_Y36_N6
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~4_combout\ & !\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~5_combout\)) # 
-- (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X72_Y36_N8
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & ((\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~3_combout\) # 
-- (\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X72_Y36_N10
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~0_combout\ & (!\Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~1_combout\ & 
-- !\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y36_N12
\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y36_N16
\Bin2Dec|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~1_cout\ = CARRY((!\Bin2Dec|centenas\(0)) # (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2Dec|centenas\(0),
	datad => VCC,
	cout => \Bin2Dec|Add3~1_cout\);

-- Location: LCCOMB_X72_Y36_N18
\Bin2Dec|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~2_combout\ = (\Bin2Dec|centenas\(1) & ((\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Bin2Dec|Add3~1_cout\) # (GND))) # 
-- (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\Bin2Dec|Add3~1_cout\)))) # (!\Bin2Dec|centenas\(1) & ((\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (!\Bin2Dec|Add3~1_cout\)) # 
-- (!\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Bin2Dec|Add3~1_cout\ & VCC))))
-- \Bin2Dec|Add3~3\ = CARRY((\Bin2Dec|centenas\(1) & ((\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\) # (!\Bin2Dec|Add3~1_cout\))) # (!\Bin2Dec|centenas\(1) & 
-- (\Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\Bin2Dec|Add3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|centenas\(1),
	datab => \Bin2Dec|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => VCC,
	cin => \Bin2Dec|Add3~1_cout\,
	combout => \Bin2Dec|Add3~2_combout\,
	cout => \Bin2Dec|Add3~3\);

-- Location: LCCOMB_X72_Y36_N20
\Bin2Dec|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~4_combout\ = (\Bin2Dec|centenas\(2) & (!\Bin2Dec|Add3~3\ & VCC)) # (!\Bin2Dec|centenas\(2) & (\Bin2Dec|Add3~3\ $ (GND)))
-- \Bin2Dec|Add3~5\ = CARRY((!\Bin2Dec|centenas\(2) & !\Bin2Dec|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|centenas\(2),
	datad => VCC,
	cin => \Bin2Dec|Add3~3\,
	combout => \Bin2Dec|Add3~4_combout\,
	cout => \Bin2Dec|Add3~5\);

-- Location: LCCOMB_X72_Y36_N22
\Bin2Dec|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~6_combout\ = (\Bin2Dec|centenas\(3) & ((\Bin2Dec|Add3~5\) # (GND))) # (!\Bin2Dec|centenas\(3) & (!\Bin2Dec|Add3~5\))
-- \Bin2Dec|Add3~7\ = CARRY((\Bin2Dec|centenas\(3)) # (!\Bin2Dec|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|centenas\(3),
	datad => VCC,
	cin => \Bin2Dec|Add3~5\,
	combout => \Bin2Dec|Add3~6_combout\,
	cout => \Bin2Dec|Add3~7\);

-- Location: LCCOMB_X72_Y36_N24
\Bin2Dec|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~8_combout\ = (\Bin2Dec|centenas\(4) & (!\Bin2Dec|Add3~7\ & VCC)) # (!\Bin2Dec|centenas\(4) & (\Bin2Dec|Add3~7\ $ (GND)))
-- \Bin2Dec|Add3~9\ = CARRY((!\Bin2Dec|centenas\(4) & !\Bin2Dec|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|centenas\(4),
	datad => VCC,
	cin => \Bin2Dec|Add3~7\,
	combout => \Bin2Dec|Add3~8_combout\,
	cout => \Bin2Dec|Add3~9\);

-- Location: LCCOMB_X72_Y36_N26
\Bin2Dec|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~10_combout\ = (\Bin2Dec|centenas\(5) & ((\Bin2Dec|Add3~9\) # (GND))) # (!\Bin2Dec|centenas\(5) & (!\Bin2Dec|Add3~9\))
-- \Bin2Dec|Add3~11\ = CARRY((\Bin2Dec|centenas\(5)) # (!\Bin2Dec|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|centenas\(5),
	datad => VCC,
	cin => \Bin2Dec|Add3~9\,
	combout => \Bin2Dec|Add3~10_combout\,
	cout => \Bin2Dec|Add3~11\);

-- Location: LCCOMB_X72_Y36_N28
\Bin2Dec|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~12_combout\ = (\Bin2Dec|centenas\(5) & (!\Bin2Dec|Add3~11\ & VCC)) # (!\Bin2Dec|centenas\(5) & (\Bin2Dec|Add3~11\ $ (GND)))
-- \Bin2Dec|Add3~13\ = CARRY((!\Bin2Dec|centenas\(5) & !\Bin2Dec|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|centenas\(5),
	datad => VCC,
	cin => \Bin2Dec|Add3~11\,
	combout => \Bin2Dec|Add3~12_combout\,
	cout => \Bin2Dec|Add3~13\);

-- Location: LCCOMB_X72_Y36_N30
\Bin2Dec|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Add3~14_combout\ = \Bin2Dec|Add3~13\ $ (!\Bin2Dec|centenas\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Bin2Dec|centenas\(5),
	cin => \Bin2Dec|Add3~13\,
	combout => \Bin2Dec|Add3~14_combout\);

-- Location: LCCOMB_X73_Y36_N6
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Bin2Dec|Add3~10_combout\ $ (VCC)
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Bin2Dec|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add3~10_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X73_Y36_N8
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Bin2Dec|Add3~12_combout\ & (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Bin2Dec|Add3~12_combout\ & 
-- (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Bin2Dec|Add3~12_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add3~12_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X73_Y36_N10
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Bin2Dec|Add3~14_combout\ & (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Bin2Dec|Add3~14_combout\ & 
-- (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Bin2Dec|Add3~14_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add3~14_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X73_Y36_N12
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X75_Y37_N10
\Bin2Dec|mil~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|mil~14_combout\ = ((\Bin2Dec|Equal0~0_combout\ & \Bin2Dec|Equal0~1_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Equal0~0_combout\,
	datac => \Bin2Dec|Equal0~1_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|mil~14_combout\);

-- Location: FF_X75_Y37_N11
\Bin2Dec|mil[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|mil~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|mil\(4));

-- Location: LCCOMB_X75_Y37_N22
\Bin2Dec|DecM[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecM\(4) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|mil\(4)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecM\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecM\(4),
	datac => \Bin2Dec|mil\(4),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecM\(4));

-- Location: LCCOMB_X75_Y37_N6
\Blinking|blink4_exit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink4_exit~4_combout\ = (\Bin2Dec|DecM\(4)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecM\(4),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink4_exit~4_combout\);

-- Location: FF_X75_Y37_N7
\Blinking|blink4_exit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink4_exit~4_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(4));

-- Location: FF_X76_Y37_N27
\Blinking|blink4_exit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink3_exit~5_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(7));

-- Location: FF_X76_Y37_N5
\Blinking|blink4_exit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Blinking|blink3_exit~5_combout\,
	sload => VCC,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(6));

-- Location: FF_X76_Y37_N21
\Blinking|blink4_exit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	asdata => \Blinking|blink3_exit~5_combout\,
	sload => VCC,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(5));

-- Location: LCCOMB_X77_Y37_N6
\BCD3|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|Equal2~0_combout\ = (!\Blinking|blink4_exit\(4) & (!\Blinking|blink4_exit\(7) & (!\Blinking|blink4_exit\(6) & !\Blinking|blink4_exit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(4),
	datab => \Blinking|blink4_exit\(7),
	datac => \Blinking|blink4_exit\(6),
	datad => \Blinking|blink4_exit\(5),
	combout => \BCD3|Equal2~0_combout\);

-- Location: LCCOMB_X73_Y36_N26
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\Bin2Dec|Add3~14_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add3~14_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X73_Y36_N20
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X73_Y36_N16
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X73_Y36_N22
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\Bin2Dec|Add3~12_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add3~12_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X74_Y36_N30
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X74_Y36_N16
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Bin2Dec|Add3~10_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add3~10_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X74_Y36_N28
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\Bin2Dec|Add3~8_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add3~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X74_Y36_N24
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Bin2Dec|Add3~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add3~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X74_Y36_N6
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X74_Y36_N8
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X74_Y36_N10
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X74_Y36_N12
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y36_N14
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y36_N0
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2Dec|Add3~12_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2Dec|Add3~12_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X74_Y36_N22
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X74_Y36_N2
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2Dec|Add3~10_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add3~10_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X74_Y36_N20
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\ = (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X74_Y36_N26
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Bin2Dec|Add3~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add3~8_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X74_Y36_N4
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\ = (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X74_Y36_N18
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Add3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add3~6_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X75_Y36_N0
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\Bin2Dec|Add3~6_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add3~6_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X75_Y36_N18
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X75_Y36_N20
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X75_Y36_N22
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X75_Y36_N24
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y36_N26
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y36_N8
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X75_Y36_N6
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X75_Y36_N16
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X75_Y36_N4
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Bin2Dec|Add3~8_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add3~8_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X75_Y36_N2
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\Bin2Dec|Add3~6_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add3~6_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X75_Y36_N28
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\ = (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X75_Y36_N12
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add3~4_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X75_Y36_N30
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Add3~4_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X76_Y36_N20
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54_combout\)))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datad => VCC,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X76_Y36_N22
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\)))) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\)))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X76_Y36_N24
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X76_Y36_N26
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y36_N28
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y37_N28
\Bin2Dec|mil~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|mil~11_combout\ = ((\Bin2Dec|Equal0~0_combout\ & \Bin2Dec|Equal0~1_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Equal0~0_combout\,
	datac => \Bin2Dec|Equal0~1_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|mil~11_combout\);

-- Location: FF_X75_Y37_N29
\Bin2Dec|mil[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|mil~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|mil\(1));

-- Location: LCCOMB_X75_Y37_N16
\Bin2Dec|DecM[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecM\(1) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|mil\(1)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecM\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|DecM\(1),
	datac => \Bin2Dec|mil\(1),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecM\(1));

-- Location: LCCOMB_X75_Y37_N24
\Blinking|blink4_exit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink4_exit~1_combout\ = (\Bin2Dec|DecM\(1)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datad => \Bin2Dec|DecM\(1),
	combout => \Blinking|blink4_exit~1_combout\);

-- Location: FF_X75_Y37_N25
\Blinking|blink4_exit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink4_exit~1_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(1));

-- Location: LCCOMB_X73_Y40_N30
\Bin2Dec|mil~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|mil~13_combout\ = ((\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~1_combout\,
	datac => \Bin2Dec|Equal0~0_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2Dec|mil~13_combout\);

-- Location: FF_X73_Y40_N31
\Bin2Dec|mil[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|mil~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|mil\(3));

-- Location: LCCOMB_X73_Y40_N28
\Bin2Dec|DecM[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecM\(3) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|mil\(3)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecM\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|DecM\(3),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|mil\(3),
	combout => \Bin2Dec|DecM\(3));

-- Location: LCCOMB_X73_Y40_N20
\Blinking|blink4_exit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink4_exit~3_combout\ = (\Bin2Dec|DecM\(3)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecM\(3),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink4_exit~3_combout\);

-- Location: FF_X73_Y40_N21
\Blinking|blink4_exit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink4_exit~3_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(3));

-- Location: LCCOMB_X73_Y40_N8
\Bin2Dec|mil~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|mil~12_combout\ = ((\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Equal0~1_combout\,
	datac => \Bin2Dec|Equal0~0_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2Dec|mil~12_combout\);

-- Location: FF_X73_Y40_N9
\Bin2Dec|mil[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|mil~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|mil\(2));

-- Location: LCCOMB_X73_Y40_N6
\Bin2Dec|DecM[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecM\(2) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|mil\(2))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|DecM\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|mil\(2),
	datac => \Bin2Dec|Equal1~7clkctrl_outclk\,
	datad => \Bin2Dec|DecM\(2),
	combout => \Bin2Dec|DecM\(2));

-- Location: LCCOMB_X73_Y40_N26
\Blinking|blink4_exit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink4_exit~2_combout\ = (\Bin2Dec|DecM\(2)) # ((!\Blinking|s_count\(0) & \Blinking|test~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|s_count\(0),
	datac => \Bin2Dec|DecM\(2),
	datad => \Blinking|test~q\,
	combout => \Blinking|blink4_exit~2_combout\);

-- Location: FF_X73_Y40_N27
\Blinking|blink4_exit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink4_exit~2_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(2));

-- Location: LCCOMB_X83_Y35_N22
\BCD3|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|Equal3~0_combout\ = (\Blinking|blink4_exit\(1) & (\Blinking|blink4_exit\(3) & \Blinking|blink4_exit\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(2),
	combout => \BCD3|Equal3~0_combout\);

-- Location: LCCOMB_X77_Y37_N16
\BCD3|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n~3_combout\ = (\Blinking|blink4_exit\(6) & (\Blinking|blink4_exit\(7) & (\BCD3|Equal3~0_combout\ & \Blinking|blink4_exit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(6),
	datab => \Blinking|blink4_exit\(7),
	datac => \BCD3|Equal3~0_combout\,
	datad => \Blinking|blink4_exit\(5),
	combout => \BCD3|decOut_n~3_combout\);

-- Location: LCCOMB_X76_Y36_N0
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X76_Y36_N18
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X75_Y36_N14
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Bin2Dec|Add3~6_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Add3~6_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X76_Y36_N2
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X75_Y36_N10
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Bin2Dec|Add3~4_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Add3~4_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X76_Y36_N4
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X76_Y36_N30
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\Bin2Dec|Add3~2_combout\ & !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add3~2_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X76_Y36_N16
\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\Bin2Dec|Add3~2_combout\ & \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2Dec|Add3~2_combout\,
	datad => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X76_Y36_N6
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~61_combout\) # (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datad => VCC,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X76_Y36_N8
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X76_Y36_N10
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X76_Y36_N12
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Bin2Dec|Div4|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y36_N14
\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y37_N14
\Bin2Dec|mil~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|mil~10_combout\ = ((\Bin2Dec|Equal0~1_combout\ & \Bin2Dec|Equal0~0_combout\)) # (!\Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2Dec|Equal0~1_combout\,
	datac => \Bin2Dec|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2Dec|Equal0~0_combout\,
	combout => \Bin2Dec|mil~10_combout\);

-- Location: FF_X75_Y37_N15
\Bin2Dec|mil[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Bin2Dec|mil~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Bin2Dec|mil\(0));

-- Location: LCCOMB_X75_Y37_N26
\Bin2Dec|DecM[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2Dec|DecM\(0) = (GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & ((\Bin2Dec|mil\(0)))) # (!GLOBAL(\Bin2Dec|Equal1~7clkctrl_outclk\) & (\Bin2Dec|DecM\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2Dec|DecM\(0),
	datac => \Bin2Dec|mil\(0),
	datad => \Bin2Dec|Equal1~7clkctrl_outclk\,
	combout => \Bin2Dec|DecM\(0));

-- Location: LCCOMB_X75_Y37_N30
\Blinking|blink4_exit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Blinking|blink4_exit~0_combout\ = (\Bin2Dec|DecM\(0) & ((\Blinking|s_count\(0)) # (!\Blinking|test~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|s_count\(0),
	datab => \Blinking|test~q\,
	datad => \Bin2Dec|DecM\(0),
	combout => \Blinking|blink4_exit~0_combout\);

-- Location: FF_X75_Y37_N31
\Blinking|blink4_exit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \FrequencyDivider|clkOut~clkctrl_outclk\,
	d => \Blinking|blink4_exit~0_combout\,
	ena => \Blinking|blink1_exit[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Blinking|blink4_exit\(0));

-- Location: LCCOMB_X83_Y35_N28
\BCD3|decOut_n[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[0]~2_combout\ = (\Blinking|blink4_exit\(2) & (!\Blinking|blink4_exit\(1) & (\Blinking|blink4_exit\(3) $ (!\Blinking|blink4_exit\(0))))) # (!\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(0) & (\Blinking|blink4_exit\(1) $ 
-- (!\Blinking|blink4_exit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(2),
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[0]~2_combout\);

-- Location: LCCOMB_X83_Y35_N20
\BCD3|decOut_n[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[0]~4_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|decOut_n[0]~2_combout\) # ((\BCD3|decOut_n~3_combout\ & \Blinking|blink4_exit\(4))))) # (!\BCD3|Equal2~0_combout\ & (\BCD3|decOut_n~3_combout\ & (\Blinking|blink4_exit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal2~0_combout\,
	datab => \BCD3|decOut_n~3_combout\,
	datac => \Blinking|blink4_exit\(4),
	datad => \BCD3|decOut_n[0]~2_combout\,
	combout => \BCD3|decOut_n[0]~4_combout\);

-- Location: LCCOMB_X83_Y35_N10
\BCD3|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n~16_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|Equal3~0_combout\) # ((\BCD3|decOut_n~3_combout\ & \Blinking|blink4_exit\(4))))) # (!\BCD3|Equal2~0_combout\ & (\BCD3|decOut_n~3_combout\ & ((\Blinking|blink4_exit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal2~0_combout\,
	datab => \BCD3|decOut_n~3_combout\,
	datac => \BCD3|Equal3~0_combout\,
	datad => \Blinking|blink4_exit\(4),
	combout => \BCD3|decOut_n~16_combout\);

-- Location: LCCOMB_X83_Y35_N24
\BCD3|decOut_n[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[1]~19_combout\ = (\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(1) $ (((\Blinking|blink4_exit\(3)) # (\Blinking|blink4_exit\(0)))))) # (!\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(1) & (\Blinking|blink4_exit\(3) & 
-- \Blinking|blink4_exit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(2),
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[1]~19_combout\);

-- Location: LCCOMB_X83_Y35_N14
\BCD3|decOut_n[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[1]~20_combout\ = \BCD3|decOut_n[1]~19_combout\ $ (((\BCD3|decOut_n~16_combout\ & (\Blinking|blink4_exit\(1) & \Blinking|blink4_exit\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|decOut_n~16_combout\,
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \BCD3|decOut_n[1]~19_combout\,
	combout => \BCD3|decOut_n[1]~20_combout\);

-- Location: LCCOMB_X83_Y35_N6
\BCD3|decOut_n[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[1]~5_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|decOut_n[1]~20_combout\) # ((\Blinking|blink4_exit\(4) & \BCD3|decOut_n~16_combout\)))) # (!\BCD3|Equal2~0_combout\ & (((\Blinking|blink4_exit\(4) & \BCD3|decOut_n~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal2~0_combout\,
	datab => \BCD3|decOut_n[1]~20_combout\,
	datac => \Blinking|blink4_exit\(4),
	datad => \BCD3|decOut_n~16_combout\,
	combout => \BCD3|decOut_n[1]~5_combout\);

-- Location: LCCOMB_X83_Y35_N8
\BCD3|decOut_n[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[2]~6_combout\ = (\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(3) & ((\Blinking|blink4_exit\(1)) # (!\Blinking|blink4_exit\(0))))) # (!\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(1) & (!\Blinking|blink4_exit\(3) & 
-- !\Blinking|blink4_exit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(2),
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[2]~6_combout\);

-- Location: LCCOMB_X83_Y35_N2
\BCD3|decOut_n[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[2]~7_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|decOut_n[2]~6_combout\) # ((\Blinking|blink4_exit\(4) & \BCD3|decOut_n~16_combout\)))) # (!\BCD3|Equal2~0_combout\ & (((\Blinking|blink4_exit\(4) & \BCD3|decOut_n~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal2~0_combout\,
	datab => \BCD3|decOut_n[2]~6_combout\,
	datac => \Blinking|blink4_exit\(4),
	datad => \BCD3|decOut_n~16_combout\,
	combout => \BCD3|decOut_n[2]~7_combout\);

-- Location: LCCOMB_X83_Y35_N12
\BCD3|decOut_n[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[3]~8_combout\ = (\Blinking|blink4_exit\(1) & ((\Blinking|blink4_exit\(2) & ((\Blinking|blink4_exit\(0)))) # (!\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(3) & !\Blinking|blink4_exit\(0))))) # (!\Blinking|blink4_exit\(1) & 
-- (!\Blinking|blink4_exit\(3) & (\Blinking|blink4_exit\(2) $ (\Blinking|blink4_exit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(2),
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[3]~8_combout\);

-- Location: LCCOMB_X83_Y35_N16
\BCD3|decOut_n[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[3]~17_combout\ = (\Blinking|blink4_exit\(4) & ((\BCD3|decOut_n~3_combout\) # ((\BCD3|Equal3~0_combout\ & \Blinking|blink4_exit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal3~0_combout\,
	datab => \Blinking|blink4_exit\(0),
	datac => \BCD3|decOut_n~3_combout\,
	datad => \Blinking|blink4_exit\(4),
	combout => \BCD3|decOut_n[3]~17_combout\);

-- Location: LCCOMB_X83_Y35_N26
\BCD3|decOut_n[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[3]~18_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|decOut_n[3]~8_combout\) # ((\BCD3|decOut_n[3]~17_combout\)))) # (!\BCD3|Equal2~0_combout\ & (((\BCD3|decOut_n~3_combout\ & \BCD3|decOut_n[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|decOut_n[3]~8_combout\,
	datab => \BCD3|decOut_n~3_combout\,
	datac => \BCD3|Equal2~0_combout\,
	datad => \BCD3|decOut_n[3]~17_combout\,
	combout => \BCD3|decOut_n[3]~18_combout\);

-- Location: LCCOMB_X83_Y35_N18
\BCD3|decOut_n[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[4]~9_combout\ = (\Blinking|blink4_exit\(1) & (((!\Blinking|blink4_exit\(3) & \Blinking|blink4_exit\(0))))) # (!\Blinking|blink4_exit\(1) & ((\Blinking|blink4_exit\(2) & (!\Blinking|blink4_exit\(3))) # (!\Blinking|blink4_exit\(2) & 
-- ((\Blinking|blink4_exit\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(2),
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[4]~9_combout\);

-- Location: LCCOMB_X83_Y35_N0
\BCD3|decOut_n[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[4]~10_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|decOut_n[4]~9_combout\) # ((\BCD3|decOut_n~3_combout\ & \Blinking|blink4_exit\(4))))) # (!\BCD3|Equal2~0_combout\ & (\BCD3|decOut_n~3_combout\ & (\Blinking|blink4_exit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal2~0_combout\,
	datab => \BCD3|decOut_n~3_combout\,
	datac => \Blinking|blink4_exit\(4),
	datad => \BCD3|decOut_n[4]~9_combout\,
	combout => \BCD3|decOut_n[4]~10_combout\);

-- Location: LCCOMB_X83_Y35_N30
\BCD3|decOut_n[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[5]~11_combout\ = (!\Blinking|blink4_exit\(3) & ((\Blinking|blink4_exit\(2) & (\Blinking|blink4_exit\(1) & \Blinking|blink4_exit\(0))) # (!\Blinking|blink4_exit\(2) & ((\Blinking|blink4_exit\(1)) # (\Blinking|blink4_exit\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(2),
	datab => \Blinking|blink4_exit\(1),
	datac => \Blinking|blink4_exit\(3),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[5]~11_combout\);

-- Location: LCCOMB_X83_Y35_N4
\BCD3|decOut_n[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[5]~12_combout\ = (\BCD3|Equal2~0_combout\ & ((\BCD3|decOut_n[5]~11_combout\) # ((\BCD3|decOut_n~3_combout\ & \Blinking|blink4_exit\(4))))) # (!\BCD3|Equal2~0_combout\ & (\BCD3|decOut_n~3_combout\ & ((\Blinking|blink4_exit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|Equal2~0_combout\,
	datab => \BCD3|decOut_n~3_combout\,
	datac => \BCD3|decOut_n[5]~11_combout\,
	datad => \Blinking|blink4_exit\(4),
	combout => \BCD3|decOut_n[5]~12_combout\);

-- Location: LCCOMB_X77_Y37_N20
\BCD3|decOut_n[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[6]~13_combout\ = (\Blinking|blink4_exit\(0) & ((\Blinking|blink4_exit\(3)) # (\Blinking|blink4_exit\(1) $ (\Blinking|blink4_exit\(2))))) # (!\Blinking|blink4_exit\(0) & ((\Blinking|blink4_exit\(1)) # (\Blinking|blink4_exit\(3) $ 
-- (\Blinking|blink4_exit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(1),
	datab => \Blinking|blink4_exit\(3),
	datac => \Blinking|blink4_exit\(2),
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[6]~13_combout\);

-- Location: LCCOMB_X77_Y37_N18
\BCD3|decOut_n[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[6]~14_combout\ = ((\Blinking|blink4_exit\(7)) # ((\Blinking|blink4_exit\(6)) # (\Blinking|blink4_exit\(5)))) # (!\BCD3|decOut_n[6]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BCD3|decOut_n[6]~13_combout\,
	datab => \Blinking|blink4_exit\(7),
	datac => \Blinking|blink4_exit\(6),
	datad => \Blinking|blink4_exit\(5),
	combout => \BCD3|decOut_n[6]~14_combout\);

-- Location: LCCOMB_X77_Y37_N8
\BCD3|decOut_n[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD3|decOut_n[6]~15_combout\ = (\Blinking|blink4_exit\(4) & (((!\Blinking|blink4_exit\(0))) # (!\BCD3|decOut_n~3_combout\))) # (!\Blinking|blink4_exit\(4) & (((\BCD3|decOut_n[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Blinking|blink4_exit\(4),
	datab => \BCD3|decOut_n~3_combout\,
	datac => \BCD3|decOut_n[6]~14_combout\,
	datad => \Blinking|blink4_exit\(0),
	combout => \BCD3|decOut_n[6]~15_combout\);

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;
END structure;


