INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
