TimeQuest Timing Analyzer report for NiosWithTopLevel
Mon May 14 23:36:25 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_clk'
 13. Slow Model Hold: 'clk_clk'
 14. Slow Model Recovery: 'clk_clk'
 15. Slow Model Removal: 'clk_clk'
 16. Slow Model Minimum Pulse Width: 'clk_clk'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk_clk'
 25. Fast Model Hold: 'clk_clk'
 26. Fast Model Recovery: 'clk_clk'
 27. Fast Model Removal: 'clk_clk'
 28. Fast Model Minimum Pulse Width: 'clk_clk'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Setup Transfers
 35. Hold Transfers
 36. Recovery Transfers
 37. Removal Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; NiosWithTopLevel                                   ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; HostSystem/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon May 14 23:36:23 2018 ;
+-------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 176.09 MHz ; 176.09 MHz      ; clk_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -4.679 ; -2805.182     ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.391 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -1.748 ; -970.140      ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 2.518 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_clk ; -2.000 ; -2338.480           ;
+---------+--------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                        ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.679 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.689      ;
; -4.606 ; HostSystem_cpu:cpu|E_src1[0]                                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 5.650      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                        ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg1                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg2                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg3                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg4                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg5                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg6                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg7                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg8                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.578 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg9                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[6]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.547      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                       ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.553 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.532      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                        ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.548 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[1]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 5.558      ;
; -4.535 ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                 ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 5.564      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_we_reg                                                                                                                       ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg1                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg2                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg3                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg4                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg5                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg6                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg7                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg8                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.535 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg9                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[0]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 5.520      ;
; -4.525 ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                 ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 5.554      ;
; -4.513 ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 5.557      ;
; -4.506 ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                        ; HostSystem_cpu:cpu|R_wr_dst_reg                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.043      ; 5.585      ;
; -4.501 ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 5.545      ;
; -4.495 ; HostSystem_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 5.524      ;
; -4.493 ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                 ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 5.522      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_we_reg                                                                                                                       ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg0                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg1                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg2                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg3                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg4                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg5                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg6                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg7                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg8                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.492 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg9                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 5.471      ;
; -4.486 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] ; HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|d_write ; clk_clk      ; clk_clk     ; 1.000        ; -0.017     ; 5.505      ;
; -4.483 ; HostSystem_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                 ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 5.512      ;
; -4.480 ; HostSystem_cpu:cpu|E_src2[0]                                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 5.524      ;
; -4.476 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70] ; HostSystem_cpu:cpu|W_valid                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.017     ; 5.495      ;
; -4.475 ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                    ; clk_clk      ; clk_clk     ; 1.000        ; 0.008      ; 5.519      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                       ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.458 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9                                                                                                                 ; HostSystem_cpu:cpu|av_ld_byte2_data[3]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 5.432      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                        ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg1                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg2                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg3                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg4                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg5                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg6                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg7                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
; -4.457 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg8                                                                                                                  ; HostSystem_cpu:cpu|av_ld_byte0_data[5]                                             ; clk_clk      ; clk_clk     ; 1.000        ; -0.067     ; 5.426      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                          ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_overrun                                                                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_overrun                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.778      ;
; 0.516 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[9]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[0]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|tx_data[6]                                                                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|tx_data[1]                                                                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; HostSystem_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; HostSystem_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|tx_data[3]                                                                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; HostSystem_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.801      ;
; 0.537 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                         ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.804      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.052     ; 2.732      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109] ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 1.000        ; -0.059     ; 2.725      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 2.714      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 2.714      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 2.714      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 2.714      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109] ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.023     ; 2.761      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[3]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.028     ; 2.756      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.028     ; 2.756      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 2.777      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 2.777      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 2.777      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 2.715      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 2.773      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.012     ; 2.772      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 2.777      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.012     ; 2.772      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.007     ; 2.777      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.044     ; 2.740      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.018     ; 2.766      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.018     ; 2.766      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.028     ; 2.756      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.028     ; 2.756      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.017     ; 2.767      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.012     ; 2.772      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.016     ; 2.768      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.060     ; 2.724      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 2.714      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.069     ; 2.715      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.023     ; 2.761      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.012     ; 2.772      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.012     ; 2.772      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.046     ; 2.738      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.063     ; 2.721      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.045     ; 2.739      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 2.773      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 2.773      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.041     ; 2.743      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.031     ; 2.753      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.031     ; 2.753      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 2.730      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; -0.016     ; 2.768      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; -0.031     ; 2.753      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.031     ; 2.753      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.054     ; 2.730      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.031     ; 2.753      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.031     ; 2.753      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.041     ; 2.743      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.032     ; 2.752      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 1.000        ; -0.052     ; 2.732      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.024     ; 2.760      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 2.751      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.043     ; 2.741      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.043     ; 2.741      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 2.742      ;
; -1.748 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; -0.041     ; 2.743      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.052     ; 2.732      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109] ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.059     ; 2.725      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.070     ; 2.714      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.070     ; 2.714      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.070     ; 2.714      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.070     ; 2.714      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109] ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 2.761      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[3]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.028     ; 2.756      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.028     ; 2.756      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.069     ; 2.715      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 2.773      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 2.772      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 2.772      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.007     ; 2.777      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.044     ; 2.740      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.018     ; 2.766      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.018     ; 2.766      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.028     ; 2.756      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.028     ; 2.756      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; -0.017     ; 2.767      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 2.772      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.016     ; 2.768      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.060     ; 2.724      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.070     ; 2.714      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.069     ; 2.715      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.023     ; 2.761      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 2.772      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.012     ; 2.772      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.046     ; 2.738      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.063     ; 2.721      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.045     ; 2.739      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 2.773      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 2.773      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.031     ; 2.753      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.031     ; 2.753      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.054     ; 2.730      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; -0.016     ; 2.768      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; -0.031     ; 2.753      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.031     ; 2.753      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.054     ; 2.730      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.031     ; 2.753      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.031     ; 2.753      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.041     ; 2.743      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.032     ; 2.752      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; -0.052     ; 2.732      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.024     ; 2.760      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.033     ; 2.751      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.043     ; 2.741      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.043     ; 2.741      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 2.742      ;
; 2.518 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; -0.041     ; 2.743      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 6.653 ; 6.653 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 6.653 ; 6.653 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -2.140 ; -979.020      ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; -0.640 ; -355.200      ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 1.520 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; clk_clk ; -2.000 ; -2338.480           ;
+---------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg                                                                      ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.140 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.139      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_we_reg                                                                      ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg0                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg1                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg2                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg3                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg4                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg5                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg6                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg7                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg8                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.110 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg9                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[6] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.072      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg                                                                     ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.106 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 3.076      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg                                                                      ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.083 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.033     ; 3.082      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_we_reg                                                                     ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg0                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg1                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg2                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg3                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg4                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg5                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg6                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg7                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg8                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.072 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a32~porta_address_reg9                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.056     ; 3.048      ;
; -2.070 ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ram_block1a0~portb_address_reg0 ; HostSystem_cpu:cpu|d_writedata[29]     ; clk_clk      ; clk_clk     ; 1.000        ; -0.065     ; 3.037      ;
; -2.070 ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ram_block1a0~portb_address_reg1 ; HostSystem_cpu:cpu|d_writedata[29]     ; clk_clk      ; clk_clk     ; 1.000        ; -0.065     ; 3.037      ;
; -2.070 ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ram_block1a0~portb_address_reg2 ; HostSystem_cpu:cpu|d_writedata[29]     ; clk_clk      ; clk_clk     ; 1.000        ; -0.065     ; 3.037      ;
; -2.070 ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ram_block1a0~portb_address_reg3 ; HostSystem_cpu:cpu|d_writedata[29]     ; clk_clk      ; clk_clk     ; 1.000        ; -0.065     ; 3.037      ;
; -2.070 ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ram_block1a0~portb_address_reg4 ; HostSystem_cpu:cpu|d_writedata[29]     ; clk_clk      ; clk_clk     ; 1.000        ; -0.065     ; 3.037      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_we_reg                                                                      ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg0                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg1                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg2                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg3                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg4                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg5                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg6                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg7                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg8                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.061 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg9                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.023      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_we_reg                                                                     ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg0                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg1                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg2                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg3                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg4                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg5                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg6                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg7                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg8                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.049 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a34~porta_address_reg9                                                               ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.061     ; 3.020      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_we_reg                                                                     ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.040 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9                                                               ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk_clk      ; clk_clk     ; 1.000        ; -0.080     ; 2.992      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_we_reg                                                                      ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg0                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg1                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg2                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg3                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg4                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
; -2.039 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a2~porta_address_reg5                                                                ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk_clk      ; clk_clk     ; 1.000        ; -0.070     ; 3.001      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; hostsystem_countbits_0_avalon_slave_0_translator:countbits_0_avalon_slave_0_translator|altera_merlin_slave_translator:countbits_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                          ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; hostsystem_cpu_data_master_translator:cpu_data_master_translator|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[7]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; hostsystem_uart_s1_translator:uart_s1_translator|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_overrun                                                                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_overrun                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[6]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[4]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[2]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][17]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][16]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[3]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[0]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; hostsystem_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003|byteen_reg[1]                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; hostsystem_uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[9]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                          ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                                                                                           ; toplevel:countbits_0|register16bits:state|Q_tmp[0]                                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|tx_data[6]                                                                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; toplevel:countbits_0|count8bits:contador_interno|Q_tmp[7]                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; hostsystem_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                        ; hostsystem_countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:countbits_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|tx_data[3]                                                                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|tx_data[1]                                                                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; HostSystem_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; HostSystem_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                          ; HostSystem_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                           ; HostSystem_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                         ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.399      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.047     ; 1.625      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109] ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 1.000        ; -0.051     ; 1.621      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 1.610      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 1.610      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 1.610      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 1.610      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109] ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.021     ; 1.651      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[3]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 1.646      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 1.646      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.006     ; 1.666      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.006     ; 1.666      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.006     ; 1.666      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.060     ; 1.612      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.009     ; 1.663      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 1.661      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.006     ; 1.666      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 1.661      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.006     ; 1.666      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.037     ; 1.635      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.016     ; 1.656      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.016     ; 1.656      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 1.646      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.026     ; 1.646      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 1.000        ; -0.015     ; 1.657      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 1.661      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.015     ; 1.657      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.053     ; 1.619      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.062     ; 1.610      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 1.000        ; -0.060     ; 1.612      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 1.000        ; -0.036     ; 1.636      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.021     ; 1.651      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.010     ; 1.662      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.011     ; 1.661      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.042     ; 1.630      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.057     ; 1.615      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.039     ; 1.633      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 1.000        ; -0.010     ; 1.662      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.009     ; 1.663      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.050     ; 1.622      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; -0.015     ; 1.657      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 1.000        ; -0.050     ; 1.622      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 1.000        ; -0.029     ; 1.643      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 1.000        ; -0.045     ; 1.627      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.022     ; 1.650      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.030     ; 1.642      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.039     ; 1.633      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.039     ; 1.633      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
; -0.640 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 1.000        ; -0.038     ; 1.634      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.047     ; 1.625      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109] ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; -0.051     ; 1.621      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.062     ; 1.610      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.062     ; 1.610      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.062     ; 1.610      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_cpu_instruction_master_translator:cpu_instruction_master_translator|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.062     ; 1.610      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109] ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[3]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.060     ; 1.612      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[6]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 1.661      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 1.661      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.006     ; 1.666      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.037     ; 1.635      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.016     ; 1.656      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.016     ; 1.656      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[23]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[22]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.026     ; 1.646      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; -0.015     ; 1.657      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[7]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 1.661      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.015     ; 1.657      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.053     ; 1.619      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.062     ; 1.610      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; -0.060     ; 1.612      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]  ; clk_clk      ; clk_clk     ; 0.000        ; -0.036     ; 1.636      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.021     ; 1.651      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[14]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.011     ; 1.661      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.042     ; 1.630      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.057     ; 1.615      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[12]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; -0.010     ; 1.662      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; hostsystem_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.009     ; 1.663      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[6]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[11]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.050     ; 1.622      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; -0.015     ; 1.657      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[10]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; -0.050     ; 1.622      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; -0.029     ; 1.643      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; -0.045     ; 1.627      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.022     ; 1.650      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.030     ; 1.642      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.039     ; 1.633      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
; 1.520 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; -0.038     ; 1.634      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg8 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_clk ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_pcc1:auto_generated|ram_block1a17~porta_address_reg9 ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 3.787 ; 3.787 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 3.787 ; 3.787 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.679    ; 0.215 ; -1.748   ; 1.520   ; -2.000              ;
;  clk_clk         ; -4.679    ; 0.215 ; -1.748   ; 1.520   ; -2.000              ;
; Design-wide TNS  ; -2805.182 ; 0.0   ; -970.14  ; 0.0     ; -2338.48            ;
;  clk_clk         ; -2805.182 ; 0.000 ; -970.140 ; 0.000   ; -2338.480           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 6.653 ; 6.653 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk_clk    ; 3.787 ; 3.787 ; Rise       ; clk_clk         ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 18762    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 18762    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 556      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 556      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon May 14 23:36:23 2018
Info: Command: quartus_sta NiosWithTopLevel -c NiosWithTopLevel
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'HostSystem/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_clk clk_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.679     -2805.182 clk_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk_clk 
Info (332146): Worst-case recovery slack is -1.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.748      -970.140 clk_clk 
Info (332146): Worst-case removal slack is 2.518
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.518         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2338.480 clk_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.140
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.140      -979.020 clk_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_clk 
Info (332146): Worst-case recovery slack is -0.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.640      -355.200 clk_clk 
Info (332146): Worst-case removal slack is 1.520
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.520         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -2338.480 clk_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 584 megabytes
    Info: Processing ended: Mon May 14 23:36:25 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


