Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 05:52:41 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
SYNTH-10   Warning           Wide multiplier                 3           
TIMING-16  Warning           Large setup violation           71          
TIMING-18  Warning           Missing input or output delay   33          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (828)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (5)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (828)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: age_calc_inst/bDot_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: basic_calc_inst/bDot_reg[9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[17]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[18]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[19]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[20]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[21]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[22]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[23]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[24]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[25]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[26]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[27]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: gen_rr/state_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_inst/enLogi_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: return_signal_delay_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -62.937    -1422.030                     72                 2643        0.062        0.000                      0                 2643        4.500        0.000                       0                   971  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -62.937    -1422.030                     72                 2643        0.062        0.000                      0                 2643        4.500        0.000                       0                   971  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           72  Failing Endpoints,  Worst Slack      -62.937ns,  Total Violation    -1422.030ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -62.937ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.971ns  (logic 51.573ns (70.676%)  route 21.398ns (29.324%))
  Logic Levels:           260  (CARRY4=230 LUT2=1 LUT3=28 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.692    63.194    basic_calc_inst/result0__2[6]
    SLICE_X51Y94         LUT3 (Prop_lut3_I0_O)        0.310    63.504 r  basic_calc_inst/result[5]_i_41/O
                         net (fo=1, routed)           0.000    63.504    basic_calc_inst/result[5]_i_41_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.054 r  basic_calc_inst/result_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.054    basic_calc_inst/result_reg[5]_i_34_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.168 r  basic_calc_inst/result_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.168    basic_calc_inst/result_reg[5]_i_29_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.282 r  basic_calc_inst/result_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.282    basic_calc_inst/result_reg[5]_i_24_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.396 r  basic_calc_inst/result_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.396    basic_calc_inst/result_reg[5]_i_19_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.510 r  basic_calc_inst/result_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    64.510    basic_calc_inst/result_reg[5]_i_14_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.624 r  basic_calc_inst/result_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.001    64.625    basic_calc_inst/result_reg[5]_i_9_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  basic_calc_inst/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.739    basic_calc_inst/result_reg[5]_i_5_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.967 r  basic_calc_inst/result_reg[5]_i_3/CO[2]
                         net (fo=33, routed)          0.606    65.573    basic_calc_inst/result0__2[5]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.313    65.886 r  basic_calc_inst/result[4]_i_41/O
                         net (fo=1, routed)           0.000    65.886    basic_calc_inst/result[4]_i_41_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.419 r  basic_calc_inst/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.001    66.419    basic_calc_inst/result_reg[4]_i_34_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.536 r  basic_calc_inst/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.536    basic_calc_inst/result_reg[4]_i_29_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.653 r  basic_calc_inst/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.653    basic_calc_inst/result_reg[4]_i_24_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.770 r  basic_calc_inst/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.770    basic_calc_inst/result_reg[4]_i_19_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.887 r  basic_calc_inst/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.887    basic_calc_inst/result_reg[4]_i_14_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.004 r  basic_calc_inst/result_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.004    basic_calc_inst/result_reg[4]_i_9_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.121 r  basic_calc_inst/result_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.121    basic_calc_inst/result_reg[4]_i_5_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.350 r  basic_calc_inst/result_reg[4]_i_3/CO[2]
                         net (fo=33, routed)          0.672    68.022    basic_calc_inst/result0__2[4]
    SLICE_X51Y104        LUT3 (Prop_lut3_I0_O)        0.310    68.332 r  basic_calc_inst/result[3]_i_51/O
                         net (fo=1, routed)           0.000    68.332    basic_calc_inst/result[3]_i_51_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.882 r  basic_calc_inst/result_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    68.882    basic_calc_inst/result_reg[3]_i_44_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.996 r  basic_calc_inst/result_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    68.996    basic_calc_inst/result_reg[3]_i_39_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.110 r  basic_calc_inst/result_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.110    basic_calc_inst/result_reg[3]_i_34_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.224 r  basic_calc_inst/result_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.224    basic_calc_inst/result_reg[3]_i_29_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.338 r  basic_calc_inst/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.338    basic_calc_inst/result_reg[3]_i_24_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.452 r  basic_calc_inst/result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.452    basic_calc_inst/result_reg[3]_i_11_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.566 r  basic_calc_inst/result_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.566    basic_calc_inst/result_reg[3]_i_5_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.794 r  basic_calc_inst/result_reg[3]_i_3/CO[2]
                         net (fo=33, routed)          0.560    70.355    basic_calc_inst/result0__2[3]
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.313    70.668 r  basic_calc_inst/result[2]_i_41/O
                         net (fo=1, routed)           0.000    70.668    basic_calc_inst/result[2]_i_41_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.201 r  basic_calc_inst/result_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.201    basic_calc_inst/result_reg[2]_i_34_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.318 r  basic_calc_inst/result_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.318    basic_calc_inst/result_reg[2]_i_29_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.435 r  basic_calc_inst/result_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.435    basic_calc_inst/result_reg[2]_i_24_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.552 r  basic_calc_inst/result_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.552    basic_calc_inst/result_reg[2]_i_19_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.669 r  basic_calc_inst/result_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.669    basic_calc_inst/result_reg[2]_i_14_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.786 r  basic_calc_inst/result_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.786    basic_calc_inst/result_reg[2]_i_9_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.903 r  basic_calc_inst/result_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.903    basic_calc_inst/result_reg[2]_i_5_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.132 r  basic_calc_inst/result_reg[2]_i_3/CO[2]
                         net (fo=33, routed)          0.887    73.018    basic_calc_inst/result0__2[2]
    SLICE_X51Y113        LUT3 (Prop_lut3_I0_O)        0.310    73.328 r  basic_calc_inst/result[1]_i_41/O
                         net (fo=1, routed)           0.000    73.328    basic_calc_inst/result[1]_i_41_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.878 r  basic_calc_inst/result_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.878    basic_calc_inst/result_reg[1]_i_34_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.992 r  basic_calc_inst/result_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.992    basic_calc_inst/result_reg[1]_i_29_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.106 r  basic_calc_inst/result_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.106    basic_calc_inst/result_reg[1]_i_24_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.220 r  basic_calc_inst/result_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.220    basic_calc_inst/result_reg[1]_i_19_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.334 r  basic_calc_inst/result_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.334    basic_calc_inst/result_reg[1]_i_14_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.448 r  basic_calc_inst/result_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.448    basic_calc_inst/result_reg[1]_i_9_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.562 r  basic_calc_inst/result_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.562    basic_calc_inst/result_reg[1]_i_5_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.790 r  basic_calc_inst/result_reg[1]_i_3/CO[2]
                         net (fo=33, routed)          0.900    75.691    basic_calc_inst/result0__2[1]
    SLICE_X50Y115        LUT3 (Prop_lut3_I0_O)        0.313    76.004 r  basic_calc_inst/result[0]_i_41/O
                         net (fo=1, routed)           0.000    76.004    basic_calc_inst/result[0]_i_41_n_0
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    76.517 r  basic_calc_inst/result_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.517    basic_calc_inst/result_reg[0]_i_33_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.634 r  basic_calc_inst/result_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.634    basic_calc_inst/result_reg[0]_i_28_n_0
    SLICE_X50Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.751 r  basic_calc_inst/result_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.751    basic_calc_inst/result_reg[0]_i_23_n_0
    SLICE_X50Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.868 r  basic_calc_inst/result_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.868    basic_calc_inst/result_reg[0]_i_18_n_0
    SLICE_X50Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.985 r  basic_calc_inst/result_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.985    basic_calc_inst/result_reg[0]_i_13_n_0
    SLICE_X50Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.102 r  basic_calc_inst/result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    77.102    basic_calc_inst/result_reg[0]_i_8_n_0
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.219 r  basic_calc_inst/result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.219    basic_calc_inst/result_reg[0]_i_5_n_0
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.376 r  basic_calc_inst/result_reg[0]_i_3/CO[1]
                         net (fo=1, routed)           0.344    77.720    basic_calc_inst/db_btnC/result0__2[0]_alias
    SLICE_X51Y122        LUT6 (Prop_lut6_I5_O)        0.332    78.052 r  basic_calc_inst/db_btnC/result[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    78.052    basic_calc_inst/db_btnC_n_69
    SLICE_X51Y122        FDRE                                         r  basic_calc_inst/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.598    14.939    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X51Y122        FDRE                                         r  basic_calc_inst/result_reg[0]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X51Y122        FDRE (Setup_fdre_C_D)        0.031    15.115    basic_calc_inst/result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -78.052    
  -------------------------------------------------------------------
                         slack                                -62.937    

Slack (VIOLATED) :        -60.984ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.019ns  (logic 49.993ns (70.394%)  route 21.026ns (29.606%))
  Logic Levels:           252  (CARRY4=222 LUT2=1 LUT3=27 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.692    63.194    basic_calc_inst/result0__2[6]
    SLICE_X51Y94         LUT3 (Prop_lut3_I0_O)        0.310    63.504 r  basic_calc_inst/result[5]_i_41/O
                         net (fo=1, routed)           0.000    63.504    basic_calc_inst/result[5]_i_41_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.054 r  basic_calc_inst/result_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.054    basic_calc_inst/result_reg[5]_i_34_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.168 r  basic_calc_inst/result_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.168    basic_calc_inst/result_reg[5]_i_29_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.282 r  basic_calc_inst/result_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.282    basic_calc_inst/result_reg[5]_i_24_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.396 r  basic_calc_inst/result_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.396    basic_calc_inst/result_reg[5]_i_19_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.510 r  basic_calc_inst/result_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    64.510    basic_calc_inst/result_reg[5]_i_14_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.624 r  basic_calc_inst/result_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.001    64.625    basic_calc_inst/result_reg[5]_i_9_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  basic_calc_inst/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.739    basic_calc_inst/result_reg[5]_i_5_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.967 r  basic_calc_inst/result_reg[5]_i_3/CO[2]
                         net (fo=33, routed)          0.606    65.573    basic_calc_inst/result0__2[5]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.313    65.886 r  basic_calc_inst/result[4]_i_41/O
                         net (fo=1, routed)           0.000    65.886    basic_calc_inst/result[4]_i_41_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.419 r  basic_calc_inst/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.001    66.419    basic_calc_inst/result_reg[4]_i_34_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.536 r  basic_calc_inst/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.536    basic_calc_inst/result_reg[4]_i_29_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.653 r  basic_calc_inst/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.653    basic_calc_inst/result_reg[4]_i_24_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.770 r  basic_calc_inst/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.770    basic_calc_inst/result_reg[4]_i_19_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.887 r  basic_calc_inst/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.887    basic_calc_inst/result_reg[4]_i_14_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.004 r  basic_calc_inst/result_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.004    basic_calc_inst/result_reg[4]_i_9_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.121 r  basic_calc_inst/result_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.121    basic_calc_inst/result_reg[4]_i_5_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.350 r  basic_calc_inst/result_reg[4]_i_3/CO[2]
                         net (fo=33, routed)          0.672    68.022    basic_calc_inst/result0__2[4]
    SLICE_X51Y104        LUT3 (Prop_lut3_I0_O)        0.310    68.332 r  basic_calc_inst/result[3]_i_51/O
                         net (fo=1, routed)           0.000    68.332    basic_calc_inst/result[3]_i_51_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.882 r  basic_calc_inst/result_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    68.882    basic_calc_inst/result_reg[3]_i_44_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.996 r  basic_calc_inst/result_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    68.996    basic_calc_inst/result_reg[3]_i_39_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.110 r  basic_calc_inst/result_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.110    basic_calc_inst/result_reg[3]_i_34_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.224 r  basic_calc_inst/result_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.224    basic_calc_inst/result_reg[3]_i_29_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.338 r  basic_calc_inst/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.338    basic_calc_inst/result_reg[3]_i_24_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.452 r  basic_calc_inst/result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.452    basic_calc_inst/result_reg[3]_i_11_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.566 r  basic_calc_inst/result_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.566    basic_calc_inst/result_reg[3]_i_5_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.794 r  basic_calc_inst/result_reg[3]_i_3/CO[2]
                         net (fo=33, routed)          0.560    70.355    basic_calc_inst/result0__2[3]
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.313    70.668 r  basic_calc_inst/result[2]_i_41/O
                         net (fo=1, routed)           0.000    70.668    basic_calc_inst/result[2]_i_41_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.201 r  basic_calc_inst/result_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.201    basic_calc_inst/result_reg[2]_i_34_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.318 r  basic_calc_inst/result_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.318    basic_calc_inst/result_reg[2]_i_29_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.435 r  basic_calc_inst/result_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.435    basic_calc_inst/result_reg[2]_i_24_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.552 r  basic_calc_inst/result_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.552    basic_calc_inst/result_reg[2]_i_19_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.669 r  basic_calc_inst/result_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.669    basic_calc_inst/result_reg[2]_i_14_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.786 r  basic_calc_inst/result_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.786    basic_calc_inst/result_reg[2]_i_9_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.903 r  basic_calc_inst/result_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.903    basic_calc_inst/result_reg[2]_i_5_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.132 r  basic_calc_inst/result_reg[2]_i_3/CO[2]
                         net (fo=33, routed)          0.887    73.018    basic_calc_inst/result0__2[2]
    SLICE_X51Y113        LUT3 (Prop_lut3_I0_O)        0.310    73.328 r  basic_calc_inst/result[1]_i_41/O
                         net (fo=1, routed)           0.000    73.328    basic_calc_inst/result[1]_i_41_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.878 r  basic_calc_inst/result_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    73.878    basic_calc_inst/result_reg[1]_i_34_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.992 r  basic_calc_inst/result_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.992    basic_calc_inst/result_reg[1]_i_29_n_0
    SLICE_X51Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.106 r  basic_calc_inst/result_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    74.106    basic_calc_inst/result_reg[1]_i_24_n_0
    SLICE_X51Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.220 r  basic_calc_inst/result_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    74.220    basic_calc_inst/result_reg[1]_i_19_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.334 r  basic_calc_inst/result_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    74.334    basic_calc_inst/result_reg[1]_i_14_n_0
    SLICE_X51Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.448 r  basic_calc_inst/result_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.448    basic_calc_inst/result_reg[1]_i_9_n_0
    SLICE_X51Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.562 r  basic_calc_inst/result_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.562    basic_calc_inst/result_reg[1]_i_5_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.790 r  basic_calc_inst/result_reg[1]_i_3/CO[2]
                         net (fo=33, routed)          0.722    75.512    basic_calc_inst/result0__2[1]
    SLICE_X51Y121        LUT6 (Prop_lut6_I4_O)        0.313    75.825 r  basic_calc_inst/result[1]_i_2/O
                         net (fo=1, routed)           0.151    75.976    basic_calc_inst/db_btnC/result_reg[1]
    SLICE_X51Y121        LUT6 (Prop_lut6_I1_O)        0.124    76.100 r  basic_calc_inst/db_btnC/result[1]_i_1/O
                         net (fo=1, routed)           0.000    76.100    basic_calc_inst/db_btnC_n_68
    SLICE_X51Y121        FDRE                                         r  basic_calc_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.600    14.941    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  basic_calc_inst/result_reg[1]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X51Y121        FDRE (Setup_fdre_C_D)        0.031    15.117    basic_calc_inst/result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -76.100    
  -------------------------------------------------------------------
                         slack                                -60.984    

Slack (VIOLATED) :        -58.115ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        68.155ns  (logic 48.218ns (70.748%)  route 19.937ns (29.252%))
  Logic Levels:           243  (CARRY4=214 LUT2=1 LUT3=26 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.692    63.194    basic_calc_inst/result0__2[6]
    SLICE_X51Y94         LUT3 (Prop_lut3_I0_O)        0.310    63.504 r  basic_calc_inst/result[5]_i_41/O
                         net (fo=1, routed)           0.000    63.504    basic_calc_inst/result[5]_i_41_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.054 r  basic_calc_inst/result_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.054    basic_calc_inst/result_reg[5]_i_34_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.168 r  basic_calc_inst/result_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.168    basic_calc_inst/result_reg[5]_i_29_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.282 r  basic_calc_inst/result_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.282    basic_calc_inst/result_reg[5]_i_24_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.396 r  basic_calc_inst/result_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.396    basic_calc_inst/result_reg[5]_i_19_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.510 r  basic_calc_inst/result_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    64.510    basic_calc_inst/result_reg[5]_i_14_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.624 r  basic_calc_inst/result_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.001    64.625    basic_calc_inst/result_reg[5]_i_9_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  basic_calc_inst/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.739    basic_calc_inst/result_reg[5]_i_5_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.967 r  basic_calc_inst/result_reg[5]_i_3/CO[2]
                         net (fo=33, routed)          0.606    65.573    basic_calc_inst/result0__2[5]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.313    65.886 r  basic_calc_inst/result[4]_i_41/O
                         net (fo=1, routed)           0.000    65.886    basic_calc_inst/result[4]_i_41_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.419 r  basic_calc_inst/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.001    66.419    basic_calc_inst/result_reg[4]_i_34_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.536 r  basic_calc_inst/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.536    basic_calc_inst/result_reg[4]_i_29_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.653 r  basic_calc_inst/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.653    basic_calc_inst/result_reg[4]_i_24_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.770 r  basic_calc_inst/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.770    basic_calc_inst/result_reg[4]_i_19_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.887 r  basic_calc_inst/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.887    basic_calc_inst/result_reg[4]_i_14_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.004 r  basic_calc_inst/result_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.004    basic_calc_inst/result_reg[4]_i_9_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.121 r  basic_calc_inst/result_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.121    basic_calc_inst/result_reg[4]_i_5_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.350 r  basic_calc_inst/result_reg[4]_i_3/CO[2]
                         net (fo=33, routed)          0.672    68.022    basic_calc_inst/result0__2[4]
    SLICE_X51Y104        LUT3 (Prop_lut3_I0_O)        0.310    68.332 r  basic_calc_inst/result[3]_i_51/O
                         net (fo=1, routed)           0.000    68.332    basic_calc_inst/result[3]_i_51_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.882 r  basic_calc_inst/result_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    68.882    basic_calc_inst/result_reg[3]_i_44_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.996 r  basic_calc_inst/result_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    68.996    basic_calc_inst/result_reg[3]_i_39_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.110 r  basic_calc_inst/result_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.110    basic_calc_inst/result_reg[3]_i_34_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.224 r  basic_calc_inst/result_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.224    basic_calc_inst/result_reg[3]_i_29_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.338 r  basic_calc_inst/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.338    basic_calc_inst/result_reg[3]_i_24_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.452 r  basic_calc_inst/result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.452    basic_calc_inst/result_reg[3]_i_11_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.566 r  basic_calc_inst/result_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.566    basic_calc_inst/result_reg[3]_i_5_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.794 r  basic_calc_inst/result_reg[3]_i_3/CO[2]
                         net (fo=33, routed)          0.560    70.355    basic_calc_inst/result0__2[3]
    SLICE_X52Y110        LUT3 (Prop_lut3_I0_O)        0.313    70.668 r  basic_calc_inst/result[2]_i_41/O
                         net (fo=1, routed)           0.000    70.668    basic_calc_inst/result[2]_i_41_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.201 r  basic_calc_inst/result_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.201    basic_calc_inst/result_reg[2]_i_34_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.318 r  basic_calc_inst/result_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.318    basic_calc_inst/result_reg[2]_i_29_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.435 r  basic_calc_inst/result_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.435    basic_calc_inst/result_reg[2]_i_24_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.552 r  basic_calc_inst/result_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.552    basic_calc_inst/result_reg[2]_i_19_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.669 r  basic_calc_inst/result_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    71.669    basic_calc_inst/result_reg[2]_i_14_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.786 r  basic_calc_inst/result_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    71.786    basic_calc_inst/result_reg[2]_i_9_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.903 r  basic_calc_inst/result_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.903    basic_calc_inst/result_reg[2]_i_5_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.132 r  basic_calc_inst/result_reg[2]_i_3/CO[2]
                         net (fo=33, routed)          0.519    72.651    basic_calc_inst/result0__2[2]
    SLICE_X53Y117        LUT6 (Prop_lut6_I0_O)        0.310    72.961 r  basic_calc_inst/result[2]_i_2/O
                         net (fo=1, routed)           0.151    73.112    basic_calc_inst/db_btnC/result_reg[2]
    SLICE_X53Y117        LUT6 (Prop_lut6_I1_O)        0.124    73.236 r  basic_calc_inst/db_btnC/result[2]_i_1/O
                         net (fo=1, routed)           0.000    73.236    basic_calc_inst/db_btnC_n_67
    SLICE_X53Y117        FDRE                                         r  basic_calc_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.604    14.945    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X53Y117        FDRE                                         r  basic_calc_inst/result_reg[2]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X53Y117        FDRE (Setup_fdre_C_D)        0.031    15.121    basic_calc_inst/result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -73.236    
  -------------------------------------------------------------------
                         slack                                -58.115    

Slack (VIOLATED) :        -57.728ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        67.694ns  (logic 46.444ns (68.609%)  route 21.250ns (31.391%))
  Logic Levels:           234  (CARRY4=206 LUT2=1 LUT3=25 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.692    63.194    basic_calc_inst/result0__2[6]
    SLICE_X51Y94         LUT3 (Prop_lut3_I0_O)        0.310    63.504 r  basic_calc_inst/result[5]_i_41/O
                         net (fo=1, routed)           0.000    63.504    basic_calc_inst/result[5]_i_41_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.054 r  basic_calc_inst/result_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.054    basic_calc_inst/result_reg[5]_i_34_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.168 r  basic_calc_inst/result_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.168    basic_calc_inst/result_reg[5]_i_29_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.282 r  basic_calc_inst/result_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.282    basic_calc_inst/result_reg[5]_i_24_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.396 r  basic_calc_inst/result_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.396    basic_calc_inst/result_reg[5]_i_19_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.510 r  basic_calc_inst/result_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    64.510    basic_calc_inst/result_reg[5]_i_14_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.624 r  basic_calc_inst/result_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.001    64.625    basic_calc_inst/result_reg[5]_i_9_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  basic_calc_inst/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.739    basic_calc_inst/result_reg[5]_i_5_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.967 r  basic_calc_inst/result_reg[5]_i_3/CO[2]
                         net (fo=33, routed)          0.606    65.573    basic_calc_inst/result0__2[5]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.313    65.886 r  basic_calc_inst/result[4]_i_41/O
                         net (fo=1, routed)           0.000    65.886    basic_calc_inst/result[4]_i_41_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.419 r  basic_calc_inst/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.001    66.419    basic_calc_inst/result_reg[4]_i_34_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.536 r  basic_calc_inst/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.536    basic_calc_inst/result_reg[4]_i_29_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.653 r  basic_calc_inst/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.653    basic_calc_inst/result_reg[4]_i_24_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.770 r  basic_calc_inst/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.770    basic_calc_inst/result_reg[4]_i_19_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.887 r  basic_calc_inst/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.887    basic_calc_inst/result_reg[4]_i_14_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.004 r  basic_calc_inst/result_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.004    basic_calc_inst/result_reg[4]_i_9_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.121 r  basic_calc_inst/result_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.121    basic_calc_inst/result_reg[4]_i_5_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.350 r  basic_calc_inst/result_reg[4]_i_3/CO[2]
                         net (fo=33, routed)          0.672    68.022    basic_calc_inst/result0__2[4]
    SLICE_X51Y104        LUT3 (Prop_lut3_I0_O)        0.310    68.332 r  basic_calc_inst/result[3]_i_51/O
                         net (fo=1, routed)           0.000    68.332    basic_calc_inst/result[3]_i_51_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.882 r  basic_calc_inst/result_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    68.882    basic_calc_inst/result_reg[3]_i_44_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.996 r  basic_calc_inst/result_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    68.996    basic_calc_inst/result_reg[3]_i_39_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.110 r  basic_calc_inst/result_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    69.110    basic_calc_inst/result_reg[3]_i_34_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.224 r  basic_calc_inst/result_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    69.224    basic_calc_inst/result_reg[3]_i_29_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.338 r  basic_calc_inst/result_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    69.338    basic_calc_inst/result_reg[3]_i_24_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.452 r  basic_calc_inst/result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.452    basic_calc_inst/result_reg[3]_i_11_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.566 r  basic_calc_inst/result_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.566    basic_calc_inst/result_reg[3]_i_5_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    69.794 r  basic_calc_inst/result_reg[3]_i_3/CO[2]
                         net (fo=33, routed)          2.383    72.177    basic_calc_inst/result0__2[3]
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.313    72.490 r  basic_calc_inst/result[3]_i_2/O
                         net (fo=1, routed)           0.161    72.651    basic_calc_inst/db_btnC/result_reg[3]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124    72.775 r  basic_calc_inst/db_btnC/result[3]_i_1/O
                         net (fo=1, routed)           0.000    72.775    basic_calc_inst/db_btnC_n_66
    SLICE_X48Y39         FDRE                                         r  basic_calc_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.449    14.790    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  basic_calc_inst/result_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.032    15.047    basic_calc_inst/result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -72.775    
  -------------------------------------------------------------------
                         slack                                -57.728    

Slack (VIOLATED) :        -55.511ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.528ns  (logic 44.669ns (68.167%)  route 20.859ns (31.833%))
  Logic Levels:           225  (CARRY4=198 LUT2=1 LUT3=24 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.692    63.194    basic_calc_inst/result0__2[6]
    SLICE_X51Y94         LUT3 (Prop_lut3_I0_O)        0.310    63.504 r  basic_calc_inst/result[5]_i_41/O
                         net (fo=1, routed)           0.000    63.504    basic_calc_inst/result[5]_i_41_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.054 r  basic_calc_inst/result_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.054    basic_calc_inst/result_reg[5]_i_34_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.168 r  basic_calc_inst/result_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.168    basic_calc_inst/result_reg[5]_i_29_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.282 r  basic_calc_inst/result_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.282    basic_calc_inst/result_reg[5]_i_24_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.396 r  basic_calc_inst/result_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.396    basic_calc_inst/result_reg[5]_i_19_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.510 r  basic_calc_inst/result_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    64.510    basic_calc_inst/result_reg[5]_i_14_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.624 r  basic_calc_inst/result_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.001    64.625    basic_calc_inst/result_reg[5]_i_9_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  basic_calc_inst/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.739    basic_calc_inst/result_reg[5]_i_5_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.967 r  basic_calc_inst/result_reg[5]_i_3/CO[2]
                         net (fo=33, routed)          0.606    65.573    basic_calc_inst/result0__2[5]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.313    65.886 r  basic_calc_inst/result[4]_i_41/O
                         net (fo=1, routed)           0.000    65.886    basic_calc_inst/result[4]_i_41_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.419 r  basic_calc_inst/result_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.001    66.419    basic_calc_inst/result_reg[4]_i_34_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.536 r  basic_calc_inst/result_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.536    basic_calc_inst/result_reg[4]_i_29_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.653 r  basic_calc_inst/result_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.653    basic_calc_inst/result_reg[4]_i_24_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.770 r  basic_calc_inst/result_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.770    basic_calc_inst/result_reg[4]_i_19_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.887 r  basic_calc_inst/result_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.887    basic_calc_inst/result_reg[4]_i_14_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.004 r  basic_calc_inst/result_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.004    basic_calc_inst/result_reg[4]_i_9_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.121 r  basic_calc_inst/result_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.121    basic_calc_inst/result_reg[4]_i_5_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.350 r  basic_calc_inst/result_reg[4]_i_3/CO[2]
                         net (fo=33, routed)          2.530    69.880    basic_calc_inst/result0__2[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.310    70.190 r  basic_calc_inst/result[4]_i_2/O
                         net (fo=1, routed)           0.295    70.486    basic_calc_inst/db_btnC/result_reg[4]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124    70.610 r  basic_calc_inst/db_btnC/result[4]_i_1/O
                         net (fo=1, routed)           0.000    70.610    basic_calc_inst/db_btnC_n_65
    SLICE_X50Y43         FDRE                                         r  basic_calc_inst/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.452    14.793    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  basic_calc_inst/result_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y43         FDRE (Setup_fdre_C_D)        0.081    15.099    basic_calc_inst/result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -70.610    
  -------------------------------------------------------------------
                         slack                                -55.511    

Slack (VIOLATED) :        -53.365ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.332ns  (logic 42.895ns (67.730%)  route 20.437ns (32.270%))
  Logic Levels:           216  (CARRY4=190 LUT2=1 LUT3=23 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.692    63.194    basic_calc_inst/result0__2[6]
    SLICE_X51Y94         LUT3 (Prop_lut3_I0_O)        0.310    63.504 r  basic_calc_inst/result[5]_i_41/O
                         net (fo=1, routed)           0.000    63.504    basic_calc_inst/result[5]_i_41_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.054 r  basic_calc_inst/result_reg[5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.054    basic_calc_inst/result_reg[5]_i_34_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.168 r  basic_calc_inst/result_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.168    basic_calc_inst/result_reg[5]_i_29_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.282 r  basic_calc_inst/result_reg[5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.282    basic_calc_inst/result_reg[5]_i_24_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.396 r  basic_calc_inst/result_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.396    basic_calc_inst/result_reg[5]_i_19_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.510 r  basic_calc_inst/result_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    64.510    basic_calc_inst/result_reg[5]_i_14_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.624 r  basic_calc_inst/result_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.001    64.625    basic_calc_inst/result_reg[5]_i_9_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.739 r  basic_calc_inst/result_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.739    basic_calc_inst/result_reg[5]_i_5_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.967 r  basic_calc_inst/result_reg[5]_i_3/CO[2]
                         net (fo=33, routed)          2.858    67.825    basic_calc_inst/result0__2[5]
    SLICE_X53Y42         LUT6 (Prop_lut6_I0_O)        0.313    68.138 r  basic_calc_inst/result[5]_i_2/O
                         net (fo=1, routed)           0.151    68.289    basic_calc_inst/db_btnC/result_reg[5]
    SLICE_X53Y42         LUT6 (Prop_lut6_I1_O)        0.124    68.413 r  basic_calc_inst/db_btnC/result[5]_i_1/O
                         net (fo=1, routed)           0.000    68.413    basic_calc_inst/db_btnC_n_64
    SLICE_X53Y42         FDRE                                         r  basic_calc_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.451    14.792    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X53Y42         FDRE                                         r  basic_calc_inst/result_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.031    15.048    basic_calc_inst/result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -68.413    
  -------------------------------------------------------------------
                         slack                                -53.365    

Slack (VIOLATED) :        -48.771ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.733ns  (logic 39.346ns (66.991%)  route 19.387ns (33.009%))
  Logic Levels:           198  (CARRY4=174 LUT2=1 LUT3=21 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          3.058    63.216    basic_calc_inst/result0__2[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.313    63.529 r  basic_calc_inst/result[7]_i_2/O
                         net (fo=1, routed)           0.162    63.691    basic_calc_inst/db_btnC/result_reg[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I1_O)        0.124    63.815 r  basic_calc_inst/db_btnC/result[7]_i_1/O
                         net (fo=1, routed)           0.000    63.815    basic_calc_inst/db_btnC_n_62
    SLICE_X48Y39         FDRE                                         r  basic_calc_inst/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.449    14.790    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  basic_calc_inst/result_reg[7]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.029    15.044    basic_calc_inst/result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -63.815    
  -------------------------------------------------------------------
                         slack                                -48.771    

Slack (VIOLATED) :        -48.552ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.429ns  (logic 41.120ns (70.376%)  route 17.309ns (29.624%))
  Logic Levels:           207  (CARRY4=182 LUT2=1 LUT3=22 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          0.692    58.386    basic_calc_inst/result0__2[8]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.310    58.696 r  basic_calc_inst/result[7]_i_51/O
                         net (fo=1, routed)           0.000    58.696    basic_calc_inst/result[7]_i_51_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.246 r  basic_calc_inst/result_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.246    basic_calc_inst/result_reg[7]_i_44_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.360 r  basic_calc_inst/result_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    59.360    basic_calc_inst/result_reg[7]_i_39_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.474 r  basic_calc_inst/result_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.474    basic_calc_inst/result_reg[7]_i_34_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.588 r  basic_calc_inst/result_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.588    basic_calc_inst/result_reg[7]_i_29_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.702 r  basic_calc_inst/result_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.702    basic_calc_inst/result_reg[7]_i_24_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.816 r  basic_calc_inst/result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.816    basic_calc_inst/result_reg[7]_i_11_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.930 r  basic_calc_inst/result_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.930    basic_calc_inst/result_reg[7]_i_5_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.158 r  basic_calc_inst/result_reg[7]_i_3/CO[2]
                         net (fo=33, routed)          0.567    60.725    basic_calc_inst/result0__2[7]
    SLICE_X50Y91         LUT3 (Prop_lut3_I0_O)        0.313    61.038 r  basic_calc_inst/result[6]_i_41/O
                         net (fo=1, routed)           0.000    61.038    basic_calc_inst/result[6]_i_41_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.571 r  basic_calc_inst/result_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.571    basic_calc_inst/result_reg[6]_i_34_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.688 r  basic_calc_inst/result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.688    basic_calc_inst/result_reg[6]_i_29_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.805 r  basic_calc_inst/result_reg[6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.805    basic_calc_inst/result_reg[6]_i_24_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.922 r  basic_calc_inst/result_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    61.922    basic_calc_inst/result_reg[6]_i_19_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.039 r  basic_calc_inst/result_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.039    basic_calc_inst/result_reg[6]_i_14_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.156 r  basic_calc_inst/result_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.156    basic_calc_inst/result_reg[6]_i_9_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.273 r  basic_calc_inst/result_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.273    basic_calc_inst/result_reg[6]_i_5_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    62.502 r  basic_calc_inst/result_reg[6]_i_3/CO[2]
                         net (fo=33, routed)          0.423    62.925    basic_calc_inst/result0__2[6]
    SLICE_X49Y98         LUT6 (Prop_lut6_I4_O)        0.310    63.235 r  basic_calc_inst/result[6]_i_2/O
                         net (fo=1, routed)           0.151    63.387    basic_calc_inst/db_btnC/result_reg[6]
    SLICE_X49Y98         LUT6 (Prop_lut6_I1_O)        0.124    63.511 r  basic_calc_inst/db_btnC/result[6]_i_1/O
                         net (fo=1, routed)           0.000    63.511    basic_calc_inst/db_btnC_n_63
    SLICE_X49Y98         FDRE                                         r  basic_calc_inst/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.442    14.783    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  basic_calc_inst/result_reg[6]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)        0.031    14.958    basic_calc_inst/result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -63.511    
  -------------------------------------------------------------------
                         slack                                -48.552    

Slack (VIOLATED) :        -45.040ns  (required time - arrival time)
  Source:                 basic_calc_inst/num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.957ns  (logic 37.571ns (68.365%)  route 17.386ns (31.635%))
  Logic Levels:           189  (CARRY4=166 LUT2=1 LUT3=20 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y18         FDRE                                         r  basic_calc_inst/num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  basic_calc_inst/num2_reg[0]/Q
                         net (fo=8, routed)           0.456     6.056    basic_calc_inst/num2[0]
    SLICE_X51Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  basic_calc_inst/result[28]_i_84/O
                         net (fo=1, routed)           0.000     6.180    basic_calc_inst/result[28]_i_84_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.712 r  basic_calc_inst/result_reg[28]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.712    basic_calc_inst/result_reg[28]_i_69_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  basic_calc_inst/result_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.826    basic_calc_inst/result_reg[28]_i_60_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  basic_calc_inst/result_reg[28]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.940    basic_calc_inst/result_reg[28]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  basic_calc_inst/result_reg[28]_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.054    basic_calc_inst/result_reg[28]_i_42_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.168 r  basic_calc_inst/result_reg[28]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.168    basic_calc_inst/result_reg[28]_i_33_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  basic_calc_inst/result_reg[28]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.282    basic_calc_inst/result_reg[28]_i_22_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  basic_calc_inst/result_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.009     7.405    basic_calc_inst/result_reg[28]_i_16_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.562 r  basic_calc_inst/result_reg[28]_i_9/CO[1]
                         net (fo=33, routed)          0.975     8.536    basic_calc_inst/result0__2[28]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329     8.865 r  basic_calc_inst/result[27]_i_56/O
                         net (fo=1, routed)           0.000     8.865    basic_calc_inst/result[27]_i_56_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  basic_calc_inst/result_reg[27]_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.398    basic_calc_inst/result_reg[27]_i_49_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  basic_calc_inst/result_reg[27]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.515    basic_calc_inst/result_reg[27]_i_44_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  basic_calc_inst/result_reg[27]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.632    basic_calc_inst/result_reg[27]_i_39_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  basic_calc_inst/result_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.749    basic_calc_inst/result_reg[27]_i_34_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.866 r  basic_calc_inst/result_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.866    basic_calc_inst/result_reg[27]_i_29_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.983 r  basic_calc_inst/result_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.983    basic_calc_inst/result_reg[27]_i_16_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.100 r  basic_calc_inst/result_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.109    basic_calc_inst/result_reg[27]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.338 r  basic_calc_inst/result_reg[27]_i_4/CO[2]
                         net (fo=33, routed)          0.789    11.127    basic_calc_inst/result0__2[27]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.310    11.437 r  basic_calc_inst/result[26]_i_41/O
                         net (fo=1, routed)           0.000    11.437    basic_calc_inst/result[26]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.987 r  basic_calc_inst/result_reg[26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    11.987    basic_calc_inst/result_reg[26]_i_34_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.101 r  basic_calc_inst/result_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.101    basic_calc_inst/result_reg[26]_i_29_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.215 r  basic_calc_inst/result_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.215    basic_calc_inst/result_reg[26]_i_24_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  basic_calc_inst/result_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.329    basic_calc_inst/result_reg[26]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  basic_calc_inst/result_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.443    basic_calc_inst/result_reg[26]_i_14_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  basic_calc_inst/result_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.557    basic_calc_inst/result_reg[26]_i_9_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  basic_calc_inst/result_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.680    basic_calc_inst/result_reg[26]_i_5_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.908 r  basic_calc_inst/result_reg[26]_i_3/CO[2]
                         net (fo=33, routed)          0.884    13.792    basic_calc_inst/result0__2[26]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.313    14.105 r  basic_calc_inst/result[25]_i_37/O
                         net (fo=1, routed)           0.000    14.105    basic_calc_inst/result[25]_i_37_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.638 r  basic_calc_inst/result_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.638    basic_calc_inst/result_reg[25]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.755 r  basic_calc_inst/result_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.755    basic_calc_inst/result_reg[25]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.872 r  basic_calc_inst/result_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.872    basic_calc_inst/result_reg[25]_i_19_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.989 r  basic_calc_inst/result_reg[25]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.998    basic_calc_inst/result_reg[25]_i_14_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.115 r  basic_calc_inst/result_reg[25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    basic_calc_inst/result_reg[25]_i_9_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.232 r  basic_calc_inst/result_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.232    basic_calc_inst/result_reg[25]_i_5_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.461 r  basic_calc_inst/result_reg[25]_i_3/CO[2]
                         net (fo=33, routed)          0.743    16.204    basic_calc_inst/result0__2[25]
    SLICE_X55Y21         LUT3 (Prop_lut3_I0_O)        0.310    16.514 r  basic_calc_inst/result[24]_i_41/O
                         net (fo=1, routed)           0.000    16.514    basic_calc_inst/result[24]_i_41_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.064 r  basic_calc_inst/result_reg[24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.064    basic_calc_inst/result_reg[24]_i_34_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.178 r  basic_calc_inst/result_reg[24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.178    basic_calc_inst/result_reg[24]_i_29_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.292 r  basic_calc_inst/result_reg[24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.292    basic_calc_inst/result_reg[24]_i_24_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.406 r  basic_calc_inst/result_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.009    17.415    basic_calc_inst/result_reg[24]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.529 r  basic_calc_inst/result_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.529    basic_calc_inst/result_reg[24]_i_14_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.643 r  basic_calc_inst/result_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.643    basic_calc_inst/result_reg[24]_i_9_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.757 r  basic_calc_inst/result_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.757    basic_calc_inst/result_reg[24]_i_5_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.985 r  basic_calc_inst/result_reg[24]_i_3/CO[2]
                         net (fo=33, routed)          0.869    18.854    basic_calc_inst/result0__2[24]
    SLICE_X54Y22         LUT3 (Prop_lut3_I0_O)        0.313    19.167 r  basic_calc_inst/result[23]_i_52/O
                         net (fo=1, routed)           0.000    19.167    basic_calc_inst/result[23]_i_52_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.700 r  basic_calc_inst/result_reg[23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.700    basic_calc_inst/result_reg[23]_i_44_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.817 r  basic_calc_inst/result_reg[23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.817    basic_calc_inst/result_reg[23]_i_39_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.934 r  basic_calc_inst/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    19.943    basic_calc_inst/result_reg[23]_i_34_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.060 r  basic_calc_inst/result_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.060    basic_calc_inst/result_reg[23]_i_29_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.177 r  basic_calc_inst/result_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.177    basic_calc_inst/result_reg[23]_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.294 r  basic_calc_inst/result_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.294    basic_calc_inst/result_reg[23]_i_6_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.523 r  basic_calc_inst/result_reg[23]_i_3/CO[2]
                         net (fo=33, routed)          0.908    21.431    basic_calc_inst/result0__2[23]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.310    21.741 r  basic_calc_inst/result[22]_i_41/O
                         net (fo=1, routed)           0.000    21.741    basic_calc_inst/result[22]_i_41_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.291 r  basic_calc_inst/result_reg[22]_i_34/CO[3]
                         net (fo=1, routed)           0.009    22.300    basic_calc_inst/result_reg[22]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.414 r  basic_calc_inst/result_reg[22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.414    basic_calc_inst/result_reg[22]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.528 r  basic_calc_inst/result_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.528    basic_calc_inst/result_reg[22]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.642 r  basic_calc_inst/result_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.642    basic_calc_inst/result_reg[22]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.756 r  basic_calc_inst/result_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.756    basic_calc_inst/result_reg[22]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.870 r  basic_calc_inst/result_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.870    basic_calc_inst/result_reg[22]_i_9_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.984 r  basic_calc_inst/result_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.984    basic_calc_inst/result_reg[22]_i_5_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.212 r  basic_calc_inst/result_reg[22]_i_3/CO[2]
                         net (fo=33, routed)          0.855    24.067    basic_calc_inst/result0__2[22]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.313    24.380 r  basic_calc_inst/result[21]_i_41/O
                         net (fo=1, routed)           0.000    24.380    basic_calc_inst/result[21]_i_41_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.930 r  basic_calc_inst/result_reg[21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.930    basic_calc_inst/result_reg[21]_i_34_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.044 r  basic_calc_inst/result_reg[21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.044    basic_calc_inst/result_reg[21]_i_29_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.158 r  basic_calc_inst/result_reg[21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.158    basic_calc_inst/result_reg[21]_i_24_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.272 r  basic_calc_inst/result_reg[21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.272    basic_calc_inst/result_reg[21]_i_19_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.386 r  basic_calc_inst/result_reg[21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.386    basic_calc_inst/result_reg[21]_i_14_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.500 r  basic_calc_inst/result_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.500    basic_calc_inst/result_reg[21]_i_9_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.614 r  basic_calc_inst/result_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.614    basic_calc_inst/result_reg[21]_i_5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.842 r  basic_calc_inst/result_reg[21]_i_3/CO[2]
                         net (fo=33, routed)          0.917    26.759    basic_calc_inst/result0__2[21]
    SLICE_X52Y28         LUT3 (Prop_lut3_I0_O)        0.313    27.072 r  basic_calc_inst/result[20]_i_41/O
                         net (fo=1, routed)           0.000    27.072    basic_calc_inst/result[20]_i_41_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.605 r  basic_calc_inst/result_reg[20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.605    basic_calc_inst/result_reg[20]_i_34_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.722 r  basic_calc_inst/result_reg[20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.722    basic_calc_inst/result_reg[20]_i_29_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.839 r  basic_calc_inst/result_reg[20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.839    basic_calc_inst/result_reg[20]_i_24_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.956 r  basic_calc_inst/result_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.956    basic_calc_inst/result_reg[20]_i_19_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.073 r  basic_calc_inst/result_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.073    basic_calc_inst/result_reg[20]_i_14_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.190 r  basic_calc_inst/result_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.190    basic_calc_inst/result_reg[20]_i_9_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.307 r  basic_calc_inst/result_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.307    basic_calc_inst/result_reg[20]_i_5_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.536 r  basic_calc_inst/result_reg[20]_i_3/CO[2]
                         net (fo=33, routed)          0.728    29.264    basic_calc_inst/result0__2[20]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.310    29.574 r  basic_calc_inst/result[19]_i_55/O
                         net (fo=1, routed)           0.000    29.574    basic_calc_inst/result[19]_i_55_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.124 r  basic_calc_inst/result_reg[19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.124    basic_calc_inst/result_reg[19]_i_48_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.238 r  basic_calc_inst/result_reg[19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.238    basic_calc_inst/result_reg[19]_i_43_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.352 r  basic_calc_inst/result_reg[19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.352    basic_calc_inst/result_reg[19]_i_38_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.466 r  basic_calc_inst/result_reg[19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.466    basic_calc_inst/result_reg[19]_i_33_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.580 r  basic_calc_inst/result_reg[19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    30.580    basic_calc_inst/result_reg[19]_i_28_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.694 r  basic_calc_inst/result_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.694    basic_calc_inst/result_reg[19]_i_15_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.808 r  basic_calc_inst/result_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.808    basic_calc_inst/result_reg[19]_i_6_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.036 r  basic_calc_inst/result_reg[19]_i_3/CO[2]
                         net (fo=33, routed)          0.879    31.915    basic_calc_inst/result0__2[19]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.313    32.228 r  basic_calc_inst/result[18]_i_40/O
                         net (fo=1, routed)           0.000    32.228    basic_calc_inst/result[18]_i_40_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    32.608 r  basic_calc_inst/result_reg[18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    32.608    basic_calc_inst/result_reg[18]_i_34_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.725 r  basic_calc_inst/result_reg[18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.725    basic_calc_inst/result_reg[18]_i_29_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.842 r  basic_calc_inst/result_reg[18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    32.842    basic_calc_inst/result_reg[18]_i_24_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.959 r  basic_calc_inst/result_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.959    basic_calc_inst/result_reg[18]_i_19_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.076 r  basic_calc_inst/result_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.076    basic_calc_inst/result_reg[18]_i_14_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.193 r  basic_calc_inst/result_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.193    basic_calc_inst/result_reg[18]_i_9_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.310 r  basic_calc_inst/result_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.310    basic_calc_inst/result_reg[18]_i_5_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.539 r  basic_calc_inst/result_reg[18]_i_3/CO[2]
                         net (fo=33, routed)          0.649    34.188    basic_calc_inst/result0__2[18]
    SLICE_X49Y41         LUT3 (Prop_lut3_I0_O)        0.310    34.498 r  basic_calc_inst/result[17]_i_41/O
                         net (fo=1, routed)           0.000    34.498    basic_calc_inst/result[17]_i_41_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.048 r  basic_calc_inst/result_reg[17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.048    basic_calc_inst/result_reg[17]_i_34_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.162 r  basic_calc_inst/result_reg[17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.162    basic_calc_inst/result_reg[17]_i_29_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.276 r  basic_calc_inst/result_reg[17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.276    basic_calc_inst/result_reg[17]_i_24_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.390 r  basic_calc_inst/result_reg[17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.390    basic_calc_inst/result_reg[17]_i_19_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.504 r  basic_calc_inst/result_reg[17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.504    basic_calc_inst/result_reg[17]_i_14_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.618 r  basic_calc_inst/result_reg[17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.618    basic_calc_inst/result_reg[17]_i_9_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.732 r  basic_calc_inst/result_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.732    basic_calc_inst/result_reg[17]_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.960 r  basic_calc_inst/result_reg[17]_i_3/CO[2]
                         net (fo=33, routed)          0.640    36.600    basic_calc_inst/result0__2[17]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.313    36.913 r  basic_calc_inst/result[16]_i_41/O
                         net (fo=1, routed)           0.000    36.913    basic_calc_inst/result[16]_i_41_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.446 r  basic_calc_inst/result_reg[16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.446    basic_calc_inst/result_reg[16]_i_34_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.563 r  basic_calc_inst/result_reg[16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.563    basic_calc_inst/result_reg[16]_i_29_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.680 r  basic_calc_inst/result_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.680    basic_calc_inst/result_reg[16]_i_24_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.797 r  basic_calc_inst/result_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.001    37.797    basic_calc_inst/result_reg[16]_i_19_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.914 r  basic_calc_inst/result_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.914    basic_calc_inst/result_reg[16]_i_14_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.031 r  basic_calc_inst/result_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.031    basic_calc_inst/result_reg[16]_i_9_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.148 r  basic_calc_inst/result_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.148    basic_calc_inst/result_reg[16]_i_5_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    38.377 r  basic_calc_inst/result_reg[16]_i_3/CO[2]
                         net (fo=33, routed)          0.705    39.083    basic_calc_inst/result0__2[16]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.310    39.393 r  basic_calc_inst/result[15]_i_51/O
                         net (fo=1, routed)           0.000    39.393    basic_calc_inst/result[15]_i_51_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.943 r  basic_calc_inst/result_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.943    basic_calc_inst/result_reg[15]_i_44_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.057 r  basic_calc_inst/result_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.057    basic_calc_inst/result_reg[15]_i_39_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.171 r  basic_calc_inst/result_reg[15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.171    basic_calc_inst/result_reg[15]_i_34_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.285 r  basic_calc_inst/result_reg[15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    40.285    basic_calc_inst/result_reg[15]_i_29_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.399 r  basic_calc_inst/result_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    40.399    basic_calc_inst/result_reg[15]_i_24_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.513 r  basic_calc_inst/result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.513    basic_calc_inst/result_reg[15]_i_11_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.627 r  basic_calc_inst/result_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.627    basic_calc_inst/result_reg[15]_i_5_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.855 r  basic_calc_inst/result_reg[15]_i_3/CO[2]
                         net (fo=33, routed)          0.614    41.469    basic_calc_inst/result0__2[15]
    SLICE_X50Y56         LUT3 (Prop_lut3_I0_O)        0.313    41.782 r  basic_calc_inst/result[14]_i_41/O
                         net (fo=1, routed)           0.000    41.782    basic_calc_inst/result[14]_i_41_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.315 r  basic_calc_inst/result_reg[14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.315    basic_calc_inst/result_reg[14]_i_34_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.432 r  basic_calc_inst/result_reg[14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.432    basic_calc_inst/result_reg[14]_i_29_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.549 r  basic_calc_inst/result_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.549    basic_calc_inst/result_reg[14]_i_24_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.666 r  basic_calc_inst/result_reg[14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.666    basic_calc_inst/result_reg[14]_i_19_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.783 r  basic_calc_inst/result_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.783    basic_calc_inst/result_reg[14]_i_14_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.900 r  basic_calc_inst/result_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.900    basic_calc_inst/result_reg[14]_i_9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.017 r  basic_calc_inst/result_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    43.017    basic_calc_inst/result_reg[14]_i_5_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.246 r  basic_calc_inst/result_reg[14]_i_3/CO[2]
                         net (fo=33, routed)          0.545    43.791    basic_calc_inst/result0__2[14]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.310    44.101 r  basic_calc_inst/result[13]_i_41/O
                         net (fo=1, routed)           0.000    44.101    basic_calc_inst/result[13]_i_41_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.651 r  basic_calc_inst/result_reg[13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.651    basic_calc_inst/result_reg[13]_i_34_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.765 r  basic_calc_inst/result_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.765    basic_calc_inst/result_reg[13]_i_29_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.879 r  basic_calc_inst/result_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.879    basic_calc_inst/result_reg[13]_i_24_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.993 r  basic_calc_inst/result_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.993    basic_calc_inst/result_reg[13]_i_19_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.107 r  basic_calc_inst/result_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.107    basic_calc_inst/result_reg[13]_i_14_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.221 r  basic_calc_inst/result_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.221    basic_calc_inst/result_reg[13]_i_9_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.335 r  basic_calc_inst/result_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.335    basic_calc_inst/result_reg[13]_i_5_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.563 r  basic_calc_inst/result_reg[13]_i_3/CO[2]
                         net (fo=33, routed)          0.525    46.088    basic_calc_inst/result0__2[13]
    SLICE_X52Y67         LUT3 (Prop_lut3_I0_O)        0.313    46.401 r  basic_calc_inst/result[12]_i_41/O
                         net (fo=1, routed)           0.000    46.401    basic_calc_inst/result[12]_i_41_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.934 r  basic_calc_inst/result_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.934    basic_calc_inst/result_reg[12]_i_34_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.051 r  basic_calc_inst/result_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.051    basic_calc_inst/result_reg[12]_i_29_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.168 r  basic_calc_inst/result_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.168    basic_calc_inst/result_reg[12]_i_24_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.285 r  basic_calc_inst/result_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.285    basic_calc_inst/result_reg[12]_i_19_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.402 r  basic_calc_inst/result_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.402    basic_calc_inst/result_reg[12]_i_14_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.519 r  basic_calc_inst/result_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.519    basic_calc_inst/result_reg[12]_i_9_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.636 r  basic_calc_inst/result_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.636    basic_calc_inst/result_reg[12]_i_5_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.865 r  basic_calc_inst/result_reg[12]_i_3/CO[2]
                         net (fo=33, routed)          0.581    48.446    basic_calc_inst/result0__2[12]
    SLICE_X53Y72         LUT3 (Prop_lut3_I0_O)        0.310    48.756 r  basic_calc_inst/result[11]_i_51/O
                         net (fo=1, routed)           0.000    48.756    basic_calc_inst/result[11]_i_51_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.306 r  basic_calc_inst/result_reg[11]_i_44/CO[3]
                         net (fo=1, routed)           0.000    49.306    basic_calc_inst/result_reg[11]_i_44_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.420 r  basic_calc_inst/result_reg[11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    49.420    basic_calc_inst/result_reg[11]_i_39_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.534 r  basic_calc_inst/result_reg[11]_i_34/CO[3]
                         net (fo=1, routed)           0.009    49.543    basic_calc_inst/result_reg[11]_i_34_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.657 r  basic_calc_inst/result_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.657    basic_calc_inst/result_reg[11]_i_29_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.771 r  basic_calc_inst/result_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.771    basic_calc_inst/result_reg[11]_i_24_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.885 r  basic_calc_inst/result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.885    basic_calc_inst/result_reg[11]_i_11_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.999 r  basic_calc_inst/result_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.999    basic_calc_inst/result_reg[11]_i_5_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.227 r  basic_calc_inst/result_reg[11]_i_3/CO[2]
                         net (fo=33, routed)          0.745    50.972    basic_calc_inst/result0__2[11]
    SLICE_X52Y75         LUT3 (Prop_lut3_I0_O)        0.313    51.285 r  basic_calc_inst/result[10]_i_41/O
                         net (fo=1, routed)           0.000    51.285    basic_calc_inst/result[10]_i_41_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.818 r  basic_calc_inst/result_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    51.818    basic_calc_inst/result_reg[10]_i_34_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.935 r  basic_calc_inst/result_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.935    basic_calc_inst/result_reg[10]_i_29_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.052 r  basic_calc_inst/result_reg[10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.052    basic_calc_inst/result_reg[10]_i_24_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.169 r  basic_calc_inst/result_reg[10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    52.169    basic_calc_inst/result_reg[10]_i_19_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.286 r  basic_calc_inst/result_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.286    basic_calc_inst/result_reg[10]_i_14_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.403 r  basic_calc_inst/result_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.403    basic_calc_inst/result_reg[10]_i_9_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.520 r  basic_calc_inst/result_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.520    basic_calc_inst/result_reg[10]_i_5_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.749 r  basic_calc_inst/result_reg[10]_i_3/CO[2]
                         net (fo=33, routed)          0.835    53.584    basic_calc_inst/result0__2[10]
    SLICE_X51Y78         LUT3 (Prop_lut3_I0_O)        0.310    53.894 r  basic_calc_inst/result[9]_i_41/O
                         net (fo=1, routed)           0.000    53.894    basic_calc_inst/result[9]_i_41_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.444 r  basic_calc_inst/result_reg[9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.444    basic_calc_inst/result_reg[9]_i_34_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  basic_calc_inst/result_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.558    basic_calc_inst/result_reg[9]_i_29_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  basic_calc_inst/result_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.672    basic_calc_inst/result_reg[9]_i_24_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  basic_calc_inst/result_reg[9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    54.786    basic_calc_inst/result_reg[9]_i_19_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.900 r  basic_calc_inst/result_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    54.900    basic_calc_inst/result_reg[9]_i_14_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.014 r  basic_calc_inst/result_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.014    basic_calc_inst/result_reg[9]_i_9_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.128 r  basic_calc_inst/result_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.128    basic_calc_inst/result_reg[9]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.356 r  basic_calc_inst/result_reg[9]_i_3/CO[2]
                         net (fo=33, routed)          0.561    55.917    basic_calc_inst/result0__2[9]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    56.230 r  basic_calc_inst/result[8]_i_41/O
                         net (fo=1, routed)           0.000    56.230    basic_calc_inst/result[8]_i_41_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.763 r  basic_calc_inst/result_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.763    basic_calc_inst/result_reg[8]_i_34_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.880 r  basic_calc_inst/result_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.880    basic_calc_inst/result_reg[8]_i_29_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.997 r  basic_calc_inst/result_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.997    basic_calc_inst/result_reg[8]_i_24_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.114 r  basic_calc_inst/result_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    57.114    basic_calc_inst/result_reg[8]_i_19_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.231 r  basic_calc_inst/result_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    57.231    basic_calc_inst/result_reg[8]_i_14_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.348 r  basic_calc_inst/result_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    57.348    basic_calc_inst/result_reg[8]_i_9_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.465 r  basic_calc_inst/result_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.465    basic_calc_inst/result_reg[8]_i_5_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.694 r  basic_calc_inst/result_reg[8]_i_3/CO[2]
                         net (fo=33, routed)          1.739    59.433    basic_calc_inst/result0__2[8]
    SLICE_X50Y67         LUT6 (Prop_lut6_I0_O)        0.310    59.743 r  basic_calc_inst/result[8]_i_2/O
                         net (fo=1, routed)           0.171    59.914    basic_calc_inst/db_btnC/result_reg[8]
    SLICE_X50Y67         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  basic_calc_inst/db_btnC/result[8]_i_1/O
                         net (fo=1, routed)           0.000    60.038    basic_calc_inst/db_btnC_n_61
    SLICE_X50Y67         FDRE                                         r  basic_calc_inst/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.434    14.775    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  basic_calc_inst/result_reg[8]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X50Y67         FDRE (Setup_fdre_C_D)        0.079    14.998    basic_calc_inst/result_reg[8]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -60.038    
  -------------------------------------------------------------------
                         slack                                -45.040    

Slack (VIOLATED) :        -43.025ns  (required time - arrival time)
  Source:                 sci_calc_inst/input_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/calc_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.916ns  (logic 27.630ns (52.214%)  route 25.286ns (47.785%))
  Logic Levels:           76  (CARRY4=50 DSP48E1=1 LUT2=8 LUT3=7 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.560     5.081    sci_calc_inst/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  sci_calc_inst/input_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  sci_calc_inst/input_value_reg[3]/Q
                         net (fo=12, routed)          0.740     6.278    sci_calc_inst/input_value_reg_n_0_[3]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      3.841    10.119 r  sci_calc_inst/trig_calc3/P[1]
                         net (fo=3, routed)           1.245    11.363    sci_calc_inst/trig_calc3_n_104
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124    11.487 r  sci_calc_inst/calc_result[15]_i_79/O
                         net (fo=1, routed)           0.000    11.487    sci_calc_inst/calc_result[15]_i_79_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.863 r  sci_calc_inst/calc_result_reg[15]_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.863    sci_calc_inst/calc_result_reg[15]_i_74_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.980 r  sci_calc_inst/calc_result_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    11.980    sci_calc_inst/calc_result_reg[15]_i_55_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.097 r  sci_calc_inst/calc_result_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.000    12.097    sci_calc_inst/calc_result_reg[15]_i_33_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.214 r  sci_calc_inst/calc_result_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.214    sci_calc_inst/calc_result_reg[15]_i_8_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.433 r  sci_calc_inst/calc_result_reg[15]_i_4/O[0]
                         net (fo=59, routed)          0.781    13.214    sci_calc_inst/calc_result_reg[15]_i_4_n_7
    SLICE_X15Y32         LUT2 (Prop_lut2_I0_O)        0.295    13.509 r  sci_calc_inst/calc_result[15]_i_68/O
                         net (fo=1, routed)           0.000    13.509    sci_calc_inst/calc_result[15]_i_68_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.045 r  sci_calc_inst/calc_result_reg[15]_i_46/CO[2]
                         net (fo=3, routed)           0.630    14.675    sci_calc_inst/calc_result_reg[15]_i_46_n_1
    SLICE_X14Y32         LUT4 (Prop_lut4_I2_O)        0.313    14.988 r  sci_calc_inst/calc_result[15]_i_42/O
                         net (fo=1, routed)           0.000    14.988    sci_calc_inst/calc_result[15]_i_42_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.364 r  sci_calc_inst/calc_result_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.364    sci_calc_inst/calc_result_reg[15]_i_11_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.593 r  sci_calc_inst/calc_result_reg[15]_i_5/CO[2]
                         net (fo=46, routed)          1.730    17.323    sci_calc_inst/calc_result_reg[15]_i_5_n_1
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.310    17.633 r  sci_calc_inst/calc_result[15]_i_73/O
                         net (fo=1, routed)           0.000    17.633    sci_calc_inst/calc_result[15]_i_73_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.057 r  sci_calc_inst/calc_result_reg[15]_i_54/O[1]
                         net (fo=5, routed)           1.126    19.183    sci_calc_inst/calc_result_reg[15]_i_54_n_6
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.303    19.486 r  sci_calc_inst/calc_result[15]_i_49/O
                         net (fo=1, routed)           0.379    19.865    sci_calc_inst/calc_result[15]_i_49_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.385 r  sci_calc_inst/calc_result_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.385    sci_calc_inst/calc_result_reg[15]_i_25_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.708 r  sci_calc_inst/calc_result_reg[15]_i_7/O[1]
                         net (fo=6, routed)           0.625    21.333    sci_calc_inst/calc_result_reg[15]_i_7_n_6
    SLICE_X32Y35         LUT5 (Prop_lut5_I4_O)        0.306    21.639 r  sci_calc_inst/calc_result[1]_i_41/O
                         net (fo=1, routed)           0.569    22.208    sci_calc_inst/calc_result[1]_i_41_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.715 r  sci_calc_inst/calc_result_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.715    sci_calc_inst/calc_result_reg[1]_i_22_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.937 r  sci_calc_inst/calc_result_reg[1]_i_10/O[0]
                         net (fo=1, routed)           0.706    23.642    sci_calc_inst/trig_calc1_return1[8]
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.299    23.941 r  sci_calc_inst/calc_result[1]_i_21/O
                         net (fo=1, routed)           0.000    23.941    sci_calc_inst/calc_result[1]_i_21_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    24.399 f  sci_calc_inst/calc_result_reg[1]_i_9/CO[1]
                         net (fo=3, routed)           0.688    25.088    sci_calc_inst/calc_result_reg[1]_i_9_n_2
    SLICE_X32Y37         LUT4 (Prop_lut4_I0_O)        0.332    25.420 r  sci_calc_inst/calc_result[8]_i_9/O
                         net (fo=2, routed)           0.556    25.975    sci_calc_inst/calc_result[8]_i_9_n_0
    SLICE_X29Y37         LUT5 (Prop_lut5_I1_O)        0.124    26.099 r  sci_calc_inst/calc_result[8]_i_3/O
                         net (fo=103, routed)         1.221    27.321    sci_calc_inst/calc_result[8]_i_3_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I1_O)        0.124    27.445 r  sci_calc_inst/calc_result[14]_i_5/O
                         net (fo=1, routed)           0.000    27.445    sci_calc_inst/calc_result[14]_i_5_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    27.937 r  sci_calc_inst/calc_result_reg[14]_i_2/CO[1]
                         net (fo=13, routed)          0.849    28.786    sci_calc_inst/trig_calc0[14]
    SLICE_X29Y42         LUT3 (Prop_lut3_I0_O)        0.332    29.118 r  sci_calc_inst/calc_result[13]_i_10/O
                         net (fo=1, routed)           0.000    29.118    sci_calc_inst/calc_result[13]_i_10_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.668 r  sci_calc_inst/calc_result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.668    sci_calc_inst/calc_result_reg[13]_i_3_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.896 r  sci_calc_inst/calc_result_reg[13]_i_2/CO[2]
                         net (fo=13, routed)          1.162    31.058    sci_calc_inst/trig_calc0[13]
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.313    31.371 r  sci_calc_inst/calc_result[12]_i_11/O
                         net (fo=1, routed)           0.000    31.371    sci_calc_inst/calc_result[12]_i_11_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.903 r  sci_calc_inst/calc_result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.903    sci_calc_inst/calc_result_reg[12]_i_3_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.131 r  sci_calc_inst/calc_result_reg[12]_i_2/CO[2]
                         net (fo=13, routed)          1.064    33.195    sci_calc_inst/trig_calc0[12]
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.313    33.508 r  sci_calc_inst/calc_result[11]_i_12/O
                         net (fo=1, routed)           0.000    33.508    sci_calc_inst/calc_result[11]_i_12_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.909 r  sci_calc_inst/calc_result_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    33.909    sci_calc_inst/calc_result_reg[11]_i_7_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.023 r  sci_calc_inst/calc_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.023    sci_calc_inst/calc_result_reg[11]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.251 r  sci_calc_inst/calc_result_reg[11]_i_2/CO[2]
                         net (fo=14, routed)          1.041    35.292    sci_calc_inst/trig_calc0[11]
    SLICE_X31Y41         LUT6 (Prop_lut6_I0_O)        0.313    35.605 r  sci_calc_inst/calc_result[10]_i_15/O
                         net (fo=1, routed)           0.000    35.605    sci_calc_inst/calc_result[10]_i_15_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.155 r  sci_calc_inst/calc_result_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.155    sci_calc_inst/calc_result_reg[10]_i_7_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.269 r  sci_calc_inst/calc_result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.269    sci_calc_inst/calc_result_reg[10]_i_3_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.497 r  sci_calc_inst/calc_result_reg[10]_i_2/CO[2]
                         net (fo=14, routed)          0.684    37.181    sci_calc_inst/trig_calc0[10]
    SLICE_X30Y41         LUT2 (Prop_lut2_I1_O)        0.313    37.494 r  sci_calc_inst/calc_result[9]_i_12/O
                         net (fo=1, routed)           0.324    37.819    sci_calc_inst/calc_result[9]_i_12_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    38.326 r  sci_calc_inst/calc_result_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.326    sci_calc_inst/calc_result_reg[9]_i_7_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.440 r  sci_calc_inst/calc_result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.440    sci_calc_inst/calc_result_reg[9]_i_3_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.668 r  sci_calc_inst/calc_result_reg[9]_i_2/CO[2]
                         net (fo=13, routed)          0.800    39.468    sci_calc_inst/trig_calc0[9]
    SLICE_X35Y41         LUT6 (Prop_lut6_I0_O)        0.313    39.781 r  sci_calc_inst/calc_result[8]_i_21/O
                         net (fo=1, routed)           0.000    39.781    sci_calc_inst/calc_result[8]_i_21_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.331 r  sci_calc_inst/calc_result_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.331    sci_calc_inst/calc_result_reg[8]_i_13_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.445 r  sci_calc_inst/calc_result_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.445    sci_calc_inst/calc_result_reg[8]_i_4_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.673 r  sci_calc_inst/calc_result_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          1.004    41.677    sci_calc_inst/trig_calc0[8]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.313    41.990 r  sci_calc_inst/calc_result[7]_i_15/O
                         net (fo=1, routed)           0.000    41.990    sci_calc_inst/calc_result[7]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.540 r  sci_calc_inst/calc_result_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.540    sci_calc_inst/calc_result_reg[7]_i_7_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.654 r  sci_calc_inst/calc_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.654    sci_calc_inst/calc_result_reg[7]_i_3_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.882 r  sci_calc_inst/calc_result_reg[7]_i_2/CO[2]
                         net (fo=14, routed)          1.207    44.089    sci_calc_inst/trig_calc0[7]
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.313    44.402 r  sci_calc_inst/calc_result[6]_i_13/O
                         net (fo=1, routed)           0.000    44.402    sci_calc_inst/calc_result[6]_i_13_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.778 r  sci_calc_inst/calc_result_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.778    sci_calc_inst/calc_result_reg[6]_i_7_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.895 r  sci_calc_inst/calc_result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.895    sci_calc_inst/calc_result_reg[6]_i_3_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.124 r  sci_calc_inst/calc_result_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          1.367    46.491    sci_calc_inst/trig_calc0[6]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.310    46.801 r  sci_calc_inst/calc_result[5]_i_15/O
                         net (fo=1, routed)           0.000    46.801    sci_calc_inst/calc_result[5]_i_15_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.334 r  sci_calc_inst/calc_result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.334    sci_calc_inst/calc_result_reg[5]_i_7_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.451 r  sci_calc_inst/calc_result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    47.451    sci_calc_inst/calc_result_reg[5]_i_3_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.680 r  sci_calc_inst/calc_result_reg[5]_i_2/CO[2]
                         net (fo=14, routed)          1.151    48.831    sci_calc_inst/trig_calc0[5]
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.310    49.141 r  sci_calc_inst/calc_result[4]_i_15/O
                         net (fo=1, routed)           0.000    49.141    sci_calc_inst/calc_result[4]_i_15_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.674 r  sci_calc_inst/calc_result_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.674    sci_calc_inst/calc_result_reg[4]_i_7_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.791 r  sci_calc_inst/calc_result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.791    sci_calc_inst/calc_result_reg[4]_i_3_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.020 r  sci_calc_inst/calc_result_reg[4]_i_2/CO[2]
                         net (fo=14, routed)          1.164    51.184    sci_calc_inst/trig_calc0[4]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.310    51.494 r  sci_calc_inst/calc_result[3]_i_5/O
                         net (fo=1, routed)           0.000    51.494    sci_calc_inst/calc_result[3]_i_5_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.064 r  sci_calc_inst/calc_result_reg[3]_i_2/CO[2]
                         net (fo=14, routed)          0.634    52.698    sci_calc_inst/trig_calc0[3]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.313    53.011 r  sci_calc_inst/calc_result[2]_i_16/O
                         net (fo=1, routed)           0.000    53.011    sci_calc_inst/calc_result[2]_i_16_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    53.651 r  sci_calc_inst/calc_result_reg[2]_i_8/O[3]
                         net (fo=2, routed)           1.006    54.657    sci_calc_inst/calc_result_reg[2]_i_8_n_4
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.306    54.963 r  sci_calc_inst/calc_result[1]_i_18/O
                         net (fo=1, routed)           0.000    54.963    sci_calc_inst/calc_result[1]_i_18_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.476 r  sci_calc_inst/calc_result_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.476    sci_calc_inst/calc_result_reg[1]_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    55.705 r  sci_calc_inst/calc_result_reg[1]_i_3/CO[2]
                         net (fo=14, routed)          0.520    56.225    sci_calc_inst/trig_calc0[1]
    SLICE_X39Y42         LUT3 (Prop_lut3_I0_O)        0.310    56.535 r  sci_calc_inst/calc_result[0]_i_16/O
                         net (fo=1, routed)           0.000    56.535    sci_calc_inst/calc_result[0]_i_16_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.085 r  sci_calc_inst/calc_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    57.085    sci_calc_inst/calc_result_reg[0]_i_8_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.199 r  sci_calc_inst/calc_result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.199    sci_calc_inst/calc_result_reg[0]_i_5_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.356 r  sci_calc_inst/calc_result_reg[0]_i_3/CO[1]
                         net (fo=1, routed)           0.312    57.669    sci_calc_inst/trig_calc0[0]
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.329    57.998 r  sci_calc_inst/calc_result[0]_i_1/O
                         net (fo=1, routed)           0.000    57.998    sci_calc_inst/calc_result[0]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  sci_calc_inst/calc_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.447    14.788    sci_calc_inst/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  sci_calc_inst/calc_result_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.032    14.973    sci_calc_inst/calc_result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -57.998    
  -------------------------------------------------------------------
                         slack                                -43.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnD/btn_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/db_btnD/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.657%)  route 0.188ns (45.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    sci_calc_inst/db_btnD/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  sci_calc_inst/db_btnD/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  sci_calc_inst/db_btnD/btn_prev_reg/Q
                         net (fo=2, routed)           0.188     1.763    sci_calc_inst/db_btnD/btn_prev_reg_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I2_O)        0.099     1.862 r  sci_calc_inst/db_btnD/btn_out_i_1__15/O
                         net (fo=1, routed)           0.000     1.862    sci_calc_inst/db_btnD/btn_out_i_1__15_n_0
    SLICE_X35Y46         FDRE                                         r  sci_calc_inst/db_btnD/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    sci_calc_inst/db_btnD/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  sci_calc_inst/db_btnD/btn_out_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.800    sci_calc_inst/db_btnD/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sci_calc_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/return_to_main_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.895%)  route 0.201ns (47.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.563     1.446    sci_calc_inst/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  sci_calc_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  sci_calc_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=16, routed)          0.201     1.775    sci_calc_inst/db_btnC/FSM_onehot_current_state_reg[0]_1
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.098     1.873 r  sci_calc_inst/db_btnC/return_to_main_i_1__2/O
                         net (fo=1, routed)           0.000     1.873    sci_calc_inst/db_btnC_n_7
    SLICE_X35Y44         FDRE                                         r  sci_calc_inst/return_to_main_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    sci_calc_inst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  sci_calc_inst/return_to_main_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.091     1.800    sci_calc_inst/return_to_main_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnL/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/db_btnL/debounce_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    sci_calc_inst/db_btnL/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  sci_calc_inst/db_btnL/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sci_calc_inst/db_btnL/debounce_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    sci_calc_inst/db_btnL/debounce_counter_reg_n_0_[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  sci_calc_inst/db_btnL/debounce_counter_reg[4]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.882    sci_calc_inst/db_btnL/debounce_counter_reg[4]_i_1__16_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.935 r  sci_calc_inst/db_btnL/debounce_counter_reg[8]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     1.935    sci_calc_inst/db_btnL/debounce_counter_reg[8]_i_1__16_n_7
    SLICE_X30Y50         FDRE                                         r  sci_calc_inst/db_btnL/debounce_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.830     1.958    sci_calc_inst/db_btnL/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  sci_calc_inst/db_btnL/debounce_counter_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    sci_calc_inst/db_btnL/debounce_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basic_calc_inst/db_btnL/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/btnL_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.918%)  route 0.301ns (68.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.563     1.446    basic_calc_inst/db_btnL/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  basic_calc_inst/db_btnL/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  basic_calc_inst/db_btnL/btn_out_reg/Q
                         net (fo=5, routed)           0.301     1.888    basic_calc_inst/btnL_db
    SLICE_X44Y42         FDRE                                         r  basic_calc_inst/btnL_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.833     1.960    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  basic_calc_inst/btnL_prev_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.075     1.791    basic_calc_inst/btnL_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnL/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/btnL_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.562     1.445    sci_calc_inst/db_btnL/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  sci_calc_inst/db_btnL/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sci_calc_inst/db_btnL/btn_out_reg/Q
                         net (fo=6, routed)           0.301     1.888    sci_calc_inst/btnL_db
    SLICE_X35Y44         FDRE                                         r  sci_calc_inst/btnL_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    sci_calc_inst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  sci_calc_inst/btnL_prev_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.075     1.789    sci_calc_inst/btnL_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnL/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/db_btnL/debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    sci_calc_inst/db_btnL/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  sci_calc_inst/db_btnL/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  sci_calc_inst/db_btnL/debounce_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.726    sci_calc_inst/db_btnL/debounce_counter_reg_n_0_[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.882 r  sci_calc_inst/db_btnL/debounce_counter_reg[4]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.882    sci_calc_inst/db_btnL/debounce_counter_reg[4]_i_1__16_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.948 r  sci_calc_inst/db_btnL/debounce_counter_reg[8]_i_1__16/O[2]
                         net (fo=1, routed)           0.000     1.948    sci_calc_inst/db_btnL/debounce_counter_reg[8]_i_1__16_n_5
    SLICE_X30Y50         FDRE                                         r  sci_calc_inst/db_btnL/debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.830     1.958    sci_calc_inst/db_btnL/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  sci_calc_inst/db_btnL/debounce_counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    sci_calc_inst/db_btnL/debounce_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnU/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/db_btnU/debounce_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    sci_calc_inst/db_btnU/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  sci_calc_inst/db_btnU/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sci_calc_inst/db_btnU/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    sci_calc_inst/db_btnU/debounce_counter_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  sci_calc_inst/db_btnU/debounce_counter_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.869    sci_calc_inst/db_btnU/debounce_counter_reg[16]_i_1__14_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  sci_calc_inst/db_btnU/debounce_counter_reg[20]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.923    sci_calc_inst/db_btnU/debounce_counter_reg[20]_i_1__14_n_7
    SLICE_X29Y50         FDRE                                         r  sci_calc_inst/db_btnU/debounce_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.832     1.959    sci_calc_inst/db_btnU/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  sci_calc_inst/db_btnU/debounce_counter_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    sci_calc_inst/db_btnU/debounce_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnC/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/db_btnC/debounce_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    sci_calc_inst/db_btnC/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  sci_calc_inst/db_btnC/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sci_calc_inst/db_btnC/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    sci_calc_inst/db_btnC/debounce_counter_reg[19]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  sci_calc_inst/db_btnC/debounce_counter_reg[16]_i_1__18/CO[3]
                         net (fo=1, routed)           0.001     1.869    sci_calc_inst/db_btnC/debounce_counter_reg[16]_i_1__18_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  sci_calc_inst/db_btnC/debounce_counter_reg[20]_i_1__18/O[0]
                         net (fo=1, routed)           0.000     1.923    sci_calc_inst/db_btnC/debounce_counter_reg[20]_i_1__18_n_7
    SLICE_X33Y50         FDRE                                         r  sci_calc_inst/db_btnC/debounce_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.830     1.958    sci_calc_inst/db_btnC/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  sci_calc_inst/db_btnC/debounce_counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sci_calc_inst/db_btnC/debounce_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sci_calc_inst/db_btnR/debounce_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sci_calc_inst/db_btnR/debounce_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    sci_calc_inst/db_btnR/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  sci_calc_inst/db_btnR/debounce_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sci_calc_inst/db_btnR/debounce_counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.708    sci_calc_inst/db_btnR/debounce_counter_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  sci_calc_inst/db_btnR/debounce_counter_reg[16]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.869    sci_calc_inst/db_btnR/debounce_counter_reg[16]_i_1__17_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  sci_calc_inst/db_btnR/debounce_counter_reg[20]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.923    sci_calc_inst/db_btnR/debounce_counter_reg[20]_i_1__17_n_7
    SLICE_X31Y50         FDRE                                         r  sci_calc_inst/db_btnR/debounce_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.830     1.958    sci_calc_inst/db_btnR/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  sci_calc_inst/db_btnR/debounce_counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    sci_calc_inst/db_btnR/debounce_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 basic_calc_inst/db_btnR/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_calc_inst/db_btnR/debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    basic_calc_inst/db_btnR/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  basic_calc_inst/db_btnR/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  basic_calc_inst/db_btnR/debounce_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    basic_calc_inst/db_btnR/debounce_counter_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  basic_calc_inst/db_btnR/debounce_counter_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.870    basic_calc_inst/db_btnR/debounce_counter_reg[0]_i_3__2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  basic_calc_inst/db_btnR/debounce_counter_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.924    basic_calc_inst/db_btnR/debounce_counter_reg[4]_i_1__2_n_7
    SLICE_X40Y50         FDRE                                         r  basic_calc_inst/db_btnR/debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.832     1.959    basic_calc_inst/db_btnR/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  basic_calc_inst/db_btnR/debounce_counter_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    basic_calc_inst/db_btnR/debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y54   enAge_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y55   enCalc_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y55   enLogi_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y54   enSci_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   mode_just_entered_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   return_signal_delay_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y64   age_calc_inst/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64   age_calc_inst/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64   age_calc_inst/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enAge_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enAge_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enCalc_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enCalc_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enLogi_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enLogi_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enSci_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enSci_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   mode_just_entered_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   mode_just_entered_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enAge_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enAge_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enCalc_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enCalc_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enLogi_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y55   enLogi_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enSci_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y54   enSci_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   mode_just_entered_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   mode_just_entered_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.667ns  (logic 5.849ns (35.091%)  route 10.818ns (64.909%))
  Logic Levels:           10  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=51, routed)          1.269     1.894    age_calc_inst/display_age/bcd_unit_inst/Unit[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.152     2.046 f  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.870     2.917    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.356     3.273 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.749     4.021    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.352     4.373 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.632     5.006    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I5_O)        0.332     5.338 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_24/O
                         net (fo=1, routed)           0.810     6.148    age_calc_inst/display_age/bcd_unit_inst/p_0_in1_in__0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.272 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17/O
                         net (fo=4, routed)           0.912     7.184    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.308 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.184     8.492    age_calc_inst/display_age/bcd_unit_inst/seg_display[3]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.616 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.319     9.935    basic_calc_inst/display_calc/bcd_unit_inst/seg[3]_2
    SLICE_X44Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.059 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.073    13.131    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.667 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.667    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.441ns  (logic 5.310ns (32.298%)  route 11.131ns (67.702%))
  Logic Levels:           10  (LDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=35, routed)          2.111     2.670    basic_calc_inst/display_calc/bcd_unit_inst/Unit[0]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.152     2.822 f  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_85/O
                         net (fo=4, routed)           0.976     3.798    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_85_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.124 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_74/O
                         net (fo=1, routed)           0.875     4.999    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_74_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.800     5.923    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_34_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.047 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.433     6.481    basic_calc_inst/display_calc/bcd_unit_inst/p_0_in1_in[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_9/O
                         net (fo=7, routed)           1.026     7.631    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_9_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.755 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.591     8.346    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[1]_inst_i_7_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.470 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.934     9.404    main_inst/seg_calc[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.528 r  main_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.384    12.912    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.441 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.441    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.426ns  (logic 5.848ns (35.603%)  route 10.578ns (64.397%))
  Logic Levels:           10  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=51, routed)          1.269     1.894    age_calc_inst/display_age/bcd_unit_inst/Unit[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.152     2.046 f  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.870     2.917    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.356     3.273 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.749     4.021    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.352     4.373 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.632     5.006    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I5_O)        0.332     5.338 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_24/O
                         net (fo=1, routed)           0.810     6.148    age_calc_inst/display_age/bcd_unit_inst/p_0_in1_in__0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.272 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17/O
                         net (fo=4, routed)           1.289     7.560    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.684 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[2]_inst_i_16/O
                         net (fo=1, routed)           0.932     8.616    age_calc_inst/display_age/bcd_unit_inst/seg_display[2]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.740 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.925     9.666    basic_calc_inst/display_calc/bcd_unit_inst/seg[2]_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124     9.790 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.101    12.891    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.426 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.426    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.334ns  (logic 5.833ns (35.711%)  route 10.501ns (64.289%))
  Logic Levels:           10  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=51, routed)          1.269     1.894    age_calc_inst/display_age/bcd_unit_inst/Unit[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.152     2.046 f  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.870     2.917    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.356     3.273 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.749     4.021    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.352     4.373 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.632     5.006    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I5_O)        0.332     5.338 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_24/O
                         net (fo=1, routed)           0.810     6.148    age_calc_inst/display_age/bcd_unit_inst/p_0_in1_in__0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.272 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17/O
                         net (fo=4, routed)           0.587     6.859    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.124     6.983 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[4]_inst_i_10/O
                         net (fo=1, routed)           1.190     8.173    age_calc_inst/display_age/bcd_unit_inst/seg_display[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.297 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.926     9.223    basic_calc_inst/display_calc/bcd_unit_inst/seg[4]_2
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.347 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.467    12.814    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.334 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.334    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.186ns  (logic 5.292ns (32.694%)  route 10.894ns (67.306%))
  Logic Levels:           10  (LDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=35, routed)          2.111     2.670    basic_calc_inst/display_calc/bcd_unit_inst/Unit[0]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.152     2.822 f  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_85/O
                         net (fo=4, routed)           0.976     3.798    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_85_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.124 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_74/O
                         net (fo=1, routed)           0.875     4.999    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_74_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.800     5.923    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_34_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.047 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.433     6.481    basic_calc_inst/display_calc/bcd_unit_inst/p_0_in1_in[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_9/O
                         net (fo=7, routed)           0.664     7.268    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_9_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.392 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.830     8.223    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[0]_inst_i_6_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.347 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.957     9.304    main_inst/seg_calc[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.428 r  main_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.247    12.675    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.186 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.186    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.819ns  (logic 5.312ns (33.583%)  route 10.506ns (66.417%))
  Logic Levels:           10  (LDCE=1 LUT4=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=35, routed)          2.111     2.670    basic_calc_inst/display_calc/bcd_unit_inst/Unit[0]
    SLICE_X47Y52         LUT4 (Prop_lut4_I2_O)        0.152     2.822 f  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_85/O
                         net (fo=4, routed)           0.976     3.798    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_85_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I0_O)        0.326     4.124 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_74/O
                         net (fo=1, routed)           0.875     4.999    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_74_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.800     5.923    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_34_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.047 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.433     6.481    basic_calc_inst/display_calc/bcd_unit_inst/p_0_in1_in[1]
    SLICE_X45Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_9/O
                         net (fo=7, routed)           0.609     7.214    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_9_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.338 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.645     7.983    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.107 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.405     8.512    main_inst/seg_calc[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  main_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.651    12.287    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.819 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.819    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.779ns  (logic 5.817ns (36.867%)  route 9.962ns (63.133%))
  Logic Levels:           10  (LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/Q
                         net (fo=51, routed)          1.269     1.894    age_calc_inst/display_age/bcd_unit_inst/Unit[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.152     2.046 f  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70/O
                         net (fo=2, routed)           0.870     2.917    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_70_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.356     3.273 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.749     4.021    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_80_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.352     4.373 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.632     5.006    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I5_O)        0.332     5.338 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_24/O
                         net (fo=1, routed)           0.810     6.148    age_calc_inst/display_age/bcd_unit_inst/p_0_in1_in__0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.272 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17/O
                         net (fo=4, routed)           0.803     7.074    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_17_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I2_O)        0.124     7.198 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.608     7.806    age_calc_inst/display_age/bcd_unit_inst/seg_display[5]
    SLICE_X41Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.930 r  age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.817     8.747    main_inst/seg[5]_1
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.871 r  main_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.404    12.275    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.779 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.779    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.151ns  (logic 5.323ns (40.474%)  route 7.828ns (59.526%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/Q
                         net (fo=53, routed)          2.720     3.345    age_calc_inst/display_age/bcd_unit_inst/Unit[1]
    SLICE_X38Y57         LUT5 (Prop_lut5_I2_O)        0.124     3.469 r  age_calc_inst/display_age/bcd_unit_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.469    age_calc_inst/display_age/bcd_unit_inst_n_47
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.002 r  age_calc_inst/display_age/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.002    age_calc_inst/display_age/_inferred__9/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.241 r  age_calc_inst/display_age/_inferred__9/i__carry__0/O[2]
                         net (fo=1, routed)           0.599     4.840    age_calc_inst/display_age/_inferred__9/i__carry__0_n_5
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.301     5.141 r  age_calc_inst/display_age/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.509     9.650    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.151 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.151    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.046ns  (logic 5.546ns (42.513%)  route 7.500ns (57.487%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/Q
                         net (fo=53, routed)          2.720     3.345    age_calc_inst/display_age/bcd_unit_inst/Unit[1]
    SLICE_X38Y57         LUT5 (Prop_lut5_I2_O)        0.124     3.469 r  age_calc_inst/display_age/bcd_unit_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.469    age_calc_inst/display_age/bcd_unit_inst_n_47
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.002 r  age_calc_inst/display_age/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.002    age_calc_inst/display_age/_inferred__9/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.221 r  age_calc_inst/display_age/_inferred__9/i__carry__0/O[0]
                         net (fo=1, routed)           0.838     5.059    age_calc_inst/display_age/_inferred__9/i__carry__0_n_7
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.323     5.382 r  age_calc_inst/display_age/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.942     9.324    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    13.046 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.046    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.928ns  (logic 5.408ns (41.832%)  route 7.520ns (58.168%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G
    SLICE_X30Y66         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/Q
                         net (fo=53, routed)          2.720     3.345    age_calc_inst/display_age/bcd_unit_inst/Unit[1]
    SLICE_X38Y57         LUT5 (Prop_lut5_I2_O)        0.124     3.469 r  age_calc_inst/display_age/bcd_unit_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.469    age_calc_inst/display_age/bcd_unit_inst_n_47
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.002 r  age_calc_inst/display_age/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.002    age_calc_inst/display_age/_inferred__9/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.317 r  age_calc_inst/display_age/_inferred__9/i__carry__0/O[3]
                         net (fo=1, routed)           0.329     4.647    age_calc_inst/display_age/_inferred__9/i__carry__0_n_4
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.307     4.954 r  age_calc_inst/display_age/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.470     9.424    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.928 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.928    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basic_calc_inst/display_calc/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basic_calc_inst/display_calc/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE                         0.000     0.000 r  basic_calc_inst/display_calc/refresh_counter_reg[2]/C
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  basic_calc_inst/display_calc/refresh_counter_reg[2]/Q
                         net (fo=4, routed)           0.167     0.308    basic_calc_inst/display_calc/p_0_in0
    SLICE_X45Y49         LUT4 (Prop_lut4_I2_O)        0.042     0.350 r  basic_calc_inst/display_calc/refresh_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.350    basic_calc_inst/display_calc/p_1_in[3]
    SLICE_X45Y49         FDRE                                         r  basic_calc_inst/display_calc/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_inst/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.838%)  route 0.166ns (47.162%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  main_inst/digit_select_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_inst/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.166     0.307    main_inst/digit_select[1]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.352 r  main_inst/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    main_inst/seg[0]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  main_inst/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/display_calc/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basic_calc_inst/display_calc/refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE                         0.000     0.000 r  basic_calc_inst/display_calc/refresh_counter_reg[2]/C
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  basic_calc_inst/display_calc/refresh_counter_reg[2]/Q
                         net (fo=4, routed)           0.167     0.308    basic_calc_inst/display_calc/p_0_in0
    SLICE_X45Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.353 r  basic_calc_inst/display_calc/refresh_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    basic_calc_inst/display_calc/p_1_in[2]
    SLICE_X45Y49         FDRE                                         r  basic_calc_inst/display_calc/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_inst/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  main_inst/digit_select_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_inst/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.170     0.311    main_inst/digit_select[1]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.356 r  main_inst/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.356    main_inst/seg[3]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  main_inst/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_inst/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.346%)  route 0.191ns (50.654%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  main_inst/digit_select_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_inst/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.191     0.332    main_inst/digit_select[1]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.377 r  main_inst/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.377    main_inst/seg[6]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  main_inst/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            age_calc_inst/display_age/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE                         0.000     0.000 r  age_calc_inst/display_age/refresh_counter_reg[0]/C
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  age_calc_inst/display_age/refresh_counter_reg[0]/Q
                         net (fo=26, routed)          0.197     0.338    age_calc_inst/display_age/refresh_counter_reg_n_0_[0]
    SLICE_X44Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  age_calc_inst/display_age/refresh_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.383    age_calc_inst/display_age/p_1_in[0]
    SLICE_X44Y66         FDRE                                         r  age_calc_inst/display_age/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            age_calc_inst/display_age/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE                         0.000     0.000 r  age_calc_inst/display_age/refresh_counter_reg[2]/C
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  age_calc_inst/display_age/refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.185     0.349    age_calc_inst/display_age/p_0_in0
    SLICE_X42Y64         LUT4 (Prop_lut4_I2_O)        0.043     0.392 r  age_calc_inst/display_age/refresh_counter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.392    age_calc_inst/display_age/p_1_in[3]
    SLICE_X42Y64         FDRE                                         r  age_calc_inst/display_age/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/display_age/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            age_calc_inst/display_age/refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE                         0.000     0.000 r  age_calc_inst/display_age/refresh_counter_reg[2]/C
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  age_calc_inst/display_age/refresh_counter_reg[2]/Q
                         net (fo=5, routed)           0.185     0.349    age_calc_inst/display_age/p_0_in0
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.394 r  age_calc_inst/display_age/refresh_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.394    age_calc_inst/display_age/p_1_in[2]
    SLICE_X42Y64         FDRE                                         r  age_calc_inst/display_age/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/result_display/refresh_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.250ns (59.774%)  route 0.168ns (40.226%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 r  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.168     0.376    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.042     0.418 r  logic_calc_inst/result_display/refresh_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.418    logic_calc_inst/result_display/p_0_in[1]
    SLICE_X39Y54         FDRE                                         r  logic_calc_inst/result_display/refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/result_display/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.253ns (60.061%)  route 0.168ns (39.939%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 f  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.168     0.376    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.045     0.421 r  logic_calc_inst/result_display/refresh_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.421    logic_calc_inst/result_display/p_0_in[0]
    SLICE_X39Y54         FDRE                                         r  logic_calc_inst/result_display/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.310ns  (logic 8.044ns (26.539%)  route 22.266ns (73.461%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 r  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           1.349    27.065    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I3_O)        0.152    27.217 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.458    27.674    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[4]_inst_i_8_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.326    28.000 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.290    28.290    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124    28.414 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.467    31.881    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    35.401 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.401    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.283ns  (logic 7.805ns (25.772%)  route 22.479ns (74.228%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 r  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           0.741    26.457    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.581 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.830    27.412    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[0]_inst_i_6_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I2_O)        0.124    27.536 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.957    28.492    main_inst/seg_calc[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.124    28.616 r  main_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.247    31.864    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    35.375 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.375    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.233ns  (logic 7.825ns (25.884%)  route 22.408ns (74.116%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 f  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 f  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 f  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 f  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 f  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           1.003    26.719    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124    26.843 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.645    27.488    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124    27.612 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.405    28.018    main_inst/seg_calc[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.124    28.142 r  main_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.651    31.793    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    35.324 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.324    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.076ns  (logic 7.823ns (26.011%)  route 22.253ns (73.989%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 r  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           0.641    26.357    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.481 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.591    27.073    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[1]_inst_i_7_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.124    27.197 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.934    28.131    main_inst/seg_calc[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    28.255 r  main_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.384    31.639    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    35.168 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.168    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.843ns  (logic 7.798ns (26.131%)  route 22.045ns (73.869%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 r  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           0.969    26.685    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124    26.809 f  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.808    27.617    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[5]_inst_i_12_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124    27.741 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.161    27.903    main_inst/seg[5]_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I2_O)        0.124    28.027 r  main_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.404    31.430    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    34.935 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.935    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.837ns  (logic 7.830ns (26.241%)  route 22.007ns (73.759%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 r  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           1.349    27.065    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I3_O)        0.124    27.189 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.306    27.495    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[3]_inst_i_7_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    27.619 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.577    28.196    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.124    28.320 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.073    31.393    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    34.928 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.928    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_calc_inst/bDot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.456ns  (logic 7.705ns (27.077%)  route 20.751ns (72.923%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.570     5.091    basic_calc_inst/clk_IBUF_BUFG
    SLICE_X56Y42         FDRE                                         r  basic_calc_inst/bDot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  basic_calc_inst/bDot_reg[25]/Q
                         net (fo=14, routed)          1.423     7.032    basic_calc_inst/bDot_reg_n_0_[25]
    SLICE_X58Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.184 r  basic_calc_inst/seg_OBUF[2]_inst_i_381/O
                         net (fo=5, routed)           0.802     7.987    basic_calc_inst/seg_OBUF[2]_inst_i_381_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.326     8.313 r  basic_calc_inst/seg_OBUF[2]_inst_i_365/O
                         net (fo=9, routed)           1.236     9.548    basic_calc_inst/seg_OBUF[2]_inst_i_365_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I0_O)        0.152     9.700 r  basic_calc_inst/seg_OBUF[2]_inst_i_371/O
                         net (fo=4, routed)           0.937    10.638    basic_calc_inst/seg_OBUF[2]_inst_i_371_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.332    10.970 r  basic_calc_inst/seg_OBUF[2]_inst_i_355/O
                         net (fo=5, routed)           1.032    12.002    basic_calc_inst/seg_OBUF[2]_inst_i_355_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.126 r  basic_calc_inst/seg_OBUF[2]_inst_i_327/O
                         net (fo=9, routed)           1.052    13.178    basic_calc_inst/seg_OBUF[2]_inst_i_327_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.152    13.330 r  basic_calc_inst/seg_OBUF[2]_inst_i_320/O
                         net (fo=6, routed)           1.213    14.543    basic_calc_inst/seg_OBUF[2]_inst_i_320_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.376    14.919 r  basic_calc_inst/seg_OBUF[2]_inst_i_305/O
                         net (fo=5, routed)           1.279    16.198    basic_calc_inst/seg_OBUF[2]_inst_i_305_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.326    16.524 r  basic_calc_inst/seg_OBUF[2]_inst_i_249/O
                         net (fo=4, routed)           0.892    17.416    basic_calc_inst/seg_OBUF[2]_inst_i_249_n_0
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.153    17.569 r  basic_calc_inst/seg_OBUF[2]_inst_i_252/O
                         net (fo=6, routed)           1.143    18.711    basic_calc_inst/seg_OBUF[2]_inst_i_252_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.331    19.042 r  basic_calc_inst/seg_OBUF[2]_inst_i_202/O
                         net (fo=6, routed)           0.867    19.909    basic_calc_inst/seg_OBUF[2]_inst_i_202_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    20.033 r  basic_calc_inst/seg_OBUF[2]_inst_i_157/O
                         net (fo=4, routed)           1.042    21.076    basic_calc_inst/seg_OBUF[2]_inst_i_157_n_0
    SLICE_X48Y52         LUT4 (Prop_lut4_I1_O)        0.152    21.228 r  basic_calc_inst/seg_OBUF[2]_inst_i_164/O
                         net (fo=3, routed)           1.212    22.440    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_4
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.332    22.772 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106/O
                         net (fo=2, routed)           0.957    23.729    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_106_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    23.853 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59/O
                         net (fo=1, routed)           0.805    24.658    basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.124    24.782 r  basic_calc_inst/display_calc/seg_OBUF[2]_inst_i_28/O
                         net (fo=1, routed)           0.810    25.592    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[6]_inst_i_12_1
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124    25.716 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12/O
                         net (fo=7, routed)           0.785    26.501    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_12_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    26.625 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.162    26.787    basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124    26.911 r  basic_calc_inst/display_calc/bcd_unit_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.101    30.012    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    33.547 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.547    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/bDot_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.955ns  (logic 5.216ns (43.629%)  route 6.739ns (56.371%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.546     5.067    age_calc_inst/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  age_calc_inst/bDot_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  age_calc_inst/bDot_reg[28]/Q
                         net (fo=57, routed)          1.059     6.581    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_89_1[16]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  age_calc_inst/display_age/bcd_unit_inst/i__carry_i_1/O
                         net (fo=2, routed)           0.572     7.278    age_calc_inst/display_age/bcd_unit_inst_n_16
    SLICE_X38Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.873 r  age_calc_inst/display_age/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.873    age_calc_inst/display_age/_inferred__9/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.112 r  age_calc_inst/display_age/_inferred__9/i__carry__0/O[2]
                         net (fo=1, routed)           0.599     8.710    age_calc_inst/display_age/_inferred__9/i__carry__0_n_5
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.301     9.011 r  age_calc_inst/display_age/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.509    13.521    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    17.021 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.021    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/bDot_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.850ns  (logic 5.439ns (45.902%)  route 6.411ns (54.098%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.546     5.067    age_calc_inst/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  age_calc_inst/bDot_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 f  age_calc_inst/bDot_reg[28]/Q
                         net (fo=57, routed)          1.059     6.581    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_89_1[16]
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.705 r  age_calc_inst/display_age/bcd_unit_inst/i__carry_i_1/O
                         net (fo=2, routed)           0.572     7.278    age_calc_inst/display_age/bcd_unit_inst_n_16
    SLICE_X38Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.873 r  age_calc_inst/display_age/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.873    age_calc_inst/display_age/_inferred__9/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.092 r  age_calc_inst/display_age/_inferred__9/i__carry__0/O[0]
                         net (fo=1, routed)           0.838     8.930    age_calc_inst/display_age/_inferred__9/i__carry__0_n_7
    SLICE_X36Y57         LUT4 (Prop_lut4_I1_O)        0.323     9.253 r  age_calc_inst/display_age/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.942    13.195    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    16.917 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.917    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 4.413ns (37.280%)  route 7.424ns (62.720%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.548     5.069    age_calc_inst/clk_IBUF_BUFG
    SLICE_X30Y64         FDSE                                         r  age_calc_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDSE (Prop_fdse_C_Q)         0.518     5.587 r  age_calc_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=63, routed)          3.010     8.597    age_calc_inst/display_age/an_OBUF[3]_inst_i_5
    SLICE_X40Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.721 r  age_calc_inst/display_age/an_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.575     9.295    main_inst/an_age[2]
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.419 r  main_inst/an_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.788    10.207    main_inst/an_OBUF[2]_inst_i_3_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.331 r  main_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.052    13.383    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    16.906 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.906    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_inst/char_map_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    main_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  main_inst/char_map_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_inst/char_map_reg[1][3]/Q
                         net (fo=1, routed)           0.053     1.641    main_inst/char_map_reg[1]_2[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.686 r  main_inst/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.686    main_inst/seg[3]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  main_inst/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/char_map_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    main_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  main_inst/char_map_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_inst/char_map_reg[1][1]/Q
                         net (fo=1, routed)           0.137     1.725    main_inst/char_map_reg[1]_2[1]
    SLICE_X37Y49         LUT5 (Prop_lut5_I0_O)        0.046     1.771 r  main_inst/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    main_inst/seg[1]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  main_inst/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/char_map_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.329%)  route 0.138ns (42.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    main_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  main_inst/char_map_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  main_inst/char_map_reg[0][6]/Q
                         net (fo=1, routed)           0.138     1.727    main_inst/char_map_reg[0]_3[6]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  main_inst/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.772    main_inst/seg[6]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  main_inst/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/char_map_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (57.987%)  route 0.151ns (42.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.562     1.445    main_inst/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  main_inst/char_map_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  main_inst/char_map_reg[0][0]/Q
                         net (fo=1, routed)           0.151     1.761    main_inst/char_map_reg[0]_3[0]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  main_inst/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    main_inst/seg[0]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  main_inst/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/bDot_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.881%)  route 0.187ns (50.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.557     1.440    age_calc_inst/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  age_calc_inst/bDot_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  age_calc_inst/bDot_reg[28]/Q
                         net (fo=57, routed)          0.187     1.768    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_89_1[16]
    SLICE_X30Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]_i_1__0_n_0
    SLICE_X30Y66         LDCE                                         r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/bDot_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.092%)  route 0.256ns (57.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.557     1.440    age_calc_inst/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  age_calc_inst/bDot_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  age_calc_inst/bDot_reg[28]/Q
                         net (fo=57, routed)          0.256     1.837    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_89_1[16]
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.882 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]_i_1__0_n_0
    SLICE_X31Y66         LDCE                                         r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/char_map_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.211ns (44.593%)  route 0.262ns (55.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.562     1.445    main_inst/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  main_inst/char_map_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  main_inst/char_map_reg[3][5]/Q
                         net (fo=1, routed)           0.262     1.871    main_inst/char_map_reg[3]_0[5]
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.047     1.918 r  main_inst/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.918    main_inst/seg[5]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  main_inst/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/char_map_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.227ns (45.223%)  route 0.275ns (54.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.564     1.447    main_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  main_inst/char_map_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  main_inst/char_map_reg[3][4]/Q
                         net (fo=1, routed)           0.275     1.850    main_inst/char_map_reg[3]_0[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.099     1.949 r  main_inst/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.949    main_inst/seg[4]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  main_inst/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_inst/char_map_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.210ns (38.670%)  route 0.333ns (61.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.562     1.445    main_inst/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  main_inst/char_map_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  main_inst/char_map_reg[1][2]/Q
                         net (fo=2, routed)           0.333     1.942    main_inst/char_map_reg[1]_2[2]
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.046     1.988 r  main_inst/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    main_inst/seg[2]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  main_inst/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 age_calc_inst/bDot_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            age_calc_inst/display_age/bcd_unit_inst/Unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.186ns (30.437%)  route 0.425ns (69.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.557     1.440    age_calc_inst/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  age_calc_inst/bDot_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  age_calc_inst/bDot_reg[28]/Q
                         net (fo=57, routed)          0.309     1.890    age_calc_inst/display_age/bcd_unit_inst/seg_OBUF[6]_inst_i_89_1[16]
    SLICE_X31Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.935 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.116     2.051    age_calc_inst/display_age/bcd_unit_inst/Unit_reg[3]_i_1__0_n_0
    SLICE_X31Y66         LDCE                                         r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           552 Endpoints
Min Delay           552 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.689ns (22.263%)  route 5.899ns (77.737%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.136     7.588    main_inst/btnC_counter
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.689ns (22.263%)  route 5.899ns (77.737%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.136     7.588    main_inst/btnC_counter
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.689ns (22.263%)  route 5.899ns (77.737%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.136     7.588    main_inst/btnC_counter
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.588ns  (logic 1.689ns (22.263%)  route 5.899ns (77.737%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.136     7.588    main_inst/btnC_counter
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  main_inst/btnC_counter_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.496ns  (logic 1.689ns (22.536%)  route 5.807ns (77.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.044     7.496    main_inst/btnC_counter
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.496ns  (logic 1.689ns (22.536%)  route 5.807ns (77.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.044     7.496    main_inst/btnC_counter
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.496ns  (logic 1.689ns (22.536%)  route 5.807ns (77.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.044     7.496    main_inst/btnC_counter
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.496ns  (logic 1.689ns (22.536%)  route 5.807ns (77.464%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          1.044     7.496    main_inst/btnC_counter
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  main_inst/btnC_counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.689ns (22.684%)  route 5.758ns (77.316%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          0.995     7.447    main_inst/btnC_counter
    SLICE_X32Y49         FDRE                                         r  main_inst/btnC_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  main_inst/btnC_counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            main_inst/btnC_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.447ns  (logic 1.689ns (22.684%)  route 5.758ns (77.316%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=14, routed)          3.599     5.040    main_inst/btnC_IBUF
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  main_inst/btnC_prev_i_1/O
                         net (fo=36, routed)          1.164     6.328    main_inst/btnC0
    SLICE_X34Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.452 r  main_inst/btnC_counter[0]_i_1/O
                         net (fo=32, routed)          0.995     7.447    main_inst/btnC_counter
    SLICE_X32Y49         FDRE                                         r  main_inst/btnC_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         1.446     4.787    main_inst/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  main_inst/btnC_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/an_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.253ns (52.089%)  route 0.233ns (47.911%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 f  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.233     0.441    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X44Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.486 r  logic_calc_inst/result_display/an[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.486    logic_calc_inst/result_display_n_3
    SLICE_X44Y54         FDSE                                         r  logic_calc_inst/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.959    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  logic_calc_inst/an_reg[3]/C

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/an_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.253ns (51.298%)  route 0.240ns (48.702%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 f  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.240     0.448    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.493 r  logic_calc_inst/result_display/an[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.493    logic_calc_inst/result_display_n_5
    SLICE_X41Y54         FDSE                                         r  logic_calc_inst/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X41Y54         FDSE                                         r  logic_calc_inst/an_reg[1]/C

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/an_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.294ns (56.529%)  route 0.226ns (43.471%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[1]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  logic_calc_inst/result_display/refresh_counter_reg[1]/Q
                         net (fo=6, routed)           0.226     0.421    logic_calc_inst/result_display/refresh_counter[1]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.099     0.520 r  logic_calc_inst/result_display/an[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.520    logic_calc_inst/result_display_n_6
    SLICE_X41Y54         FDSE                                         r  logic_calc_inst/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X41Y54         FDSE                                         r  logic_calc_inst/an_reg[0]/C

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/an_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.253ns (43.757%)  route 0.325ns (56.243%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 r  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.325     0.533    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.578 r  logic_calc_inst/result_display/an[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.578    logic_calc_inst/result_display_n_4
    SLICE_X41Y54         FDSE                                         r  logic_calc_inst/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X41Y54         FDSE                                         r  logic_calc_inst/an_reg[2]/C

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.298ns (28.671%)  route 0.741ns (71.329%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 r  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.342     0.550    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.595 r  logic_calc_inst/result_display/seg[5]_i_3/O
                         net (fo=2, routed)           0.280     0.875    logic_calc_inst/result_display/seg_display[5]
    SLICE_X47Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.920 r  logic_calc_inst/result_display/seg[5]_i_1__0/O
                         net (fo=1, routed)           0.120     1.039    logic_calc_inst/result_display_n_0
    SLICE_X47Y56         FDSE                                         r  logic_calc_inst/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.959    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X47Y56         FDSE                                         r  logic_calc_inst/seg_reg[5]/C

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.343ns (29.345%)  route 0.826ns (70.655%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 r  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.342     0.550    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.595 r  logic_calc_inst/result_display/seg[5]_i_3/O
                         net (fo=2, routed)           0.280     0.875    logic_calc_inst/result_display/seg_display[5]
    SLICE_X47Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.920 r  logic_calc_inst/result_display/seg[4]_i_2/O
                         net (fo=2, routed)           0.204     1.124    logic_calc_inst/result_display/seg[4]_i_2_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.169 r  logic_calc_inst/result_display/seg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.169    logic_calc_inst/result_display_n_1
    SLICE_X46Y57         FDSE                                         r  logic_calc_inst/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X46Y57         FDSE                                         r  logic_calc_inst/seg_reg[4]/C

Slack:                    inf
  Source:                 logic_calc_inst/result_display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_calc_inst/seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.343ns (29.320%)  route 0.827ns (70.680%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE                         0.000     0.000 r  logic_calc_inst/result_display/refresh_counter_reg[0]/C
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.208     0.208 r  logic_calc_inst/result_display/refresh_counter_reg[0]/Q
                         net (fo=7, routed)           0.342     0.550    logic_calc_inst/result_display/refresh_counter[0]
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.595 r  logic_calc_inst/result_display/seg[5]_i_3/O
                         net (fo=2, routed)           0.280     0.875    logic_calc_inst/result_display/seg_display[5]
    SLICE_X47Y56         LUT4 (Prop_lut4_I0_O)        0.045     0.920 r  logic_calc_inst/result_display/seg[4]_i_2/O
                         net (fo=2, routed)           0.205     1.125    logic_calc_inst/result_display/seg[4]_i_2_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.170 r  logic_calc_inst/result_display/seg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.170    logic_calc_inst/result_display_n_2
    SLICE_X46Y57         FDSE                                         r  logic_calc_inst/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.831     1.958    logic_calc_inst/clk_IBUF_BUFG
    SLICE_X46Y57         FDSE                                         r  logic_calc_inst/seg_reg[3]/C

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            age_calc_inst/display_age/index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.387ns (31.554%)  route 0.839ns (68.446%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G
    SLICE_X31Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/Q
                         net (fo=52, routed)          0.406     0.564    age_calc_inst/display_age/bcd_unit_inst/Unit[2]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.051     0.615 r  age_calc_inst/display_age/bcd_unit_inst/index0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.615    age_calc_inst/display_age/bcd_unit_inst_n_38
    SLICE_X40Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.709 r  age_calc_inst/display_age/index0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.709    age_calc_inst/display_age/index0_carry__1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.748 r  age_calc_inst/display_age/index0_carry__2/CO[3]
                         net (fo=1, routed)           0.280     1.029    age_calc_inst/display_age/bcd_unit_inst/CO[0]
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.074 r  age_calc_inst/display_age/bcd_unit_inst/index[3]_i_1__0/O
                         net (fo=4, routed)           0.153     1.226    age_calc_inst/display_age/bcd_unit_inst_n_0
    SLICE_X36Y59         FDRE                                         r  age_calc_inst/display_age/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.828     1.956    age_calc_inst/display_age/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  age_calc_inst/display_age/index_reg[0]/C

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            age_calc_inst/display_age/index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.387ns (31.554%)  route 0.839ns (68.446%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G
    SLICE_X31Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/Q
                         net (fo=52, routed)          0.406     0.564    age_calc_inst/display_age/bcd_unit_inst/Unit[2]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.051     0.615 r  age_calc_inst/display_age/bcd_unit_inst/index0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.615    age_calc_inst/display_age/bcd_unit_inst_n_38
    SLICE_X40Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.709 r  age_calc_inst/display_age/index0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.709    age_calc_inst/display_age/index0_carry__1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.748 r  age_calc_inst/display_age/index0_carry__2/CO[3]
                         net (fo=1, routed)           0.280     1.029    age_calc_inst/display_age/bcd_unit_inst/CO[0]
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.074 r  age_calc_inst/display_age/bcd_unit_inst/index[3]_i_1__0/O
                         net (fo=4, routed)           0.153     1.226    age_calc_inst/display_age/bcd_unit_inst_n_0
    SLICE_X36Y59         FDRE                                         r  age_calc_inst/display_age/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.828     1.956    age_calc_inst/display_age/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  age_calc_inst/display_age/index_reg[1]/C

Slack:                    inf
  Source:                 age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            age_calc_inst/display_age/index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.387ns (31.554%)  route 0.839ns (68.446%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         LDCE                         0.000     0.000 r  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G
    SLICE_X31Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/Q
                         net (fo=52, routed)          0.406     0.564    age_calc_inst/display_age/bcd_unit_inst/Unit[2]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.051     0.615 r  age_calc_inst/display_age/bcd_unit_inst/index0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.615    age_calc_inst/display_age/bcd_unit_inst_n_38
    SLICE_X40Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.709 r  age_calc_inst/display_age/index0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.709    age_calc_inst/display_age/index0_carry__1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.748 r  age_calc_inst/display_age/index0_carry__2/CO[3]
                         net (fo=1, routed)           0.280     1.029    age_calc_inst/display_age/bcd_unit_inst/CO[0]
    SLICE_X38Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.074 r  age_calc_inst/display_age/bcd_unit_inst/index[3]_i_1__0/O
                         net (fo=4, routed)           0.153     1.226    age_calc_inst/display_age/bcd_unit_inst_n_0
    SLICE_X36Y59         FDRE                                         r  age_calc_inst/display_age/index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=973, routed)         0.828     1.956    age_calc_inst/display_age/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  age_calc_inst/display_age/index_reg[2]/C





