$date
	Thu Nov 20 21:33:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_program_counter $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_pc [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % next_pc [31:0] $end
$var wire 1 $ reset $end
$var parameter 32 & RESET_ADDR $end
$var reg 32 ' pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000000000000000 &
$end
#0
$dumpvars
bx '
b10000000000000000000000 %
1$
b10000000000000000000000 #
0"
bx !
$end
#5000
b10000000000000000000000 !
b10000000000000000000000 '
1"
#10000
0"
b10000000000000000000100 #
b10000000000000000000100 %
0$
#15000
b10000000000000000000100 !
b10000000000000000000100 '
1"
#20000
0"
b10000000000000000001000 #
b10000000000000000001000 %
#25000
b10000000000000000001000 !
b10000000000000000001000 '
1"
#30000
0"
b10000000000000000001100 #
b10000000000000000001100 %
#35000
b10000000000000000001100 !
b10000000000000000001100 '
1"
#40000
0"
b10000000000000000010000 #
b10000000000000000010000 %
#45000
b10000000000000000010000 !
b10000000000000000010000 '
1"
#50000
0"
1$
#55000
b10000000000000000000000 !
b10000000000000000000000 '
1"
#60000
0"
b10000000000000000010100 #
b10000000000000000010100 %
0$
#65000
b10000000000000000010100 !
b10000000000000000010100 '
1"
#70000
0"
#75000
1"
#80000
0"
