{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539176200965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539176200965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:56:40 2018 " "Processing started: Wed Oct 10 09:56:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539176200965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539176200965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio01 -c exercicio01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio01 -c exercicio01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539176200966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1539176201820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10bhlb-behavioral " "Found design unit 1: reg10bhlb-behavioral" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202805 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10bhlb " "Found entity 1: reg10bhlb" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dbreg " "Found entity 1: dbreg" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2x1-arch " "Found design unit 1: demux2x1-arch" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202896 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2x1 " "Found entity 1: demux2x1" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e2mod-arch " "Found design unit 1: e2mod-arch" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202908 ""} { "Info" "ISGN_ENTITY_NAME" "1 e2mod " "Found entity 1: e2mod" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behavioral " "Found design unit 1: mux_2x1-behavioral" {  } { { "../retry_mux2x1_default/mux_2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202940 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../retry_mux2x1_default/mux_2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/retry_mux2x1_default/mux_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio02-arch " "Found design unit 1: exercicio02-arch" {  } { { "../exercicio02/exercicio02.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202958 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio02 " "Found entity 1: exercicio02" {  } { { "../exercicio02/exercicio02.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02/exercicio02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavior " "Found design unit 1: clk_div-Behavior" {  } { { "../CLK_DIV.VHD" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/CLK_DIV.VHD" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202975 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../CLK_DIV.VHD" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-estrutura " "Found design unit 1: half_adder-estrutura" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202990 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../half_adder_structural/half_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/half_adder_structural/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176202990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176202990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arquitetura " "Found design unit 1: full_adder-arquitetura" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203006 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../full_adder_structural/full_adder.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/full_adder_structural/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/sum10b/sum10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/sum10b/sum10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum10b-arch " "Found design unit 1: sum10b-arch" {  } { { "../sum10b/sum10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203037 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum10b " "Found entity 1: sum10b" {  } { { "../sum10b/sum10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_behavioral-comportamento " "Found design unit 1: dff_behavioral-comportamento" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203056 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_behavioral " "Found entity 1: dff_behavioral" {  } { { "../dff_behavioral/dff_behavioral.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/dff_behavioral/dff_behavioral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg10b-comportamento " "Found design unit 1: reg10b-comportamento" {  } { { "../reg10b_structural/reg10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203072 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg10b " "Found entity 1: reg10b" {  } { { "../reg10b_structural/reg10b.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/mux2x1x10_structural/mux2x1x10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/mux2x1x10_structural/mux2x1x10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1x10-arch " "Found design unit 1: Mux2x1x10-arch" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203089 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1x10 " "Found entity 1: Mux2x1x10" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/design_of_digital_circuits/sub1_structural/sub1_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/design_of_digital_circuits/sub1_structural/sub1_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub1_structural-arch " "Found design unit 1: Sub1_structural-arch" {  } { { "../Sub1_structural/Sub1_structural.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub1_structural " "Found entity 1: Sub1_structural" {  } { { "../Sub1_structural/Sub1_structural.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exercicio01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exercicio01 " "Found entity 1: exercicio01" {  } { { "exercicio01.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539176203147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539176203147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio01 " "Elaborating entity \"exercicio01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539176203289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10b reg10b:inst4 " "Elaborating entity \"reg10b\" for hierarchy \"reg10b:inst4\"" {  } { { "exercicio01.bdf" "inst4" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { -72 896 1008 80 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_behavioral reg10b:inst4\|dff_behavioral:ff9 " "Elaborating entity \"dff_behavioral\" for hierarchy \"reg10b:inst4\|dff_behavioral:ff9\"" {  } { { "../reg10b_structural/reg10b.vhd" "ff9" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_structural/reg10b.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst7 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst7\"" {  } { { "exercicio01.bdf" "inst7" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { 392 -408 -200 568 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1x10 Mux2x1x10:inst2 " "Elaborating entity \"Mux2x1x10\" for hierarchy \"Mux2x1x10:inst2\"" {  } { { "exercicio01.bdf" "inst2" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { 48 640 792 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_e0 Mux2x1x10.vhd(16) " "Verilog HDL or VHDL warning at Mux2x1x10.vhd(16): object \"s_e0\" assigned a value but never read" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539176203405 "|exercicio01|Mux2x1x10:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_e1 Mux2x1x10.vhd(16) " "Verilog HDL or VHDL warning at Mux2x1x10.vhd(16): object \"s_e1\" assigned a value but never read" {  } { { "../Mux2x1x10_structural/Mux2x1x10.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Mux2x1x10_structural/Mux2x1x10.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1539176203405 "|exercicio01|Mux2x1x10:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub1_structural Sub1_structural:inst17 " "Elaborating entity \"Sub1_structural\" for hierarchy \"Sub1_structural:inst17\"" {  } { { "exercicio01.bdf" "inst17" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { -56 424 576 24 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum10b Sub1_structural:inst17\|sum10b:sum " "Elaborating entity \"sum10b\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\"" {  } { { "../Sub1_structural/Sub1_structural.vhd" "sum" { Text "C:/Users/User/Desktop/design_of_digital_circuits/Sub1_structural/Sub1_structural.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder Sub1_structural:inst17\|sum10b:sum\|half_adder:ha_0 " "Elaborating entity \"half_adder\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\|half_adder:ha_0\"" {  } { { "../sum10b/sum10b.vhd" "ha_0" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Sub1_structural:inst17\|sum10b:sum\|full_adder:fa_1 " "Elaborating entity \"full_adder\" for hierarchy \"Sub1_structural:inst17\|sum10b:sum\|full_adder:fa_1\"" {  } { { "../sum10b/sum10b.vhd" "fa_1" { Text "C:/Users/User/Desktop/design_of_digital_circuits/sum10b/sum10b.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbreg dbreg:inst1 " "Elaborating entity \"dbreg\" for hierarchy \"dbreg:inst1\"" {  } { { "exercicio01.bdf" "inst1" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/exercicio01_beta/exercicio01.bdf" { { 40 392 528 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203441 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s " "Converted elements in bus name \"s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[9\] s9 " "Converted element name(s) from \"s\[9\]\" to \"s9\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -192 872 912 -176 "s\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[8\] s8 " "Converted element name(s) from \"s\[8\]\" to \"s8\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -176 872 912 -160 "s\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[7\] s7 " "Converted element name(s) from \"s\[7\]\" to \"s7\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -160 872 912 -144 "s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[6\] s6 " "Converted element name(s) from \"s\[6\]\" to \"s6\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -144 872 912 -128 "s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[5\] s5 " "Converted element name(s) from \"s\[5\]\" to \"s5\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -128 872 912 -112 "s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[4\] s4 " "Converted element name(s) from \"s\[4\]\" to \"s4\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -112 872 912 -96 "s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[3\] s3 " "Converted element name(s) from \"s\[3\]\" to \"s3\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -96 872 912 -80 "s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[2\] s2 " "Converted element name(s) from \"s\[2\]\" to \"s2\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -80 872 912 -64 "s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[1\] s1 " "Converted element name(s) from \"s\[1\]\" to \"s1\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -64 872 912 -48 "s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[0\] s0 " "Converted element name(s) from \"s\[0\]\" to \"s0\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -48 872 912 -32 "s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[9..0\] s9..0 " "Converted element name(s) from \"s\[9..0\]\" to \"s9..0\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -112 824 855 -96 "s\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203443 ""}  } { { "../double_reg_key_pushb/dbreg.bdf" "" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -192 872 912 -176 "s\[9\]" "" } { -176 872 912 -160 "s\[8\]" "" } { -160 872 912 -144 "s\[7\]" "" } { -144 872 912 -128 "s\[6\]" "" } { -128 872 912 -112 "s\[5\]" "" } { -112 872 912 -96 "s\[4\]" "" } { -96 872 912 -80 "s\[3\]" "" } { -80 872 912 -64 "s\[2\]" "" } { -64 872 912 -48 "s\[1\]" "" } { -48 872 912 -32 "s\[0\]" "" } { -112 824 855 -96 "s\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1539176203443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10bhlb dbreg:inst1\|reg10bhlb:inst6 " "Elaborating entity \"reg10bhlb\" for hierarchy \"dbreg:inst1\|reg10bhlb:inst6\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "inst6" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { -176 456 608 -64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203448 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s reg10bhlb.vhd(12) " "VHDL Process Statement warning at reg10bhlb.vhd(12): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539176203450 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[0\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203450 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[1\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203450 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[2\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203450 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[3\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203450 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[4\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203451 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[5\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203451 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[6\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203451 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[7\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203451 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[8\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203451 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] reg10bhlb.vhd(12) " "Inferred latch for \"s\[9\]\" at reg10bhlb.vhd(12)" {  } { { "../reg10b_clk_level_behavioral/reg10bhlb.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/reg10b_clk_level_behavioral/reg10bhlb.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203451 "|exercicio01|dbreg:inst1|reg10bhlb:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2x1 dbreg:inst1\|demux2x1:inst2 " "Elaborating entity \"demux2x1\" for hierarchy \"dbreg:inst1\|demux2x1:inst2\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "inst2" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { 24 360 440 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203454 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] demux2x1.vhd(13) " "Inferred latch for \"s1\[0\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203455 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] demux2x1.vhd(13) " "Inferred latch for \"s1\[1\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203455 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] demux2x1.vhd(13) " "Inferred latch for \"s1\[2\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] demux2x1.vhd(13) " "Inferred latch for \"s1\[3\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] demux2x1.vhd(13) " "Inferred latch for \"s1\[4\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[5\] demux2x1.vhd(13) " "Inferred latch for \"s1\[5\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[6\] demux2x1.vhd(13) " "Inferred latch for \"s1\[6\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[7\] demux2x1.vhd(13) " "Inferred latch for \"s1\[7\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[8\] demux2x1.vhd(13) " "Inferred latch for \"s1\[8\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[9\] demux2x1.vhd(13) " "Inferred latch for \"s1\[9\]\" at demux2x1.vhd(13)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203456 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[0\] demux2x1.vhd(12) " "Inferred latch for \"s0\[0\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[1\] demux2x1.vhd(12) " "Inferred latch for \"s0\[1\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[2\] demux2x1.vhd(12) " "Inferred latch for \"s0\[2\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[3\] demux2x1.vhd(12) " "Inferred latch for \"s0\[3\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[4\] demux2x1.vhd(12) " "Inferred latch for \"s0\[4\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[5\] demux2x1.vhd(12) " "Inferred latch for \"s0\[5\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[6\] demux2x1.vhd(12) " "Inferred latch for \"s0\[6\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203457 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[7\] demux2x1.vhd(12) " "Inferred latch for \"s0\[7\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203458 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[8\] demux2x1.vhd(12) " "Inferred latch for \"s0\[8\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203458 "|exercicio01|demux2x1:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0\[9\] demux2x1.vhd(12) " "Inferred latch for \"s0\[9\]\" at demux2x1.vhd(12)" {  } { { "../demux1x2_behavioral/demux2x1.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/demux1x2_behavioral/demux2x1.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203458 "|exercicio01|demux2x1:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e2mod dbreg:inst1\|e2mod:inst " "Elaborating entity \"e2mod\" for hierarchy \"dbreg:inst1\|e2mod:inst\"" {  } { { "../double_reg_key_pushb/dbreg.bdf" "inst" { Schematic "C:/Users/User/Desktop/design_of_digital_circuits/double_reg_key_pushb/dbreg.bdf" { { 176 216 376 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539176203460 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s e2mod.vhd(12) " "VHDL Process Statement warning at e2mod.vhd(12): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539176203464 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] e2mod.vhd(12) " "Inferred latch for \"s\[0\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203495 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] e2mod.vhd(12) " "Inferred latch for \"s\[1\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203495 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] e2mod.vhd(12) " "Inferred latch for \"s\[2\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203495 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] e2mod.vhd(12) " "Inferred latch for \"s\[3\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203495 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] e2mod.vhd(12) " "Inferred latch for \"s\[4\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203495 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] e2mod.vhd(12) " "Inferred latch for \"s\[5\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203496 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] e2mod.vhd(12) " "Inferred latch for \"s\[6\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203496 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] e2mod.vhd(12) " "Inferred latch for \"s\[7\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203496 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] e2mod.vhd(12) " "Inferred latch for \"s\[8\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203496 "|exercicio01|e2mod:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] e2mod.vhd(12) " "Inferred latch for \"s\[9\]\" at e2mod.vhd(12)" {  } { { "../exercicio02_mod/e2mod.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/exercicio02_mod/e2mod.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539176203496 "|exercicio01|e2mod:inst13"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539176205697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539176206838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539176206838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539176207904 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539176207904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539176207904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539176207904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539176208060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:56:48 2018 " "Processing ended: Wed Oct 10 09:56:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539176208060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539176208060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539176208060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539176208060 ""}
