Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jun  4 11:57:02 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            7           
TIMING-18  Warning           Missing input or output delay                              15          
TIMING-20  Warning           Non-clocked latch                                          66          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (736)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1353)
---------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (736)
--------------------------------------------------
 There are 736 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.111        0.000                      0                49497        0.025        0.000                      0                49497        8.750        0.000                       0                  8380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.111        0.000                      0                49497        0.025        0.000                      0                49497        8.750        0.000                       0                  8380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.835ns  (logic 5.143ns (27.305%)  route 13.692ns (72.695%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    13.142    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    13.292 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    14.845    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    15.358 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.358    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    15.572 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    15.572    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    15.660 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    16.909    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    17.228 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    17.228    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    17.445 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    18.223    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    18.522 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    19.665    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    20.168    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    20.292 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    20.801    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.925 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    21.769    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    24.092    u_ram/_ram_reg_3072_3327_26_26/D
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435    24.776    u_ram/_ram_reg_3072_3327_26_26/WCLK
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A/CLK
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X30Y53         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.202    u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -24.092    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.835ns  (logic 5.143ns (27.305%)  route 13.692ns (72.695%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    13.142    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    13.292 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    14.845    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    15.358 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.358    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    15.572 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    15.572    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    15.660 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    16.909    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    17.228 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    17.228    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    17.445 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    18.223    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    18.522 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    19.665    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    20.168    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    20.292 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    20.801    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.925 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    21.769    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    24.092    u_ram/_ram_reg_3328_3583_26_26/D
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435    24.776    u_ram/_ram_reg_3328_3583_26_26/WCLK
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A/CLK
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X30Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.202    u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -24.092    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 5.143ns (27.425%)  route 13.610ns (72.575%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    13.142    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    13.292 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    14.845    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    15.358 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.358    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    15.572 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    15.572    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    15.660 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    16.909    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    17.228 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    17.228    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    17.445 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    18.223    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    18.522 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    19.665    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    20.168    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    20.292 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    20.801    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.925 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    21.769    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.116    24.009    u_ram/_ram_reg_2816_3071_26_26/D
    SLICE_X30Y57         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.434    24.775    u_ram/_ram_reg_2816_3071_26_26/WCLK
    SLICE_X30Y57         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A/CLK
                         clock pessimism              0.187    24.962    
                         clock uncertainty           -0.035    24.926    
    SLICE_X30Y57         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.201    u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.201    
                         arrival time                         -24.009    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_0_255_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.696ns  (logic 5.143ns (27.509%)  route 13.553ns (72.491%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    13.142    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    13.292 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    14.845    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    15.358 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.358    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    15.572 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    15.572    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    15.660 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    16.909    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    17.228 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    17.228    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    17.445 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    18.223    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    18.522 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    19.665    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    20.168    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    20.292 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    20.801    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.925 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    21.769    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.059    23.952    u_ram/_ram_reg_0_255_26_26/D
    SLICE_X30Y54         RAMS64E                                      r  u_ram/_ram_reg_0_255_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435    24.776    u_ram/_ram_reg_0_255_26_26/WCLK
    SLICE_X30Y54         RAMS64E                                      r  u_ram/_ram_reg_0_255_26_26/RAMS64E_A/CLK
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X30Y54         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.202    u_ram/_ram_reg_0_255_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -23.952    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_3840_4095_28_28/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.746ns  (logic 5.104ns (27.227%)  route 13.642ns (72.773%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.452    13.260    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.150    13.410 r  u_uart_debug/_ram_reg_0_255_27_27_i_6/O
                         net (fo=192, routed)         1.634    15.044    u_ram/_ram_reg_3840_4095_28_28/A3
    SLICE_X64Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.326    15.370 r  u_ram/_ram_reg_3840_4095_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.370    u_ram/_ram_reg_3840_4095_28_28/OD
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    15.611 r  u_ram/_ram_reg_3840_4095_28_28/F7.B/O
                         net (fo=1, routed)           0.000    15.611    u_ram/_ram_reg_3840_4095_28_28/O0
    SLICE_X64Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    15.709 r  u_ram/_ram_reg_3840_4095_28_28/F8/O
                         net (fo=1, routed)           1.061    16.769    u_ram/_ram_reg_3840_4095_28_28_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.319    17.088 r  u_ram/qout_r[28]_i_9/O
                         net (fo=2, routed)           0.000    17.088    u_ram/qout_r[28]_i_9_n_1
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    17.305 r  u_ram/acc1_i_415/O
                         net (fo=1, routed)           0.000    17.305    u_ram/acc1_i_415_n_1
    SLICE_X57Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    17.399 r  u_ram/acc1_i_189/O
                         net (fo=1, routed)           1.071    18.471    u_tinyriscv/u_id_ex/inst_ff/acc1__1_36
    SLICE_X40Y100        LUT5 (Prop_lut5_I3_O)        0.316    18.787 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_49/O
                         net (fo=1, routed)           0.695    19.481    u_tinyriscv/u_id_ex/inst_ff/acc1_i_49_n_1
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.124    19.605 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_6/O
                         net (fo=7, routed)           0.996    20.601    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X20Y104        LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_9/O
                         net (fo=2, routed)           0.416    21.141    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_9_n_1
    SLICE_X21Y104        LUT6 (Prop_lut6_I1_O)        0.124    21.265 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_28_28_i_2/O
                         net (fo=7, routed)           1.248    22.513    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[28]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.637 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_28_28_i_1/O
                         net (fo=64, routed)          1.365    24.002    u_ram/_ram_reg_3840_4095_28_28/D
    SLICE_X64Y89         RAMS64E                                      r  u_ram/_ram_reg_3840_4095_28_28/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.507    24.848    u_ram/_ram_reg_3840_4095_28_28/WCLK
    SLICE_X64Y89         RAMS64E                                      r  u_ram/_ram_reg_3840_4095_28_28/RAMS64E_A/CLK
                         clock pessimism              0.187    25.035    
                         clock uncertainty           -0.035    24.999    
    SLICE_X64Y89         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.274    u_ram/_ram_reg_3840_4095_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.274    
                         arrival time                         -24.002    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2304_2559_28_28/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.708ns  (logic 5.104ns (27.283%)  route 13.604ns (72.717%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.452    13.260    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.150    13.410 r  u_uart_debug/_ram_reg_0_255_27_27_i_6/O
                         net (fo=192, routed)         1.634    15.044    u_ram/_ram_reg_3840_4095_28_28/A3
    SLICE_X64Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.326    15.370 r  u_ram/_ram_reg_3840_4095_28_28/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.370    u_ram/_ram_reg_3840_4095_28_28/OD
    SLICE_X64Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    15.611 r  u_ram/_ram_reg_3840_4095_28_28/F7.B/O
                         net (fo=1, routed)           0.000    15.611    u_ram/_ram_reg_3840_4095_28_28/O0
    SLICE_X64Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    15.709 r  u_ram/_ram_reg_3840_4095_28_28/F8/O
                         net (fo=1, routed)           1.061    16.769    u_ram/_ram_reg_3840_4095_28_28_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I0_O)        0.319    17.088 r  u_ram/qout_r[28]_i_9/O
                         net (fo=2, routed)           0.000    17.088    u_ram/qout_r[28]_i_9_n_1
    SLICE_X57Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    17.305 r  u_ram/acc1_i_415/O
                         net (fo=1, routed)           0.000    17.305    u_ram/acc1_i_415_n_1
    SLICE_X57Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    17.399 r  u_ram/acc1_i_189/O
                         net (fo=1, routed)           1.071    18.471    u_tinyriscv/u_id_ex/inst_ff/acc1__1_36
    SLICE_X40Y100        LUT5 (Prop_lut5_I3_O)        0.316    18.787 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_49/O
                         net (fo=1, routed)           0.695    19.481    u_tinyriscv/u_id_ex/inst_ff/acc1_i_49_n_1
    SLICE_X35Y100        LUT5 (Prop_lut5_I3_O)        0.124    19.605 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_6/O
                         net (fo=7, routed)           0.996    20.601    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[12]
    SLICE_X20Y104        LUT3 (Prop_lut3_I2_O)        0.124    20.725 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_9/O
                         net (fo=2, routed)           0.416    21.141    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_9_n_1
    SLICE_X21Y104        LUT6 (Prop_lut6_I1_O)        0.124    21.265 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_28_28_i_2/O
                         net (fo=7, routed)           1.248    22.513    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[28]
    SLICE_X48Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.637 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_28_28_i_1/O
                         net (fo=64, routed)          1.326    23.964    u_ram/_ram_reg_2304_2559_28_28/D
    SLICE_X60Y92         RAMS64E                                      r  u_ram/_ram_reg_2304_2559_28_28/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.507    24.848    u_ram/_ram_reg_2304_2559_28_28/WCLK
    SLICE_X60Y92         RAMS64E                                      r  u_ram/_ram_reg_2304_2559_28_28/RAMS64E_A/CLK
                         clock pessimism              0.187    25.035    
                         clock uncertainty           -0.035    24.999    
    SLICE_X60Y92         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.274    u_ram/_ram_reg_2304_2559_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.274    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_1024_1279_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.608ns  (logic 4.569ns (24.554%)  route 14.039ns (75.446%))
  Logic Levels:           22  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.864    10.461    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X23Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11/O
                         net (fo=42, routed)          1.256    11.840    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11_n_1
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.964 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_27/O
                         net (fo=11, routed)          1.328    13.292    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X11Y71         LUT3 (Prop_lut3_I0_O)        0.118    13.410 r  u_uart_debug/_rom_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         2.015    15.425    u_rom/_rom_reg_1536_1791_0_0/A0
    SLICE_X14Y51         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    15.751 r  u_rom/_rom_reg_1536_1791_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.751    u_rom/_rom_reg_1536_1791_0_0/OD
    SLICE_X14Y51         MUXF7 (Prop_muxf7_I0_O)      0.241    15.992 r  u_rom/_rom_reg_1536_1791_0_0/F7.B/O
                         net (fo=1, routed)           0.000    15.992    u_rom/_rom_reg_1536_1791_0_0/O0
    SLICE_X14Y51         MUXF8 (Prop_muxf8_I0_O)      0.098    16.090 r  u_rom/_rom_reg_1536_1791_0_0/F8/O
                         net (fo=1, routed)           1.391    17.481    u_rom/_rom_reg_1536_1791_0_0_n_1
    SLICE_X15Y69         LUT6 (Prop_lut6_I1_O)        0.319    17.800 r  u_rom/acc1_i_652/O
                         net (fo=1, routed)           0.799    18.599    u_rom/acc1_i_652_n_1
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124    18.723 r  u_rom/acc1_i_373/O
                         net (fo=2, routed)           1.224    19.947    u_tinyriscv/u_id_ex/inst_ff/data_o0[0]
    SLICE_X31Y98         LUT6 (Prop_lut6_I5_O)        0.124    20.071 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_152/O
                         net (fo=1, routed)           0.412    20.483    u_tinyriscv/u_id_ex/inst_ff/acc1_i_152_n_1
    SLICE_X32Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.607 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_34/O
                         net (fo=10, routed)          0.197    20.804    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.124    20.928 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=6, routed)           0.651    21.579    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[0]
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.703 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_1/O
                         net (fo=64, routed)          2.161    23.864    u_rom/_rom_reg_1024_1279_0_0/D
    SLICE_X14Y55         RAMS64E                                      r  u_rom/_rom_reg_1024_1279_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.440    24.781    u_rom/_rom_reg_1024_1279_0_0/WCLK
    SLICE_X14Y55         RAMS64E                                      r  u_rom/_rom_reg_1024_1279_0_0/RAMS64E_A/CLK
                         clock pessimism              0.187    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X14Y55         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.207    u_rom/_rom_reg_1024_1279_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -23.864    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_2048_2303_24_24/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.604ns  (logic 4.760ns (25.586%)  route 13.844ns (74.414%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 24.785 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.864    10.461    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X23Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11/O
                         net (fo=42, routed)          1.256    11.840    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11_n_1
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.964 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_27/O
                         net (fo=11, routed)          0.778    12.743    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.867 r  u_uart_debug/_rom_reg_0_255_24_24_i_9/O
                         net (fo=192, routed)         1.931    14.797    u_rom/_rom_reg_2560_2815_24_24/A0
    SLICE_X10Y114        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.921 r  u_rom/_rom_reg_2560_2815_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.921    u_rom/_rom_reg_2560_2815_24_24/OD
    SLICE_X10Y114        MUXF7 (Prop_muxf7_I0_O)      0.241    15.162 r  u_rom/_rom_reg_2560_2815_24_24/F7.B/O
                         net (fo=1, routed)           0.000    15.162    u_rom/_rom_reg_2560_2815_24_24/O0
    SLICE_X10Y114        MUXF8 (Prop_muxf8_I0_O)      0.098    15.260 r  u_rom/_rom_reg_2560_2815_24_24/F8/O
                         net (fo=1, routed)           1.245    16.506    u_rom/_rom_reg_2560_2815_24_24_n_1
    SLICE_X15Y100        LUT6 (Prop_lut6_I1_O)        0.319    16.825 r  u_rom/acc1_i_442/O
                         net (fo=2, routed)           0.000    16.825    u_rom/acc1_i_442_n_1
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    17.037 r  u_rom/acc1_i_212/O
                         net (fo=1, routed)           0.547    17.584    u_tinyriscv/u_id_ex/inst_ff/acc1__1_15
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.299    17.883 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_61/O
                         net (fo=2, routed)           1.442    19.325    u_tinyriscv/u_id_ex/inst_ff/acc1_i_61_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124    19.449 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_10/O
                         net (fo=7, routed)           1.088    20.537    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.661 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_24_24_i_11/O
                         net (fo=1, routed)           0.291    20.953    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_24_24_i_11_n_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.124    21.077 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_24_24_i_10/O
                         net (fo=7, routed)           0.181    21.258    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[24]
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    21.382 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_24_24_i_1/O
                         net (fo=64, routed)          2.478    23.860    u_ram/_ram_reg_2048_2303_24_24/D
    SLICE_X38Y41         RAMS64E                                      r  u_ram/_ram_reg_2048_2303_24_24/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.444    24.785    u_ram/_ram_reg_2048_2303_24_24/WCLK
    SLICE_X38Y41         RAMS64E                                      r  u_ram/_ram_reg_2048_2303_24_24/RAMS64E_A/CLK
                         clock pessimism              0.180    24.965    
                         clock uncertainty           -0.035    24.930    
    SLICE_X38Y41         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.205    u_ram/_ram_reg_2048_2303_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -23.860    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_0_255_24_24/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.585ns  (logic 4.760ns (25.613%)  route 13.825ns (74.387%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 24.786 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.864    10.461    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X23Y107        LUT4 (Prop_lut4_I0_O)        0.124    10.585 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11/O
                         net (fo=42, routed)          1.256    11.840    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11_n_1
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.124    11.964 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_27/O
                         net (fo=11, routed)          0.778    12.743    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X11Y93         LUT3 (Prop_lut3_I0_O)        0.124    12.867 r  u_uart_debug/_rom_reg_0_255_24_24_i_9/O
                         net (fo=192, routed)         1.931    14.797    u_rom/_rom_reg_2560_2815_24_24/A0
    SLICE_X10Y114        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.921 r  u_rom/_rom_reg_2560_2815_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.921    u_rom/_rom_reg_2560_2815_24_24/OD
    SLICE_X10Y114        MUXF7 (Prop_muxf7_I0_O)      0.241    15.162 r  u_rom/_rom_reg_2560_2815_24_24/F7.B/O
                         net (fo=1, routed)           0.000    15.162    u_rom/_rom_reg_2560_2815_24_24/O0
    SLICE_X10Y114        MUXF8 (Prop_muxf8_I0_O)      0.098    15.260 r  u_rom/_rom_reg_2560_2815_24_24/F8/O
                         net (fo=1, routed)           1.245    16.506    u_rom/_rom_reg_2560_2815_24_24_n_1
    SLICE_X15Y100        LUT6 (Prop_lut6_I1_O)        0.319    16.825 r  u_rom/acc1_i_442/O
                         net (fo=2, routed)           0.000    16.825    u_rom/acc1_i_442_n_1
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    17.037 r  u_rom/acc1_i_212/O
                         net (fo=1, routed)           0.547    17.584    u_tinyriscv/u_id_ex/inst_ff/acc1__1_15
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.299    17.883 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_61/O
                         net (fo=2, routed)           1.442    19.325    u_tinyriscv/u_id_ex/inst_ff/acc1_i_61_n_1
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124    19.449 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_10/O
                         net (fo=7, routed)           1.088    20.537    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[8]
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.124    20.661 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_24_24_i_11/O
                         net (fo=1, routed)           0.291    20.953    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_24_24_i_11_n_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.124    21.077 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_24_24_i_10/O
                         net (fo=7, routed)           0.181    21.258    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[24]
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    21.382 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_24_24_i_1/O
                         net (fo=64, routed)          2.459    23.841    u_ram/_ram_reg_0_255_24_24/D
    SLICE_X38Y44         RAMS64E                                      r  u_ram/_ram_reg_0_255_24_24/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.445    24.786    u_ram/_ram_reg_0_255_24_24/WCLK
    SLICE_X38Y44         RAMS64E                                      r  u_ram/_ram_reg_0_255_24_24/RAMS64E_A/CLK
                         clock pessimism              0.180    24.966    
                         clock uncertainty           -0.035    24.931    
    SLICE_X38Y44         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.206    u_ram/_ram_reg_0_255_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.206    
                         arrival time                         -23.841    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.570ns  (logic 5.143ns (27.694%)  route 13.427ns (72.306%))
  Logic Levels:           23  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.735     5.256    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X23Y112        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y112        FDRE (Prop_fdre_C_Q)         0.419     5.675 r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[5]/Q
                         net (fo=9, routed)           0.488     6.163    u_tinyriscv/u_id_ex/op1_ff/ie_op2_o[5]
    SLICE_X22Y112        LUT2 (Prop_lut2_I1_O)        0.299     6.462 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     6.462    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_22_n_1
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.012 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.012    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_9_n_1
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.126    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_10_n_1
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.240    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_14_n_1
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.354    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_10_n_1
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.468    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X22Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.582    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X22Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.807     8.723    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.303     9.026 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_379/O
                         net (fo=2, routed)           0.446     9.473    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X27Y108        LUT6 (Prop_lut6_I5_O)        0.124     9.597 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_157/O
                         net (fo=65, routed)          0.819    10.416    u_tinyriscv/u_id_ex/inst_ff/mem_addr_reg[29]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          1.143    11.683    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    13.142    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    13.292 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    14.845    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    15.358 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    15.358    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    15.572 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    15.572    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    15.660 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    16.909    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    17.228 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    17.228    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    17.445 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    18.223    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    18.522 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    19.665    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    19.789 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    20.168    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    20.292 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    20.801    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    20.925 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    21.769    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    21.893 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          1.934    23.827    u_ram/_ram_reg_1792_2047_26_26/D
    SLICE_X34Y51         RAMS64E                                      r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435    24.776    u_ram/_ram_reg_1792_2047_26_26/WCLK
    SLICE_X34Y51         RAMS64E                                      r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/CLK
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X34Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.202    u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -23.827    
  -------------------------------------------------------------------
                         slack                                  0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_mac/final_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/final_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.351ns (72.740%)  route 0.132ns (27.260%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.594     1.477    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_tinyriscv/u_mac/final_count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.749    u_tinyriscv/u_mac/final_count_reg_n_1_[11]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.866 r  u_tinyriscv/u_mac/final_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    u_tinyriscv/u_mac/final_count_reg[12]_i_2_n_1
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  u_tinyriscv/u_mac/final_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_tinyriscv/u_mac/final_count_reg[16]_i_1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  u_tinyriscv/u_mac/final_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    u_tinyriscv/u_mac/data0[17]
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.951     2.079    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[17]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_tinyriscv/u_mac/final_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_mac/final_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/final_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.362ns (73.348%)  route 0.132ns (26.652%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.594     1.477    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_tinyriscv/u_mac/final_count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.749    u_tinyriscv/u_mac/final_count_reg_n_1_[11]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.866 r  u_tinyriscv/u_mac/final_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    u_tinyriscv/u_mac/final_count_reg[12]_i_2_n_1
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  u_tinyriscv/u_mac/final_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_tinyriscv/u_mac/final_count_reg[16]_i_1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  u_tinyriscv/u_mac/final_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.971    u_tinyriscv/u_mac/data0[19]
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.951     2.079    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[19]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_tinyriscv/u_mac/final_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.241%)  route 0.216ns (53.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_tinyriscv/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X37Y121        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]/Q
                         net (fo=6, routed)           0.216     1.873    u_tinyriscv/u_id/if_inst_addr_o[23]
    SLICE_X35Y119        LUT4 (Prop_lut4_I3_O)        0.045     1.918 r  u_tinyriscv/u_id/i_/qout_r[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.918    u_tinyriscv/u_id_ex/op1_jump_ff/id_op1_jump_o[23]
    SLICE_X35Y119        FDRE                                         r  u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.906     2.034    u_tinyriscv/u_id_ex/op1_jump_ff/clk_IBUF_BUFG
    SLICE_X35Y119        FDRE                                         r  u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[23]/C
                         clock pessimism             -0.253     1.780    
    SLICE_X35Y119        FDRE (Hold_fdre_C_D)         0.092     1.872    u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_mac/final_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/final_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.387ns (74.633%)  route 0.132ns (25.367%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.594     1.477    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_tinyriscv/u_mac/final_count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.749    u_tinyriscv/u_mac/final_count_reg_n_1_[11]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.866 r  u_tinyriscv/u_mac/final_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    u_tinyriscv/u_mac/final_count_reg[12]_i_2_n_1
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  u_tinyriscv/u_mac/final_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_tinyriscv/u_mac/final_count_reg[16]_i_1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  u_tinyriscv/u_mac/final_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.996    u_tinyriscv/u_mac/data0[18]
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.951     2.079    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[18]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_tinyriscv/u_mac/final_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_mac/final_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/final_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.387ns (74.633%)  route 0.132ns (25.367%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.594     1.477    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_tinyriscv/u_mac/final_count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.749    u_tinyriscv/u_mac/final_count_reg_n_1_[11]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.866 r  u_tinyriscv/u_mac/final_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    u_tinyriscv/u_mac/final_count_reg[12]_i_2_n_1
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  u_tinyriscv/u_mac/final_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_tinyriscv/u_mac/final_count_reg[16]_i_1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.996 r  u_tinyriscv/u_mac/final_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    u_tinyriscv/u_mac/data0[20]
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.951     2.079    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[20]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    u_tinyriscv/u_mac/final_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_mac/final_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/final_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.390ns (74.779%)  route 0.132ns (25.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.594     1.477    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_tinyriscv/u_mac/final_count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.749    u_tinyriscv/u_mac/final_count_reg_n_1_[11]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.866 r  u_tinyriscv/u_mac/final_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    u_tinyriscv/u_mac/final_count_reg[12]_i_2_n_1
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  u_tinyriscv/u_mac/final_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_tinyriscv/u_mac/final_count_reg[16]_i_1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  u_tinyriscv/u_mac/final_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    u_tinyriscv/u_mac/final_count_reg[20]_i_1_n_1
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  u_tinyriscv/u_mac/final_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    u_tinyriscv/u_mac/data0[21]
    SLICE_X1Y101         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.951     2.079    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[21]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    u_tinyriscv/u_mac/final_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/data0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.282%)  route 0.254ns (57.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.629     1.513    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X37Y124        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y124        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/Q
                         net (fo=5, routed)           0.254     1.908    u_jtag_top/u_jtag_dm/rx/recv_data_reg[33]_0[23]
    SLICE_X35Y123        LUT2 (Prop_lut2_I0_O)        0.045     1.953 r  u_jtag_top/u_jtag_dm/rx/data0[23]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u_jtag_top/u_jtag_dm/rx_n_206
    SLICE_X35Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.901     2.029    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X35Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[23]/C
                         clock pessimism             -0.253     1.775    
    SLICE_X35Y123        FDCE (Hold_fdce_C_D)         0.107     1.882    u_jtag_top/u_jtag_dm/data0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_mac/final_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/final_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.401ns (75.300%)  route 0.132ns (24.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.594     1.477    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_tinyriscv/u_mac/final_count_reg[11]/Q
                         net (fo=3, routed)           0.131     1.749    u_tinyriscv/u_mac/final_count_reg_n_1_[11]
    SLICE_X1Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.866 r  u_tinyriscv/u_mac/final_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    u_tinyriscv/u_mac/final_count_reg[12]_i_2_n_1
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  u_tinyriscv/u_mac/final_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.906    u_tinyriscv/u_mac/final_count_reg[16]_i_1_n_1
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.945 r  u_tinyriscv/u_mac/final_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    u_tinyriscv/u_mac/final_count_reg[20]_i_1_n_1
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  u_tinyriscv/u_mac/final_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    u_tinyriscv/u_mac/data0[23]
    SLICE_X1Y101         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.951     2.079    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  u_tinyriscv/u_mac/final_count_reg[23]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.935    u_tinyriscv/u_mac/final_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.317%)  route 0.247ns (63.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.629     1.513    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X36Y124        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y124        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[31]/Q
                         net (fo=9, routed)           0.247     1.901    u_jtag_top/u_jtag_dm/rx_data[31]
    SLICE_X33Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.903     2.031    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[29]/C
                         clock pessimism             -0.253     1.777    
    SLICE_X33Y122        FDCE (Hold_fdce_C_D)         0.047     1.824    u_jtag_top/u_jtag_dm/dmcontrol_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.641     1.525    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y110        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[30]/Q
                         net (fo=7, routed)           0.255     1.921    u_tinyriscv/u_id_ex/inst_ff/timer_value_reg[31][30]
    SLICE_X39Y108        LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  u_tinyriscv/u_id_ex/inst_ff/spi_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.966    spi_0/spi_data_reg[31]_0[30]
    SLICE_X39Y108        FDRE                                         r  spi_0/spi_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.915     2.043    spi_0/clk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  spi_0/spi_data_reg[30]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X39Y108        FDRE (Hold_fdre_C_D)         0.092     1.881    spi_0/spi_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X7Y125   over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X7Y125   succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y100  gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y105  gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y103  gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y107  gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y104  gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X25Y104  gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X19Y105  gpio_0/gpio_ctrl_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y69   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y69   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y73   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y69   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y69   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           701 Endpoints
Min Delay           701 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.085ns  (logic 4.288ns (17.094%)  route 20.797ns (82.906%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.732     9.095    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X31Y108        LUT4 (Prop_lut4_I1_O)        0.124     9.219 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.975    10.193    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.317 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.597    11.914    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.118    12.032 r  u_uart_debug/_ram_reg_0_255_21_21_i_7/O
                         net (fo=192, routed)         1.581    13.613    u_ram/_ram_reg_3584_3839_23_23/A2
    SLICE_X64Y79         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.435    14.048 r  u_ram/_ram_reg_3584_3839_23_23/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.048    u_ram/_ram_reg_3584_3839_23_23/OC
    SLICE_X64Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    14.295 r  u_ram/_ram_reg_3584_3839_23_23/F7.B/O
                         net (fo=1, routed)           0.000    14.295    u_ram/_ram_reg_3584_3839_23_23/O0
    SLICE_X64Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    14.393 r  u_ram/_ram_reg_3584_3839_23_23/F8/O
                         net (fo=1, routed)           1.305    15.698    u_ram/_ram_reg_3584_3839_23_23_n_1
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.319    16.017 r  u_ram/qout_r[23]_i_9/O
                         net (fo=2, routed)           0.000    16.017    u_ram/qout_r[23]_i_9_n_1
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    16.234 r  u_ram/acc1_i_454/O
                         net (fo=1, routed)           0.000    16.234    u_ram/acc1_i_454_n_1
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    16.328 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           1.093    17.421    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.316    17.737 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.791    18.528    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    18.652 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.546    20.198    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.322 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.116    21.439    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X19Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.563 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.619    24.182    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X11Y121        LUT6 (Prop_lut6_I0_O)        0.124    24.306 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.779    25.085    u_tinyriscv/u_ex/D[31]
    SLICE_X10Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.686ns  (logic 4.238ns (17.166%)  route 20.449ns (82.834%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.821     7.874    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     7.998 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.593     8.591    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X29Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.715 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.297    10.011    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.789    11.924    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.150    12.074 r  u_uart_debug/_ram_reg_0_255_9_9_i_9/O
                         net (fo=192, routed)         1.944    14.018    u_ram/_ram_reg_3328_3583_9_9/A0
    SLICE_X38Y55         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.507    14.525 r  u_ram/_ram_reg_3328_3583_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.525    u_ram/_ram_reg_3328_3583_9_9/OA
    SLICE_X38Y55         MUXF7 (Prop_muxf7_I1_O)      0.214    14.739 r  u_ram/_ram_reg_3328_3583_9_9/F7.A/O
                         net (fo=1, routed)           0.000    14.739    u_ram/_ram_reg_3328_3583_9_9/O1
    SLICE_X38Y55         MUXF8 (Prop_muxf8_I1_O)      0.088    14.827 r  u_ram/_ram_reg_3328_3583_9_9/F8/O
                         net (fo=1, routed)           1.094    15.921    u_ram/_ram_reg_3328_3583_9_9_n_1
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.319    16.240 r  u_ram/acc1_i_572/O
                         net (fo=2, routed)           0.000    16.240    u_ram/acc1_i_572_n_1
    SLICE_X39Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    16.457 r  u_ram/acc1_i_310/O
                         net (fo=1, routed)           0.548    17.005    u_ram/acc1_i_310_n_1
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.299    17.304 r  u_ram/acc1_i_118/O
                         net (fo=1, routed)           1.170    18.474    u_tinyriscv/u_id_ex/inst_ff/acc1__0_26
    SLICE_X15Y82         LUT6 (Prop_lut6_I4_O)        0.124    18.598 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_25/O
                         net (fo=8, routed)           2.756    21.354    u_tinyriscv/u_id_ex/inst_ff/gpio_ctrl_reg[9]
    SLICE_X3Y107         LUT6 (Prop_lut6_I4_O)        0.124    21.478 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[9]_i_10/O
                         net (fo=1, routed)           0.154    21.632    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[9]_i_10_n_1
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.124    21.756 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[9]_i_5/O
                         net (fo=1, routed)           1.723    23.478    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[9]_i_5_n_1
    SLICE_X18Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.602 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[9]_i_1/O
                         net (fo=1, routed)           1.084    24.686    u_tinyriscv/u_ex/D[9]
    SLICE_X10Y120        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.498ns  (logic 4.283ns (17.485%)  route 20.215ns (82.515%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.821     7.874    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     7.998 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.593     8.591    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X29Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.715 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.297    10.011    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.789    11.924    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.150    12.074 r  u_uart_debug/_ram_reg_0_255_9_9_i_9/O
                         net (fo=192, routed)         2.177    14.251    u_ram/_ram_reg_1280_1535_10_10/A0
    SLICE_X42Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.510    14.761 r  u_ram/_ram_reg_1280_1535_10_10/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.761    u_ram/_ram_reg_1280_1535_10_10/OC
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I1_O)      0.247    15.008 r  u_ram/_ram_reg_1280_1535_10_10/F7.B/O
                         net (fo=1, routed)           0.000    15.008    u_ram/_ram_reg_1280_1535_10_10/O0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    15.106 r  u_ram/_ram_reg_1280_1535_10_10/F8/O
                         net (fo=1, routed)           1.159    16.264    u_ram/_ram_reg_1280_1535_10_10_n_1
    SLICE_X43Y70         LUT6 (Prop_lut6_I3_O)        0.319    16.583 r  u_ram/acc1_i_565/O
                         net (fo=1, routed)           0.000    16.583    u_ram/acc1_i_565_n_1
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    16.800 r  u_ram/acc1_i_304/O
                         net (fo=2, routed)           0.567    17.367    u_ram/acc1_i_304_n_1
    SLICE_X43Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.666 r  u_ram/acc1_i_114/O
                         net (fo=1, routed)           1.225    18.891    u_tinyriscv/u_id_ex/inst_ff/acc1__0_29
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.124    19.015 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_24/O
                         net (fo=8, routed)           2.203    21.218    u_tinyriscv/u_id_ex/inst_ff/gpio_ctrl_reg[10]
    SLICE_X9Y118         LUT6 (Prop_lut6_I4_O)        0.124    21.342 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[10]_i_12/O
                         net (fo=1, routed)           0.830    22.172    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[10]_i_12_n_1
    SLICE_X3Y116         LUT5 (Prop_lut5_I0_O)        0.124    22.296 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.991    23.287    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[10]_i_5_n_1
    SLICE_X13Y116        LUT6 (Prop_lut6_I5_O)        0.124    23.411 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[10]_i_1/O
                         net (fo=1, routed)           1.087    24.498    u_tinyriscv/u_ex/D[10]
    SLICE_X12Y120        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.476ns  (logic 4.091ns (16.714%)  route 20.385ns (83.286%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.556     8.919    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X23Y107        LUT4 (Prop_lut4_I2_O)        0.124     9.043 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11/O
                         net (fo=42, routed)          1.256    10.298    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11_n_1
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.124    10.422 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_27/O
                         net (fo=11, routed)          1.415    11.838    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X28Y82         LUT3 (Prop_lut3_I0_O)        0.152    11.990 r  u_uart_debug/_rom_reg_0_255_3_3_i_9/O
                         net (fo=192, routed)         2.231    14.221    u_rom/_rom_reg_512_767_5_5/A0
    SLICE_X34Y62         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    14.547 r  u_rom/_rom_reg_512_767_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.547    u_rom/_rom_reg_512_767_5_5/OD
    SLICE_X34Y62         MUXF7 (Prop_muxf7_I0_O)      0.241    14.788 r  u_rom/_rom_reg_512_767_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.788    u_rom/_rom_reg_512_767_5_5/O0
    SLICE_X34Y62         MUXF8 (Prop_muxf8_I0_O)      0.098    14.886 r  u_rom/_rom_reg_512_767_5_5/F8/O
                         net (fo=1, routed)           0.989    15.875    u_rom/_rom_reg_512_767_5_5_n_1
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.319    16.194 r  u_rom/acc1_i_603/O
                         net (fo=1, routed)           0.000    16.194    u_rom/acc1_i_603_n_1
    SLICE_X35Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    16.406 r  u_rom/acc1_i_336/O
                         net (fo=2, routed)           1.203    17.608    u_tinyriscv/u_id_ex/inst_ff/acc1__0_15
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.299    17.907 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_132/O
                         net (fo=1, routed)           0.475    18.382    u_tinyriscv/u_id_ex/inst_ff/acc1_i_132_n_1
    SLICE_X35Y88         LUT6 (Prop_lut6_I2_O)        0.124    18.506 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_29/O
                         net (fo=8, routed)           3.056    21.562    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[5]
    SLICE_X19Y110        LUT6 (Prop_lut6_I0_O)        0.124    21.686 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_12/O
                         net (fo=1, routed)           0.659    22.344    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_12_n_1
    SLICE_X18Y110        LUT6 (Prop_lut6_I2_O)        0.124    22.468 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_4/O
                         net (fo=1, routed)           1.386    23.854    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_4_n_1
    SLICE_X7Y109         LUT6 (Prop_lut6_I3_O)        0.124    23.978 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.498    24.476    u_tinyriscv/u_ex/D[5]
    SLICE_X3Y109         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.443ns  (logic 4.288ns (17.542%)  route 20.155ns (82.458%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.732     9.095    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X31Y108        LUT4 (Prop_lut4_I1_O)        0.124     9.219 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.975    10.193    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.317 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.597    11.914    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.118    12.032 r  u_uart_debug/_ram_reg_0_255_21_21_i_7/O
                         net (fo=192, routed)         1.581    13.613    u_ram/_ram_reg_3584_3839_23_23/A2
    SLICE_X64Y79         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.435    14.048 r  u_ram/_ram_reg_3584_3839_23_23/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.048    u_ram/_ram_reg_3584_3839_23_23/OC
    SLICE_X64Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    14.295 r  u_ram/_ram_reg_3584_3839_23_23/F7.B/O
                         net (fo=1, routed)           0.000    14.295    u_ram/_ram_reg_3584_3839_23_23/O0
    SLICE_X64Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    14.393 r  u_ram/_ram_reg_3584_3839_23_23/F8/O
                         net (fo=1, routed)           1.305    15.698    u_ram/_ram_reg_3584_3839_23_23_n_1
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.319    16.017 r  u_ram/qout_r[23]_i_9/O
                         net (fo=2, routed)           0.000    16.017    u_ram/qout_r[23]_i_9_n_1
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    16.234 r  u_ram/acc1_i_454/O
                         net (fo=1, routed)           0.000    16.234    u_ram/acc1_i_454_n_1
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    16.328 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           1.093    17.421    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.316    17.737 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.791    18.528    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    18.652 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.546    20.198    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.322 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.116    21.439    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X19Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.563 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.188    23.751    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.124    23.875 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.569    24.443    u_tinyriscv/u_ex/D[27]
    SLICE_X12Y122        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.376ns  (logic 4.288ns (17.590%)  route 20.089ns (82.410%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.732     9.095    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X31Y108        LUT4 (Prop_lut4_I1_O)        0.124     9.219 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.975    10.193    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.317 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.597    11.914    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.118    12.032 r  u_uart_debug/_ram_reg_0_255_21_21_i_7/O
                         net (fo=192, routed)         1.581    13.613    u_ram/_ram_reg_3584_3839_23_23/A2
    SLICE_X64Y79         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.435    14.048 r  u_ram/_ram_reg_3584_3839_23_23/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.048    u_ram/_ram_reg_3584_3839_23_23/OC
    SLICE_X64Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    14.295 r  u_ram/_ram_reg_3584_3839_23_23/F7.B/O
                         net (fo=1, routed)           0.000    14.295    u_ram/_ram_reg_3584_3839_23_23/O0
    SLICE_X64Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    14.393 r  u_ram/_ram_reg_3584_3839_23_23/F8/O
                         net (fo=1, routed)           1.305    15.698    u_ram/_ram_reg_3584_3839_23_23_n_1
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.319    16.017 r  u_ram/qout_r[23]_i_9/O
                         net (fo=2, routed)           0.000    16.017    u_ram/qout_r[23]_i_9_n_1
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    16.234 r  u_ram/acc1_i_454/O
                         net (fo=1, routed)           0.000    16.234    u_ram/acc1_i_454_n_1
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    16.328 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           1.093    17.421    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.316    17.737 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.791    18.528    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    18.652 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.546    20.198    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.322 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.116    21.439    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X19Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.563 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          1.806    23.368    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.884    24.376    u_tinyriscv/u_ex/D[20]
    SLICE_X12Y120        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.335ns  (logic 4.254ns (17.481%)  route 20.081ns (82.519%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.556     8.919    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X23Y107        LUT4 (Prop_lut4_I2_O)        0.124     9.043 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11/O
                         net (fo=42, routed)          1.232    10.274    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_11_n_1
    SLICE_X15Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.398 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.359    11.758    u_uart_debug/_rom_reg_2048_2303_31_31_0
    SLICE_X15Y81         LUT3 (Prop_lut3_I0_O)        0.153    11.911 r  u_uart_debug/_rom_reg_0_255_3_3_i_8/O
                         net (fo=192, routed)         1.822    13.732    u_rom/_rom_reg_1792_2047_4_4/A1
    SLICE_X30Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.520    14.252 r  u_rom/_rom_reg_1792_2047_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.252    u_rom/_rom_reg_1792_2047_4_4/OA
    SLICE_X30Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    14.466 r  u_rom/_rom_reg_1792_2047_4_4/F7.A/O
                         net (fo=1, routed)           0.000    14.466    u_rom/_rom_reg_1792_2047_4_4/O1
    SLICE_X30Y66         MUXF8 (Prop_muxf8_I1_O)      0.088    14.554 r  u_rom/_rom_reg_1792_2047_4_4/F8/O
                         net (fo=1, routed)           1.305    15.860    u_rom/_rom_reg_1792_2047_4_4_n_1
    SLICE_X15Y74         LUT6 (Prop_lut6_I0_O)        0.319    16.179 r  u_rom/acc1_i_613/O
                         net (fo=1, routed)           0.000    16.179    u_rom/acc1_i_613_n_1
    SLICE_X15Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    16.396 r  u_rom/acc1_i_343/O
                         net (fo=2, routed)           1.494    17.889    u_tinyriscv/u_id_ex/inst_ff/acc1__0_12
    SLICE_X37Y92         LUT6 (Prop_lut6_I3_O)        0.299    18.188 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_136/O
                         net (fo=1, routed)           0.452    18.640    u_tinyriscv/u_id_ex/inst_ff/acc1_i_136_n_1
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    18.764 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_30/O
                         net (fo=8, routed)           2.863    21.628    u_tinyriscv/u_id_ex/inst_ff/uart_rx_reg[4]
    SLICE_X16Y110        LUT4 (Prop_lut4_I0_O)        0.124    21.752 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_8/O
                         net (fo=1, routed)           0.996    22.748    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_8_n_1
    SLICE_X17Y110        LUT6 (Prop_lut6_I0_O)        0.124    22.872 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_4/O
                         net (fo=1, routed)           1.339    24.211    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_4_n_1
    SLICE_X3Y110         LUT6 (Prop_lut6_I3_O)        0.124    24.335 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    24.335    u_tinyriscv/u_ex/D[4]
    SLICE_X3Y110         LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.282ns  (logic 4.288ns (17.659%)  route 19.994ns (82.341%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.732     9.095    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X31Y108        LUT4 (Prop_lut4_I1_O)        0.124     9.219 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.975    10.193    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.317 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.597    11.914    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.118    12.032 r  u_uart_debug/_ram_reg_0_255_21_21_i_7/O
                         net (fo=192, routed)         1.581    13.613    u_ram/_ram_reg_3584_3839_23_23/A2
    SLICE_X64Y79         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.435    14.048 r  u_ram/_ram_reg_3584_3839_23_23/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.048    u_ram/_ram_reg_3584_3839_23_23/OC
    SLICE_X64Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    14.295 r  u_ram/_ram_reg_3584_3839_23_23/F7.B/O
                         net (fo=1, routed)           0.000    14.295    u_ram/_ram_reg_3584_3839_23_23/O0
    SLICE_X64Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    14.393 r  u_ram/_ram_reg_3584_3839_23_23/F8/O
                         net (fo=1, routed)           1.305    15.698    u_ram/_ram_reg_3584_3839_23_23_n_1
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.319    16.017 r  u_ram/qout_r[23]_i_9/O
                         net (fo=2, routed)           0.000    16.017    u_ram/qout_r[23]_i_9_n_1
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    16.234 r  u_ram/acc1_i_454/O
                         net (fo=1, routed)           0.000    16.234    u_ram/acc1_i_454_n_1
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    16.328 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           1.093    17.421    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.316    17.737 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.791    18.528    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    18.652 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.546    20.198    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.322 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.116    21.439    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X19Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.563 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          1.997    23.560    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.684 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.598    24.282    u_tinyriscv/u_ex/D[30]
    SLICE_X10Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.192ns  (logic 4.089ns (16.902%)  route 20.103ns (83.098%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.821     7.874    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     7.998 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.593     8.591    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X29Y110        LUT6 (Prop_lut6_I2_O)        0.124     8.715 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.297    10.011    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.789    11.924    u_uart_debug/_ram_reg_2048_2303_31_31
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.150    12.074 r  u_uart_debug/_ram_reg_0_255_9_9_i_9/O
                         net (fo=192, routed)         1.883    13.958    u_ram/_ram_reg_512_767_11_11/A0
    SLICE_X46Y54         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    14.284 r  u_ram/_ram_reg_512_767_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.284    u_ram/_ram_reg_512_767_11_11/OD
    SLICE_X46Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    14.525 r  u_ram/_ram_reg_512_767_11_11/F7.B/O
                         net (fo=1, routed)           0.000    14.525    u_ram/_ram_reg_512_767_11_11/O0
    SLICE_X46Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    14.623 r  u_ram/_ram_reg_512_767_11_11/F8/O
                         net (fo=1, routed)           1.439    16.062    u_ram/_ram_reg_512_767_11_11_n_1
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.319    16.381 r  u_ram/acc1_i_555/O
                         net (fo=1, routed)           0.000    16.381    u_ram/acc1_i_555_n_1
    SLICE_X45Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    16.593 r  u_ram/acc1_i_297/O
                         net (fo=2, routed)           0.613    17.206    u_ram/acc1_i_297_n_1
    SLICE_X43Y74         LUT5 (Prop_lut5_I3_O)        0.299    17.505 r  u_ram/acc1_i_110/O
                         net (fo=1, routed)           1.447    18.952    u_tinyriscv/u_id_ex/inst_ff/acc1__0_32
    SLICE_X15Y95         LUT6 (Prop_lut6_I4_O)        0.124    19.076 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_23/O
                         net (fo=8, routed)           1.840    20.916    u_tinyriscv/u_id_ex/inst_ff/gpio_ctrl_reg[11]
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124    21.040 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[11]_i_11/O
                         net (fo=1, routed)           0.645    21.685    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[11]_i_11_n_1
    SLICE_X4Y109         LUT5 (Prop_lut5_I0_O)        0.124    21.809 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[11]_i_5/O
                         net (fo=1, routed)           1.239    23.049    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[11]_i_5_n_1
    SLICE_X18Y112        LUT6 (Prop_lut6_I5_O)        0.124    23.173 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[11]_i_1/O
                         net (fo=1, routed)           1.020    24.192    u_tinyriscv/u_ex/D[11]
    SLICE_X12Y114        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.181ns  (logic 4.288ns (17.733%)  route 19.893ns (82.267%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          1.186     8.239    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X26Y111        LUT5 (Prop_lut5_I1_O)        0.124     8.363 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=23, routed)          0.732     9.095    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X31Y108        LUT4 (Prop_lut4_I1_O)        0.124     9.219 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.975    10.193    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X35Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.317 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_24/O
                         net (fo=11, routed)          1.597    11.914    u_uart_debug/_ram_reg_2048_2303_31_31_1
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.118    12.032 r  u_uart_debug/_ram_reg_0_255_21_21_i_7/O
                         net (fo=192, routed)         1.581    13.613    u_ram/_ram_reg_3584_3839_23_23/A2
    SLICE_X64Y79         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.435    14.048 r  u_ram/_ram_reg_3584_3839_23_23/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.048    u_ram/_ram_reg_3584_3839_23_23/OC
    SLICE_X64Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    14.295 r  u_ram/_ram_reg_3584_3839_23_23/F7.B/O
                         net (fo=1, routed)           0.000    14.295    u_ram/_ram_reg_3584_3839_23_23/O0
    SLICE_X64Y79         MUXF8 (Prop_muxf8_I0_O)      0.098    14.393 r  u_ram/_ram_reg_3584_3839_23_23/F8/O
                         net (fo=1, routed)           1.305    15.698    u_ram/_ram_reg_3584_3839_23_23_n_1
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.319    16.017 r  u_ram/qout_r[23]_i_9/O
                         net (fo=2, routed)           0.000    16.017    u_ram/qout_r[23]_i_9_n_1
    SLICE_X51Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    16.234 r  u_ram/acc1_i_454/O
                         net (fo=1, routed)           0.000    16.234    u_ram/acc1_i_454_n_1
    SLICE_X51Y86         MUXF8 (Prop_muxf8_I1_O)      0.094    16.328 r  u_ram/acc1_i_221/O
                         net (fo=1, routed)           1.093    17.421    u_tinyriscv/u_id_ex/inst_ff/acc1__1_33
    SLICE_X41Y100        LUT5 (Prop_lut5_I3_O)        0.316    17.737 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_66/O
                         net (fo=2, routed)           0.791    18.528    u_tinyriscv/u_id_ex/inst_ff/acc1_i_66_n_1
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124    18.652 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           1.546    20.198    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X19Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.322 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=5, routed)           1.116    21.439    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X19Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.563 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=13, routed)          2.163    23.726    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.124    23.850 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.331    24.181    u_tinyriscv/u_ex/D[23]
    SLICE_X13Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y126        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[34]/C
    SLICE_X41Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[34]/Q
                         net (fo=2, routed)           0.072     0.213    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[34]
    SLICE_X40Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/C
    SLICE_X40Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/Q
                         net (fo=1, routed)           0.051     0.192    u_jtag_top/u_jtag_driver/dm_resp_data[22]
    SLICE_X41Y125        LUT4 (Prop_lut4_I2_O)        0.045     0.237 r  u_jtag_top/u_jtag_driver/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.237    u_jtag_top/u_jtag_driver/shift_reg[22]_i_1_n_1
    SLICE_X41Y125        FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
    SLICE_X43Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/Q
                         net (fo=1, routed)           0.101     0.242    u_jtag_top/u_jtag_driver/recv_data[35]
    SLICE_X40Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[30]/C
    SLICE_X36Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[30]/Q
                         net (fo=2, routed)           0.115     0.256    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[30]
    SLICE_X39Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[31]/C
    SLICE_X42Y126        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[31]/Q
                         net (fo=1, routed)           0.051     0.215    u_jtag_top/u_jtag_driver/dm_resp_data[31]
    SLICE_X43Y126        LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  u_jtag_top/u_jtag_driver/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.260    u_jtag_top/u_jtag_driver/shift_reg[31]_i_1_n_1
    SLICE_X43Y126        FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.247%)  route 0.124ns (46.753%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[21]/C
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.124     0.265    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[21]
    SLICE_X39Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[33]/C
    SLICE_X43Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[33]/Q
                         net (fo=2, routed)           0.125     0.266    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[33]
    SLICE_X44Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[24]/C
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[24]/Q
                         net (fo=2, routed)           0.126     0.267    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[24]
    SLICE_X40Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
    SLICE_X46Y125        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.120     0.268    u_jtag_top/u_jtag_driver/rx/req_d
    SLICE_X46Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.422%)  route 0.128ns (47.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[3]/C
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[3]/Q
                         net (fo=3, routed)           0.128     0.269    u_jtag_top/u_jtag_driver/in7[2]
    SLICE_X40Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.283ns  (logic 9.917ns (36.348%)  route 17.366ns (63.652%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.931    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.045 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.045    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.358 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/O[3]
                         net (fo=1, routed)           0.732    27.090    u_tinyriscv/u_ex/p_16_in[27]
    SLICE_X7Y106         LUT6 (Prop_lut6_I2_O)        0.306    27.396 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_28/O
                         net (fo=1, routed)           1.577    28.973    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_9_1
    SLICE_X8Y119         LUT5 (Prop_lut5_I3_O)        0.124    29.097 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_20/O
                         net (fo=1, routed)           1.120    30.217    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_20_n_1
    SLICE_X16Y119        LUT6 (Prop_lut6_I5_O)        0.124    30.341 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_9/O
                         net (fo=1, routed)           0.951    31.292    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_9_n_1
    SLICE_X15Y121        LUT4 (Prop_lut4_I0_O)        0.124    31.416 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_4/O
                         net (fo=1, routed)           0.413    31.829    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_4_n_1
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.124    31.953 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.569    32.521    u_tinyriscv/u_ex/D[27]
    SLICE_X12Y122        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.275ns  (logic 9.583ns (35.135%)  route 17.692ns (64.865%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.151 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/O[1]
                         net (fo=1, routed)           1.155    27.307    u_tinyriscv/u_ex/p_16_in[17]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.303    27.610 f  u_tinyriscv/u_ex/reg_wdata_reg[17]_i_20/O
                         net (fo=1, routed)           1.885    29.494    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_4_0
    SLICE_X17Y117        LUT6 (Prop_lut6_I0_O)        0.124    29.618 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_12/O
                         net (fo=1, routed)           0.980    30.599    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_12_n_1
    SLICE_X17Y118        LUT5 (Prop_lut5_I1_O)        0.124    30.723 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_4/O
                         net (fo=1, routed)           0.807    31.530    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_4_n_1
    SLICE_X18Y118        LUT6 (Prop_lut6_I4_O)        0.124    31.654 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.859    32.513    u_tinyriscv/u_ex/D[17]
    SLICE_X11Y123        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.958ns  (logic 9.697ns (35.971%)  route 17.261ns (64.029%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.931    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.265 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/O[1]
                         net (fo=1, routed)           1.169    27.434    u_tinyriscv/u_ex/p_16_in[21]
    SLICE_X7Y101         LUT6 (Prop_lut6_I2_O)        0.303    27.737 f  u_tinyriscv/u_ex/reg_wdata_reg[21]_i_16/O
                         net (fo=1, routed)           1.472    29.209    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_4_2
    SLICE_X11Y118        LUT6 (Prop_lut6_I4_O)        0.124    29.333 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_10/O
                         net (fo=1, routed)           1.170    30.503    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_10_n_1
    SLICE_X10Y121        LUT5 (Prop_lut5_I3_O)        0.124    30.627 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_4/O
                         net (fo=1, routed)           0.840    31.467    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_4_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I5_O)        0.124    31.591 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.605    32.196    u_tinyriscv/u_ex/D[21]
    SLICE_X10Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.905ns  (logic 9.811ns (36.465%)  route 17.094ns (63.535%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.931    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.045 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.045    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.379 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/O[1]
                         net (fo=1, routed)           1.493    27.872    u_tinyriscv/u_ex/p_16_in[25]
    SLICE_X7Y102         LUT6 (Prop_lut6_I2_O)        0.303    28.175 f  u_tinyriscv/u_ex/reg_wdata_reg[25]_i_18/O
                         net (fo=1, routed)           1.263    29.438    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_2_1
    SLICE_X11Y118        LUT6 (Prop_lut6_I0_O)        0.124    29.562 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_6/O
                         net (fo=1, routed)           0.736    30.298    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_6_n_1
    SLICE_X10Y122        LUT5 (Prop_lut5_I1_O)        0.124    30.422 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_2/O
                         net (fo=1, routed)           0.952    31.373    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_2_n_1
    SLICE_X14Y122        LUT6 (Prop_lut6_I0_O)        0.124    31.497 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.646    32.143    u_tinyriscv/u_ex/D[25]
    SLICE_X10Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.580ns  (logic 9.581ns (36.045%)  route 16.999ns (63.955%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.931    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.153 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/O[0]
                         net (fo=1, routed)           0.777    26.930    u_tinyriscv/u_ex/p_16_in[20]
    SLICE_X7Y105         LUT6 (Prop_lut6_I2_O)        0.299    27.229 f  u_tinyriscv/u_ex/reg_wdata_reg[20]_i_17/O
                         net (fo=1, routed)           1.443    28.673    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4_1
    SLICE_X16Y119        LUT6 (Prop_lut6_I0_O)        0.124    28.797 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_10/O
                         net (fo=1, routed)           1.069    29.865    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_10_n_1
    SLICE_X11Y120        LUT6 (Prop_lut6_I4_O)        0.124    29.989 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4/O
                         net (fo=1, routed)           0.821    30.811    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4_n_1
    SLICE_X16Y120        LUT6 (Prop_lut6_I5_O)        0.124    30.935 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.884    31.819    u_tinyriscv/u_ex/D[20]
    SLICE_X12Y120        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.533ns  (logic 9.953ns (37.512%)  route 16.580ns (62.488%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.931    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.045 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.045    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.159 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.159    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22_n_1
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.398 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_50/O[2]
                         net (fo=1, routed)           1.094    27.492    u_tinyriscv/u_ex/p_16_in[30]
    SLICE_X9Y112         LUT6 (Prop_lut6_I2_O)        0.302    27.794 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_20/O
                         net (fo=1, routed)           0.598    28.392    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_7_2
    SLICE_X9Y120         LUT6 (Prop_lut6_I4_O)        0.124    28.516 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_15/O
                         net (fo=1, routed)           0.738    29.254    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_15_n_1
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124    29.378 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_7/O
                         net (fo=1, routed)           0.819    30.197    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_7_n_1
    SLICE_X13Y121        LUT4 (Prop_lut4_I0_O)        0.124    30.321 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_4/O
                         net (fo=1, routed)           0.728    31.049    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_4_n_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124    31.173 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.598    31.771    u_tinyriscv/u_ex/D[30]
    SLICE_X10Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.365ns  (logic 9.565ns (36.279%)  route 16.800ns (63.721%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.130 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/O[3]
                         net (fo=1, routed)           0.789    26.920    u_tinyriscv/u_ex/p_16_in[19]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.306    27.226 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_31/O
                         net (fo=1, routed)           1.630    28.856    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_6_1
    SLICE_X16Y117        LUT6 (Prop_lut6_I4_O)        0.124    28.980 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_15/O
                         net (fo=1, routed)           0.990    29.970    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_15_n_1
    SLICE_X16Y119        LUT5 (Prop_lut5_I1_O)        0.124    30.094 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_6/O
                         net (fo=1, routed)           0.650    30.744    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_6_n_1
    SLICE_X18Y118        LUT6 (Prop_lut6_I5_O)        0.124    30.868 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.735    31.603    u_tinyriscv/u_ex/D[19]
    SLICE_X15Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.326ns  (logic 10.049ns (38.171%)  route 16.277ns (61.829%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.931 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.931    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41_n_1
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.045 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.045    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.159 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.159    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_22_n_1
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.493 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_50/O[1]
                         net (fo=1, routed)           0.746    27.240    u_tinyriscv/u_ex/p_16_in[29]
    SLICE_X11Y112        LUT6 (Prop_lut6_I2_O)        0.303    27.543 f  u_tinyriscv/u_ex/reg_wdata_reg[29]_i_19/O
                         net (fo=1, routed)           0.829    28.371    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_8_1
    SLICE_X11Y118        LUT5 (Prop_lut5_I3_O)        0.124    28.495 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_15/O
                         net (fo=1, routed)           0.563    29.058    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_15_n_1
    SLICE_X13Y120        LUT6 (Prop_lut6_I5_O)        0.124    29.182 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_8/O
                         net (fo=1, routed)           0.972    30.154    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_8_n_1
    SLICE_X12Y123        LUT4 (Prop_lut4_I0_O)        0.124    30.278 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_4/O
                         net (fo=1, routed)           0.680    30.958    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_4_n_1
    SLICE_X12Y123        LUT6 (Prop_lut6_I5_O)        0.124    31.082 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.482    31.565    u_tinyriscv/u_ex/D[29]
    SLICE_X11Y123        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.229ns  (logic 9.467ns (36.094%)  route 16.762ns (63.906%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.817 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.817    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24_n_1
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.039 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_41/O[0]
                         net (fo=1, routed)           1.082    27.121    u_tinyriscv/u_ex/p_16_in[16]
    SLICE_X7Y100         LUT6 (Prop_lut6_I2_O)        0.299    27.420 f  u_tinyriscv/u_ex/reg_wdata_reg[16]_i_19/O
                         net (fo=1, routed)           1.464    28.885    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_4_0
    SLICE_X16Y114        LUT6 (Prop_lut6_I0_O)        0.124    29.009 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_11/O
                         net (fo=1, routed)           1.094    30.102    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_11_n_1
    SLICE_X13Y115        LUT6 (Prop_lut6_I1_O)        0.124    30.226 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_4/O
                         net (fo=1, routed)           0.573    30.799    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_4_n_1
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124    30.923 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.544    31.467    u_tinyriscv/u_ex/D[16]
    SLICE_X10Y123        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.146ns  (logic 9.353ns (35.772%)  route 16.793ns (64.228%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.717     5.238    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X37Y123        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDRE (Prop_fdre_C_Q)         0.419     5.657 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]/Q
                         net (fo=111, routed)         8.186    13.844    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[31]_0
    SLICE_X13Y106        LUT1 (Prop_lut1_I0_O)        0.299    14.143 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41/O
                         net (fo=1, routed)           0.000    14.143    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_41_n_1
    SLICE_X13Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.391 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_32/O[2]
                         net (fo=1, routed)           0.821    15.211    u_tinyriscv/u_id_ex/inst_ff/reg1_data_invert[30]
    SLICE_X17Y106        LUT5 (Prop_lut5_I1_O)        0.302    15.513 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           0.739    16.253    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    20.104 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    20.106    u_tinyriscv/u_ex/mul_temp_n_107
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.624 r  u_tinyriscv/u_ex/mul_temp__0/P[0]
                         net (fo=1, routed)           0.842    22.465    u_tinyriscv/u_ex/mul_temp__0_n_106
    SLICE_X11Y104        LUT2 (Prop_lut2_I1_O)        0.124    22.589 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31/O
                         net (fo=1, routed)           0.000    22.589    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_31_n_1
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.987 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.987    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_19_n_1
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.321 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/O[1]
                         net (fo=2, routed)           1.415    24.736    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_7
    SLICE_X5Y103         LUT1 (Prop_lut1_I0_O)        0.303    25.039 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42/O
                         net (fo=1, routed)           0.000    25.039    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_42_n_1
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.589 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.589    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_33_n_1
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.703 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.703    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_28_n_1
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.925 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_24/O[0]
                         net (fo=1, routed)           0.819    26.745    u_tinyriscv/u_ex/p_16_in[12]
    SLICE_X3Y105         LUT6 (Prop_lut6_I2_O)        0.299    27.044 f  u_tinyriscv/u_ex/reg_wdata_reg[12]_i_22/O
                         net (fo=1, routed)           1.179    28.223    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_5_1
    SLICE_X1Y115         LUT6 (Prop_lut6_I0_O)        0.124    28.347 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_14/O
                         net (fo=1, routed)           0.154    28.501    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_14_n_1
    SLICE_X1Y115         LUT5 (Prop_lut5_I3_O)        0.124    28.625 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_5/O
                         net (fo=1, routed)           1.554    30.179    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_5_n_1
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.124    30.303 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[12]_i_1/O
                         net (fo=1, routed)           1.081    31.384    u_tinyriscv/u_ex/D[12]
    SLICE_X12Y114        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X25Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.125     1.782    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X27Y124        LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.827    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X27Y124        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mac_config_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.464%)  route 0.181ns (58.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.638     1.522    u_tinyriscv/u_id_ex/is_mac_conf_ff/clk_IBUF_BUFG
    SLICE_X35Y115        FDRE                                         r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDRE (Prop_fdre_C_Q)         0.128     1.650 r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.181     1.830    u_tinyriscv/u_ex/ie_is_mac_config_o
    SLICE_X32Y114        LDCE                                         r  u_tinyriscv/u_ex/mac_config_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.190ns (60.048%)  route 0.126ns (39.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X25Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.126     1.783    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[10]
    SLICE_X27Y124        LUT2 (Prop_lut2_I0_O)        0.049     1.832 r  u_jtag_top/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_jtag_top/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X27Y124        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.189ns (55.302%)  route 0.153ns (44.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.631     1.515    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.153     1.808    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[18]
    SLICE_X32Y124        LUT2 (Prop_lut2_I0_O)        0.048     1.856 r  u_jtag_top/u_jtag_driver/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.856    u_jtag_top/u_jtag_driver/rx/recv_data0_in[20]
    SLICE_X32Y124        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.190ns (54.380%)  route 0.159ns (45.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.630     1.514    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X40Y124        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.159     1.814    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X43Y125        LUT2 (Prop_lut2_I0_O)        0.049     1.863 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     1.863    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X43Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (38.035%)  route 0.230ns (61.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.630     1.514    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X45Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y125        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.230     1.884    u_jtag_top/u_jtag_driver/tx/dm_ack_i
    SLICE_X46Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.192ns (51.057%)  route 0.184ns (48.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.632     1.516    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X25Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.184     1.841    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[12]
    SLICE_X27Y124        LUT2 (Prop_lut2_I0_O)        0.051     1.892 r  u_jtag_top/u_jtag_driver/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.892    u_jtag_top/u_jtag_driver/rx/recv_data0_in[14]
    SLICE_X27Y124        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mreg_wdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.517%)  route 0.235ns (62.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.637     1.521    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X18Y120        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[14]/Q
                         net (fo=14, routed)          0.235     1.896    u_tinyriscv/u_ex/ie_reg1_rdata_o[14]
    SLICE_X16Y116        LDCE                                         r  u_tinyriscv/u_ex/mreg_wdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.192ns (50.268%)  route 0.190ns (49.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.631     1.515    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X32Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.190     1.846    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[4]
    SLICE_X29Y124        LUT2 (Prop_lut2_I0_O)        0.051     1.897 r  u_jtag_top/u_jtag_driver/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u_jtag_top/u_jtag_driver/rx/recv_data0_in[6]
    SLICE_X29Y124        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.223ns (58.346%)  route 0.159ns (41.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.631     1.515    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X26Y124        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y124        FDCE (Prop_fdce_C_Q)         0.128     1.643 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/Q
                         net (fo=1, routed)           0.159     1.802    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[7]
    SLICE_X27Y124        LUT2 (Prop_lut2_I0_O)        0.095     1.897 r  u_jtag_top/u_jtag_driver/rx/recv_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u_jtag_top/u_jtag_driver/rx/recv_data0_in[9]
    SLICE_X27Y124        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         49514 Endpoints
Min Delay         49514 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3072_3327_26_26/D
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3072_3327_26_26/WCLK
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_A/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3072_3327_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3072_3327_26_26/D
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3072_3327_26_26/WCLK
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_B/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3072_3327_26_26/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3072_3327_26_26/D
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3072_3327_26_26/WCLK
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_C/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3072_3327_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3072_3327_26_26/D
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3072_3327_26_26/WCLK
    SLICE_X30Y53         RAMS64E                                      r  u_ram/_ram_reg_3072_3327_26_26/RAMS64E_D/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3328_3583_26_26/D
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3328_3583_26_26/WCLK
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_A/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3328_3583_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3328_3583_26_26/D
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3328_3583_26_26/WCLK
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_B/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3328_3583_26_26/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3328_3583_26_26/D
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3328_3583_26_26/WCLK
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_C/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_3328_3583_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.826ns  (logic 4.244ns (18.593%)  route 18.582ns (81.407%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.199    22.826    u_ram/_ram_reg_3328_3583_26_26/D
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.435     4.776    u_ram/_ram_reg_3328_3583_26_26/WCLK
    SLICE_X30Y55         RAMS64E                                      r  u_ram/_ram_reg_3328_3583_26_26/RAMS64E_D/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.743ns  (logic 4.244ns (18.660%)  route 18.499ns (81.340%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.116    22.743    u_ram/_ram_reg_2816_3071_26_26/D
    SLICE_X30Y57         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.434     4.775    u_ram/_ram_reg_2816_3071_26_26/WCLK
    SLICE_X30Y57         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_26_26/RAMS64E_A/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_ram/_ram_reg_2816_3071_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.743ns  (logic 4.244ns (18.660%)  route 18.499ns (81.340%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1209, routed)        5.477     6.929    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X31Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=11, routed)          0.837     7.890    u_tinyriscv/u_mac/acc1_i_683_1
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  u_tinyriscv/u_mac/_ram_reg_0_255_0_0_i_27/O
                         net (fo=18, routed)          0.800     8.814    u_tinyriscv/u_pc_reg/gpio_ctrl[31]_i_9_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  u_tinyriscv/u_pc_reg/_ram_reg_0_255_0_0_i_44/O
                         net (fo=10, routed)          1.480    10.417    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_30_30_i_9
    SLICE_X35Y89         LUT6 (Prop_lut6_I4_O)        0.124    10.541 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.335    11.876    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X35Y70         LUT3 (Prop_lut3_I0_O)        0.150    12.026 r  u_uart_debug/_ram_reg_0_255_24_24_i_6/O
                         net (fo=192, routed)         1.552    13.579    u_ram/_ram_reg_1792_2047_26_26/A3
    SLICE_X34Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.513    14.092 r  u_ram/_ram_reg_1792_2047_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.092    u_ram/_ram_reg_1792_2047_26_26/OA
    SLICE_X34Y51         MUXF7 (Prop_muxf7_I1_O)      0.214    14.306 r  u_ram/_ram_reg_1792_2047_26_26/F7.A/O
                         net (fo=1, routed)           0.000    14.306    u_ram/_ram_reg_1792_2047_26_26/O1
    SLICE_X34Y51         MUXF8 (Prop_muxf8_I1_O)      0.088    14.394 r  u_ram/_ram_reg_1792_2047_26_26/F8/O
                         net (fo=1, routed)           1.250    15.643    u_ram/_ram_reg_1792_2047_26_26_n_1
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.319    15.962 r  u_ram/acc1_i_431/O
                         net (fo=1, routed)           0.000    15.962    u_ram/acc1_i_431_n_1
    SLICE_X32Y67         MUXF7 (Prop_muxf7_I1_O)      0.217    16.179 r  u_ram/acc1_i_202/O
                         net (fo=2, routed)           0.777    16.957    u_ram/acc1_i_202_n_1
    SLICE_X31Y73         LUT5 (Prop_lut5_I3_O)        0.299    17.256 r  u_ram/acc1_i_56/O
                         net (fo=1, routed)           1.144    18.399    u_tinyriscv/u_id_ex/inst_ff/acc1__1_18
    SLICE_X28Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.523 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_8/O
                         net (fo=8, routed)           0.379    18.902    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[10]
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124    19.026 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3/O
                         net (fo=1, routed)           0.509    19.535    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_3_n_1
    SLICE_X24Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.659 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_26_26_i_2/O
                         net (fo=7, routed)           0.844    20.503    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[26]
    SLICE_X28Y96         LUT6 (Prop_lut6_I1_O)        0.124    20.627 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_26_26_i_1/O
                         net (fo=64, routed)          2.116    22.743    u_ram/_ram_reg_2816_3071_26_26/D
    SLICE_X30Y57         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        1.434     4.775    u_ram/_ram_reg_2816_3071_26_26/WCLK
    SLICE_X30Y57         RAMS64E                                      r  u_ram/_ram_reg_2816_3071_26_26/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[13]/G
    SLICE_X3Y116         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[13]/Q
                         net (fo=1, routed)           0.091     0.249    u_tinyriscv/u_config/mac_count_reg[31]_0[13]
    SLICE_X2Y116         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.943     2.071    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[13]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[16]/G
    SLICE_X13Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[16]/Q
                         net (fo=1, routed)           0.112     0.270    u_tinyriscv/u_config/mac_count_reg[31]_0[16]
    SLICE_X13Y115        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.914     2.042    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X13Y115        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[16]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[17]/G
    SLICE_X9Y114         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[17]/Q
                         net (fo=1, routed)           0.112     0.270    u_tinyriscv/u_config/mac_count_reg[31]_0[17]
    SLICE_X9Y115         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.915     2.043    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X9Y115         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[17]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[14]/G
    SLICE_X16Y116        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[14]/Q
                         net (fo=1, routed)           0.119     0.277    u_tinyriscv/u_config/mac_count_reg[31]_0[14]
    SLICE_X16Y115        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.913     2.041    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X16Y115        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[14]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.408%)  route 0.122ns (43.592%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[30]/G
    SLICE_X3Y116         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[30]/Q
                         net (fo=1, routed)           0.122     0.280    u_tinyriscv/u_config/mac_count_reg[31]_0[30]
    SLICE_X2Y116         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.943     2.071    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[30]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.528%)  route 0.137ns (46.472%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[9]/G
    SLICE_X5Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[9]/Q
                         net (fo=1, routed)           0.137     0.295    u_tinyriscv/u_config/mac_count_reg[31]_0[9]
    SLICE_X5Y98          FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.863     1.990    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[9]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.379%)  route 0.138ns (46.621%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[23]/G
    SLICE_X0Y127         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[23]/Q
                         net (fo=1, routed)           0.138     0.296    u_tinyriscv/u_config/mac_count_reg[31]_0[23]
    SLICE_X2Y127         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.937     2.065    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[23]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.158ns (53.347%)  route 0.138ns (46.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[20]/G
    SLICE_X5Y118         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[20]/Q
                         net (fo=1, routed)           0.138     0.296    u_tinyriscv/u_config/mac_count_reg[31]_0[20]
    SLICE_X5Y119         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.938     2.066    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[20]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.168%)  route 0.139ns (46.832%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[2]/G
    SLICE_X1Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[2]/Q
                         net (fo=1, routed)           0.139     0.297    u_tinyriscv/u_config/mac_count_reg[31]_0[2]
    SLICE_X1Y96          FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.863     1.991    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[2]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.158ns (52.082%)  route 0.145ns (47.918%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[5]/G
    SLICE_X5Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[5]/Q
                         net (fo=1, routed)           0.145     0.303    u_tinyriscv/u_config/mac_count_reg[31]_0[5]
    SLICE_X4Y99          FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8382, routed)        0.863     1.990    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[5]/C





