# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \src "dut.sv:1.1-5.10"
attribute \cells_not_processed 1
module \adder
  attribute \src "dut.sv:2.17-2.18"
  wire width 8 input 1 \a
  attribute \src "dut.sv:2.32-2.33"
  wire width 8 input 2 \b
  attribute \src "dut.sv:2.48-2.49"
  wire width 8 output 3 \y
  attribute \src "dut.sv:4.16-4.21"
  wire width 8 $add$dut.sv:4$1_Y
  attribute \src "dut.sv:4.16-4.21"
  cell $add $add$dut.sv:4$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $add$dut.sv:4$1_Y
  end
  connect \y $add$dut.sv:4$1_Y
end
attribute \src "dut.sv:7.1-25.10"
attribute \cells_not_processed 1
module \alu_sub
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \src "dut.sv:9.14-9.15"
  wire width 8 input 2 \A
  attribute \src "dut.sv:10.14-10.15"
  wire width 8 input 3 \B
  attribute \src "dut.sv:11.14-11.16"
  wire width 4 input 4 \op
  attribute \src "dut.sv:12.19-12.25"
  wire width 8 output 5 \result
  attribute \src "dut.sv:14.7-14.9"
  wire \CF
  attribute \src "dut.sv:14.11-14.13"
  wire \ZF
  attribute \src "dut.sv:14.15-14.17"
  wire \SF
  attribute \src "dut.sv:15.6-24.3"
  attribute \module_not_derived 1
  cell \alu \alu
    connect \clk \clk
    connect \A \A
    connect \B \B
    connect \operation \op
    connect \result \result
    connect \CF \CF
    connect \ZF \ZF
    connect \SF \SF
  end
end
attribute \src "dut.sv:27.1-61.10"
attribute \cells_not_processed 1
module \alu
  attribute \src "dut.sv:28.8-28.11"
  wire input 1 \clk
  attribute \src "dut.sv:29.14-29.15"
  wire width 8 input 2 \A
  attribute \src "dut.sv:30.14-30.15"
  wire width 8 input 3 \B
  attribute \src "dut.sv:31.14-31.23"
  wire width 4 input 4 \operation
  attribute \src "dut.sv:32.19-32.25"
  wire width 8 output 5 \result
  attribute \src "dut.sv:33.13-33.15"
  wire output 6 \CF
  attribute \src "dut.sv:34.13-34.15"
  wire output 7 \ZF
  attribute \src "dut.sv:35.13-35.15"
  wire output 8 \SF
  attribute \src "dut.sv:41.12-41.15"
  wire width 9 \tmp
  attribute \src "dut.sv:42.12-42.17"
  wire width 8 \added
  attribute \src "dut.sv:46.2-60.5"
  wire width 8 $0\result[7:0]
  attribute \src "dut.sv:46.2-60.5"
  wire $0\CF[0:0]
  attribute \src "dut.sv:46.2-60.5"
  wire $0\ZF[0:0]
  attribute \src "dut.sv:46.2-60.5"
  wire $0\SF[0:0]
  attribute \src "dut.sv:46.2-60.5"
  wire width 9 $0\tmp[8:0]
  attribute \src "dut.sv:46.2-60.5"
  wire width 9 $1\tmp[8:0]
  attribute \src "dut.sv:52.11-52.16"
  wire width 9 $sub$dut.sv:52$3_Y
  attribute \src "dut.sv:56.9-56.22"
  wire $eq$dut.sv:56$4_Y
  attribute \src "dut.sv:44.8-44.38"
  attribute \module_not_derived 1
  cell \adder \adder
    connect \a \A
    connect \b \B
    connect \y \added
  end
  attribute \src "dut.sv:52.11-52.16"
  cell $sub $sub$dut.sv:52$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 9
    connect \A \A
    connect \B \B
    connect \Y $sub$dut.sv:52$3_Y
  end
  attribute \src "dut.sv:56.9-56.22"
  cell $eq $eq$dut.sv:56$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $1\tmp[8:0] [7:0]
    connect \B 0
    connect \Y $eq$dut.sv:56$4_Y
  end
  attribute \src "dut.sv:46.2-60.5"
  process $proc$dut.sv:46$2
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\tmp[8:0] $1\tmp[8:0]
    assign $0\CF[0:0] $1\tmp[8:0] [8]
    assign $0\ZF[0:0] $eq$dut.sv:56$4_Y
    assign $0\SF[0:0] $1\tmp[8:0] [7]
    assign $0\result[7:0] $1\tmp[8:0] [7:0]
    attribute \src "dut.sv:48.3-53.10"
    switch \operation
    attribute \src "dut.sv:48.19-48.19"
      case 4'0000
        assign { } { }
        assign $1\tmp[8:0] { 1'0 \added }
    attribute \src "dut.sv:50.17-50.17"
      case 4'0001
        assign { } { }
        assign $1\tmp[8:0] $sub$dut.sv:52$3_Y
      case 
        assign $1\tmp[8:0] \tmp
    end
    sync posedge \clk
      update \result $0\result[7:0]
      update \CF $0\CF[0:0]
      update \ZF $0\ZF[0:0]
      update \SF $0\SF[0:0]
      update \tmp $0\tmp[8:0]
  end
end
