From 94206b9fbfdfd2b81e0d23f1cb5dd5e238858951 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E8=AE=B8=E7=9B=9B=E9=A3=9E?= <xsf@rock-chips.com>
Date: Mon, 21 Apr 2014 18:18:31 +0800
Subject: [PATCH] vdd_logic: set the logic voltage(1000mV)

---
 arch/arm/mach-rockchip/pm-rk3288.c | 17 ++++++++++++++++-
 1 file changed, 16 insertions(+), 1 deletion(-)

diff --git a/arch/arm/mach-rockchip/pm-rk3288.c b/arch/arm/mach-rockchip/pm-rk3288.c
index 304a907b67ca..e0d61314a3c0 100755
--- a/arch/arm/mach-rockchip/pm-rk3288.c
+++ b/arch/arm/mach-rockchip/pm-rk3288.c
@@ -1800,10 +1800,24 @@ void PIE_FUNC(gtclks_sram_resume)(void)
         cru_writel(rkpm_clkgt_last_save[i]|0xffff0000, RK3288_CRU_CLKGATES_CON(i));
     }
 }
+#define grf_readl(offset)	readl_relaxed(RK_GRF_VIRT + offset)
+#define grf_writel(v, offset)	do { writel_relaxed(v, RK_GRF_VIRT + offset); dsb(); } while (0)
+
+#define gpio7_readl(offset)	readl_relaxed(RK_GPIO_VIRT(7)+ offset)
+#define gpio7_writel(v, offset)	do { writel_relaxed(v, RK_GPIO_VIRT(7) + offset); dsb(); } while (0)
+
+int gpio7_pin_data1, gpio7_pin_dir1;
+int gpio7_pin_iomux1;
 
 static void gtclks_suspend(void)
 {
     int i;
+	gpio7_pin_data1= gpio7_readl(0);
+	gpio7_pin_dir1 = gpio7_readl(0x04);
+	gpio7_pin_iomux1 =  gpio7_readl(0x6c);
+	grf_writel(0x00040000, 0x6c);
+	gpio7_writel(gpio7_pin_dir1|0x2, 0x04);
+	gpio7_writel((gpio7_pin_data1|2), 0x00);
 
   // rkpm_ddr_regs_dump(RK_CRU_VIRT,RK3288_CRU_CLKGATES_CON(0)
                                           //          ,RK3288_CRU_CLKGATES_CON(RK3288_CRU_CLKGATES_CON_CNT-1));
@@ -1871,7 +1885,8 @@ static void gtclks_resume(void)
      }
      //rkpm_ddr_regs_dump(RK_CRU_VIRT,RK3288_CRU_CLKGATES_CON(0)
                                                  //   ,RK3288_CRU_CLKGATES_CON(RK3288_CRU_CLKGATES_CON_CNT-1));
-    
+	grf_writel(0x00040004, 0x6c);
+
 }
 /********************************pll power down***************************************/
 
-- 
2.35.3

