================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                       | Instructions | Description                                                                            |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                            |  49          | After all functions are compiled and linked into a single design                       |
|               |                            |              |                                                                                        |
| Unroll/Inline |                            |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                 |  47          | user unroll pragmas are applied                                                        |
|               | (2) simplification         |  33          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                 |  32          | user inline pragmas are applied                                                        |
|               | (4) simplification         |  32          | simplification of applied user inline pragmas                                          |
|               |                            |              |                                                                                        |
| Array/Struct  |                            |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition        |  32          | user array partition pragmas are applied                                               |
|               | (2) simplification         |  32          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate | 109          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape          |  82          | apply array reshape pragmas                                                            |
|               | (5) access patterns        |  82          | array access pattern optmizations                                                      |
|               |                            |              |                                                                                        |
| Performance   |                            |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification    |  62          | loop and instruction simplification                                                    |
|               | (2) parallelization        |  62          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition        |  62          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification         |  62          | simplification of design after performance transformations                             |
|               |                            |              |                                                                                        |
| HW Transforms |                            |              | After hardware transfomations                                                          |
|               | (1) lowering               |  66          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations          |  71          | high level synthesis optimizations                                                     |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-------------------------+------------+--------------+---------------+--------------+-------------+---------------+
| Function                | Location   | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-------------------------+------------+--------------+---------------+--------------+-------------+---------------+
|   calculate_pseudoimage | PFN.cpp:18 | 49           | 32            | 82           | 62          | 71            |
+-------------------------+------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


