# simple_projects
Examples of simple modules in Verilog.
