#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Feb 25 16:52:35 2026
# Process ID         : 992647
# Current directory  : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1
# Command line       : vivado -log pynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pynq_wrapper.tcl -notrace
# Log file           : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper.vdi
# Journal file       : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/vivado.jou
# Running On         : en433345.uoa.auckland.ac.nz
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 1233.669 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33325 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35473 MB
# Available Virtual  : 26445 MB
#-----------------------------------------------------------
source pynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_periph_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/llia622/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_wrapper_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/llia622/2025.1/Vivado/data/ip'.
Command: link_design -top pynq_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1853.027 ; gain = 0.000 ; free physical = 18230 ; free virtual = 24404
INFO: [Netlist 29-17] Analyzing 1797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_2/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_2/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_2/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_3/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_3/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_3/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/secure_soc_proc_sys_reset_1_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/secure_soc_proc_sys_reset_1_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.148 ; gain = 0.000 ; free physical = 17669 ; free virtual = 23843
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 436 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 436 instances

14 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2606.184 ; gain = 1005.789 ; free physical = 17669 ; free virtual = 23843
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2625.961 ; gain = 19.777 ; free physical = 17628 ; free virtual = 23802

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21fdeeeeb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 17617 ; free virtual = 23791

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3c33bb6ce3dbd164.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.695 ; gain = 0.000 ; free physical = 17320 ; free virtual = 23497
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.695 ; gain = 0.000 ; free physical = 17317 ; free virtual = 23495
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17317 ; free virtual = 23495
Phase 1.1 Core Generation And Design Setup | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17317 ; free virtual = 23495

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17317 ; free virtual = 23495
Phase 1 Initialization | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17317 ; free virtual = 23495

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17317 ; free virtual = 23495

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17315 ; free virtual = 23493
Phase 2 Timer Update And Timing Data Collection | Checksum: 12a56c4a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17315 ; free virtual = 23493

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 56 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2668ee9aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17315 ; free virtual = 23493
Retarget | Checksum: 2668ee9aa
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1bc1d6e46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17312 ; free virtual = 23490
Constant propagation | Checksum: 1bc1d6e46
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Constant propagation, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.695 ; gain = 0.000 ; free physical = 17312 ; free virtual = 23490
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.695 ; gain = 0.000 ; free physical = 17312 ; free virtual = 23490
Phase 5 Sweep | Checksum: 23dc6910a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2982.695 ; gain = 31.750 ; free physical = 17310 ; free virtual = 23488
Sweep | Checksum: 23dc6910a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 238 cells
INFO: [Opt 31-1021] In phase Sweep, 2306 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23dc6910a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488
BUFG optimization | Checksum: 23dc6910a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23dc6910a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488
Shift Register Optimization | Checksum: 23dc6910a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23dc6910a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488
Post Processing Netlist | Checksum: 23dc6910a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ee518dff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.711 ; gain = 0.000 ; free physical = 17310 ; free virtual = 23488
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ee518dff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488
Phase 9 Finalization | Checksum: 1ee518dff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |              47  |                                            149  |
|  Constant propagation         |               0  |              64  |                                             86  |
|  Sweep                        |               0  |             238  |                                           2306  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             87  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ee518dff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 3014.711 ; gain = 63.766 ; free physical = 17310 ; free virtual = 23488

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: 12488745d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17078 ; free virtual = 23255
Ending Power Optimization Task | Checksum: 12488745d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.688 ; gain = 315.977 ; free physical = 17078 ; free virtual = 23255

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12488745d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17078 ; free virtual = 23255

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17078 ; free virtual = 23255
Ending Netlist Obfuscation Task | Checksum: 1b4c2ad7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17078 ; free virtual = 23255
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 3330.688 ; gain = 724.504 ; free physical = 17078 ; free virtual = 23255
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
Command: report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17083 ; free virtual = 23261
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17083 ; free virtual = 23261
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17083 ; free virtual = 23262
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17081 ; free virtual = 23261
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17081 ; free virtual = 23261
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17081 ; free virtual = 23262
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17080 ; free virtual = 23261
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17043 ; free virtual = 23226
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eedad65c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17043 ; free virtual = 23226
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17043 ; free virtual = 23226

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e154afc3

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17043 ; free virtual = 23226

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b5e58ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17034 ; free virtual = 23218

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b5e58ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17034 ; free virtual = 23218
Phase 1 Placer Initialization | Checksum: 16b5e58ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17034 ; free virtual = 23218

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f2dd086d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17115 ; free virtual = 23299

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c1be17fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17115 ; free virtual = 23299

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c1be17fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17115 ; free virtual = 23299

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 164a1a8c7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17111 ; free virtual = 23294

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 14531b66c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17096 ; free virtual = 23280

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 516 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 233 nets or LUTs. Breaked 0 LUT, combined 233 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17096 ; free virtual = 23280

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            233  |                   233  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            233  |                   233  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 142cf8077

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17095 ; free virtual = 23279
Phase 2.5 Global Place Phase2 | Checksum: 16a25555c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17094 ; free virtual = 23278
Phase 2 Global Placement | Checksum: 16a25555c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17094 ; free virtual = 23278

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23fc649ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17094 ; free virtual = 23278

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3e687a2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17088 ; free virtual = 23271

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e73f1761

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17088 ; free virtual = 23271

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 205f853da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17088 ; free virtual = 23271

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: edd8ebb6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17083 ; free virtual = 23266

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8ad1c785

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17063 ; free virtual = 23247

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d750a188

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17063 ; free virtual = 23247
Phase 3 Detail Placement | Checksum: d750a188

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17063 ; free virtual = 23246

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ad9f292a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.167 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24d145097

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17069 ; free virtual = 23252
INFO: [Place 46-33] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dc05291f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17069 ; free virtual = 23252
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ad9f292a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.167. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13ae86424

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251
Phase 4.1 Post Commit Optimization | Checksum: 13ae86424

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ae86424

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13ae86424

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251
Phase 4.3 Placer Reporting | Checksum: 13ae86424

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ac09456b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251
Ending Placer Task | Checksum: 873e3343

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251
89 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17068 ; free virtual = 23251
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17041 ; free virtual = 23225
INFO: [Vivado 12-24828] Executing command : report_io -file pynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17037 ; free virtual = 23220
INFO: [Vivado 12-24828] Executing command : report_utilization -file pynq_wrapper_utilization_placed.rpt -pb pynq_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17028 ; free virtual = 23217
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17010 ; free virtual = 23222
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17010 ; free virtual = 23222
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17006 ; free virtual = 23218
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17006 ; free virtual = 23220
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17006 ; free virtual = 23221
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17006 ; free virtual = 23221
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17034 ; free virtual = 23225
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.167 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 17027 ; free virtual = 23222
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16987 ; free virtual = 23207
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16987 ; free virtual = 23207
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16987 ; free virtual = 23207
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16987 ; free virtual = 23209
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16987 ; free virtual = 23210
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16987 ; free virtual = 23210
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 10793cc6 ConstDB: 0 ShapeSum: 60cb838d RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: f6cb514d | NumContArr: 9a52ec40 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3167032c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16976 ; free virtual = 23175

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3167032c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16976 ; free virtual = 23175

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3167032c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3330.688 ; gain = 0.000 ; free physical = 16976 ; free virtual = 23175
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21f65cf24

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3348.684 ; gain = 17.996 ; free physical = 16942 ; free virtual = 23141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.792  | TNS=0.000  | WHS=-0.201 | THS=-315.174|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2b7215a3b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3348.684 ; gain = 17.996 ; free physical = 16943 ; free virtual = 23142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.792  | TNS=0.000  | WHS=-0.006 | THS=-0.006 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2c9edd245

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3364.684 ; gain = 33.996 ; free physical = 16958 ; free virtual = 23157

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 2c9edd245

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3380.684 ; gain = 49.996 ; free physical = 16942 ; free virtual = 23141

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22789
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22789
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ee84f261

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3380.684 ; gain = 49.996 ; free physical = 16931 ; free virtual = 23131

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ee84f261

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3380.684 ; gain = 49.996 ; free physical = 16931 ; free virtual = 23131

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a0a059e4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16896 ; free virtual = 23095
Phase 4 Initial Routing | Checksum: 1a0a059e4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16896 ; free virtual = 23095

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3957
 Number of Nodes with overlaps = 1195
 Number of Nodes with overlaps = 621
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.507  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 18ab8e5e8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16860 ; free virtual = 23059

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.507  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2bfe0fee9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.507  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1b52a7fbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067
Phase 5 Rip-up And Reroute | Checksum: 1b52a7fbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1b52a7fbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b52a7fbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067
Phase 6 Delay and Skew Optimization | Checksum: 1b52a7fbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.521  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 14c631b45

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067
Phase 7 Post Hold Fix | Checksum: 14c631b45

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.81454 %
  Global Horizontal Routing Utilization  = 7.03347 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 14c631b45

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 14c631b45

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16868 ; free virtual = 23067

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e867171a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16870 ; free virtual = 23069

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e867171a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16870 ; free virtual = 23069

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.521  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e867171a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16870 ; free virtual = 23069
Total Elapsed time in route_design: 27.81 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e74c93bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16870 ; free virtual = 23069
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e74c93bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16871 ; free virtual = 23070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.684 ; gain = 81.996 ; free physical = 16871 ; free virtual = 23070
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
Command: report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pynq_wrapper_timing_summary_routed.rpt -pb pynq_wrapper_timing_summary_routed.pb -rpx pynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pynq_wrapper_bus_skew_routed.rpt -pb pynq_wrapper_bus_skew_routed.pb -rpx pynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file pynq_wrapper_route_status.rpt -pb pynq_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Command: report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
134 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pynq_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3569.219 ; gain = 156.535 ; free physical = 16734 ; free virtual = 22947
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16733 ; free virtual = 22950
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16724 ; free virtual = 22966
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16724 ; free virtual = 22966
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16717 ; free virtual = 22962
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16713 ; free virtual = 22961
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16713 ; free virtual = 22962
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3569.219 ; gain = 0.000 ; free physical = 16713 ; free virtual = 22962
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force pynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3904.473 ; gain = 279.227 ; free physical = 16349 ; free virtual = 22575
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 16:54:46 2026...
