
USART_printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003310  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  0800341c  0800341c  0000441c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036f4  080036f4  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080036f4  080036f4  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080036f4  080036f4  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036f4  080036f4  000046f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036f8  080036f8  000046f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080036fc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08003764  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003764  00005220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f53  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000159a  00000000  00000000  0000bfe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000738  00000000  00000000  0000d580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000575  00000000  00000000  0000dcb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178f7  00000000  00000000  0000e22d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000838d  00000000  00000000  00025b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083ee1  00000000  00000000  0002deb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b1d92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002394  00000000  00000000  000b1dd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000b416c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003404 	.word	0x08003404

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003404 	.word	0x08003404

0800014c <LF>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif
int dir = 0;
int LF(int dir){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
      switch(dir){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b02      	cmp	r3, #2
 8000158:	d020      	beq.n	800019c <LF+0x50>
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2b02      	cmp	r3, #2
 800015e:	dc29      	bgt.n	80001b4 <LF+0x68>
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	2b00      	cmp	r3, #0
 8000164:	d00e      	beq.n	8000184 <LF+0x38>
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b01      	cmp	r3, #1
 800016a:	d123      	bne.n	80001b4 <LF+0x68>
         case 1:
            HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 800016c:	2201      	movs	r2, #1
 800016e:	2108      	movs	r1, #8
 8000170:	4813      	ldr	r0, [pc, #76]	@ (80001c0 <LF+0x74>)
 8000172:	f001 faaa 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8000176:	2200      	movs	r2, #0
 8000178:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800017c:	4811      	ldr	r0, [pc, #68]	@ (80001c4 <LF+0x78>)
 800017e:	f001 faa4 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 8000182:	e017      	b.n	80001b4 <LF+0x68>

         case 0:
            HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000184:	2200      	movs	r2, #0
 8000186:	2108      	movs	r1, #8
 8000188:	480d      	ldr	r0, [pc, #52]	@ (80001c0 <LF+0x74>)
 800018a:	f001 fa9e 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 800018e:	2201      	movs	r2, #1
 8000190:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000194:	480b      	ldr	r0, [pc, #44]	@ (80001c4 <LF+0x78>)
 8000196:	f001 fa98 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 800019a:	e00b      	b.n	80001b4 <LF+0x68>

         case 2:
            HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 800019c:	2200      	movs	r2, #0
 800019e:	2108      	movs	r1, #8
 80001a0:	4807      	ldr	r0, [pc, #28]	@ (80001c0 <LF+0x74>)
 80001a2:	f001 fa92 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80001a6:	2200      	movs	r2, #0
 80001a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001ac:	4805      	ldr	r0, [pc, #20]	@ (80001c4 <LF+0x78>)
 80001ae:	f001 fa8c 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 80001b2:	bf00      	nop
   }
      return 0;
 80001b4:	2300      	movs	r3, #0
}
 80001b6:	4618      	mov	r0, r3
 80001b8:	3708      	adds	r7, #8
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	40010c00 	.word	0x40010c00
 80001c4:	40010800 	.word	0x40010800

080001c8 <LB>:
int LB(int dir){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
      switch(dir){
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2b02      	cmp	r3, #2
 80001d4:	d022      	beq.n	800021c <LB+0x54>
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	2b02      	cmp	r3, #2
 80001da:	dc2c      	bgt.n	8000236 <LB+0x6e>
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d00f      	beq.n	8000202 <LB+0x3a>
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	2b01      	cmp	r3, #1
 80001e6:	d126      	bne.n	8000236 <LB+0x6e>
         case 1:
            HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 80001e8:	2201      	movs	r2, #1
 80001ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001ee:	4814      	ldr	r0, [pc, #80]	@ (8000240 <LB+0x78>)
 80001f0:	f001 fa6b 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80001f4:	2200      	movs	r2, #0
 80001f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001fa:	4812      	ldr	r0, [pc, #72]	@ (8000244 <LB+0x7c>)
 80001fc:	f001 fa65 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 8000200:	e019      	b.n	8000236 <LB+0x6e>

         case 0:
            HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000208:	480d      	ldr	r0, [pc, #52]	@ (8000240 <LB+0x78>)
 800020a:	f001 fa5e 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000214:	480b      	ldr	r0, [pc, #44]	@ (8000244 <LB+0x7c>)
 8000216:	f001 fa58 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 800021a:	e00c      	b.n	8000236 <LB+0x6e>

         case 2:
            HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 800021c:	2200      	movs	r2, #0
 800021e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000222:	4807      	ldr	r0, [pc, #28]	@ (8000240 <LB+0x78>)
 8000224:	f001 fa51 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8000228:	2200      	movs	r2, #0
 800022a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800022e:	4805      	ldr	r0, [pc, #20]	@ (8000244 <LB+0x7c>)
 8000230:	f001 fa4b 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 8000234:	bf00      	nop
   }
      return 0;
 8000236:	2300      	movs	r3, #0
}
 8000238:	4618      	mov	r0, r3
 800023a:	3708      	adds	r7, #8
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	40010800 	.word	0x40010800
 8000244:	40010c00 	.word	0x40010c00

08000248 <RF>:
int RF(int dir){
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
      switch(dir){
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2b02      	cmp	r3, #2
 8000254:	d01e      	beq.n	8000294 <RF+0x4c>
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2b02      	cmp	r3, #2
 800025a:	dc26      	bgt.n	80002aa <RF+0x62>
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d00d      	beq.n	800027e <RF+0x36>
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2b01      	cmp	r3, #1
 8000266:	d120      	bne.n	80002aa <RF+0x62>
         case 1:
            HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 8000268:	2201      	movs	r2, #1
 800026a:	2110      	movs	r1, #16
 800026c:	4811      	ldr	r0, [pc, #68]	@ (80002b4 <RF+0x6c>)
 800026e:	f001 fa2c 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000272:	2200      	movs	r2, #0
 8000274:	2120      	movs	r1, #32
 8000276:	480f      	ldr	r0, [pc, #60]	@ (80002b4 <RF+0x6c>)
 8000278:	f001 fa27 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 800027c:	e015      	b.n	80002aa <RF+0x62>

         case 0:
            HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 800027e:	2200      	movs	r2, #0
 8000280:	2110      	movs	r1, #16
 8000282:	480c      	ldr	r0, [pc, #48]	@ (80002b4 <RF+0x6c>)
 8000284:	f001 fa21 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 8000288:	2201      	movs	r2, #1
 800028a:	2120      	movs	r1, #32
 800028c:	4809      	ldr	r0, [pc, #36]	@ (80002b4 <RF+0x6c>)
 800028e:	f001 fa1c 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 8000292:	e00a      	b.n	80002aa <RF+0x62>

         case 2:
            HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000294:	2200      	movs	r2, #0
 8000296:	2110      	movs	r1, #16
 8000298:	4806      	ldr	r0, [pc, #24]	@ (80002b4 <RF+0x6c>)
 800029a:	f001 fa16 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 800029e:	2200      	movs	r2, #0
 80002a0:	2120      	movs	r1, #32
 80002a2:	4804      	ldr	r0, [pc, #16]	@ (80002b4 <RF+0x6c>)
 80002a4:	f001 fa11 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 80002a8:	bf00      	nop
   }
      return 0;
 80002aa:	2300      	movs	r3, #0
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	3708      	adds	r7, #8
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	40010c00 	.word	0x40010c00

080002b8 <RB>:
int RB(int dir){
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
      switch(dir){
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	2b02      	cmp	r3, #2
 80002c4:	d022      	beq.n	800030c <RB+0x54>
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	2b02      	cmp	r3, #2
 80002ca:	dc2c      	bgt.n	8000326 <RB+0x6e>
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d00f      	beq.n	80002f2 <RB+0x3a>
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d126      	bne.n	8000326 <RB+0x6e>
         case 1:
            HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 80002d8:	2201      	movs	r2, #1
 80002da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002de:	4814      	ldr	r0, [pc, #80]	@ (8000330 <RB+0x78>)
 80002e0:	f001 f9f3 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80002e4:	2200      	movs	r2, #0
 80002e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80002ea:	4811      	ldr	r0, [pc, #68]	@ (8000330 <RB+0x78>)
 80002ec:	f001 f9ed 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 80002f0:	e019      	b.n	8000326 <RB+0x6e>

         case 0:
            HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 80002f2:	2200      	movs	r2, #0
 80002f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002f8:	480d      	ldr	r0, [pc, #52]	@ (8000330 <RB+0x78>)
 80002fa:	f001 f9e6 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 80002fe:	2201      	movs	r2, #1
 8000300:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000304:	480a      	ldr	r0, [pc, #40]	@ (8000330 <RB+0x78>)
 8000306:	f001 f9e0 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 800030a:	e00c      	b.n	8000326 <RB+0x6e>

         case 2:
            HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000312:	4807      	ldr	r0, [pc, #28]	@ (8000330 <RB+0x78>)
 8000314:	f001 f9d9 	bl	80016ca <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000318:	2200      	movs	r2, #0
 800031a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800031e:	4804      	ldr	r0, [pc, #16]	@ (8000330 <RB+0x78>)
 8000320:	f001 f9d3 	bl	80016ca <HAL_GPIO_WritePin>
         break;
 8000324:	bf00      	nop
   }
      return 0;
 8000326:	2300      	movs	r3, #0
}
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40010c00 	.word	0x40010c00

08000334 <TLF>:

int TLF(){
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
   RF(1); RB(1); LF(2); LB(2);
 8000338:	2001      	movs	r0, #1
 800033a:	f7ff ff85 	bl	8000248 <RF>
 800033e:	2001      	movs	r0, #1
 8000340:	f7ff ffba 	bl	80002b8 <RB>
 8000344:	2002      	movs	r0, #2
 8000346:	f7ff ff01 	bl	800014c <LF>
 800034a:	2002      	movs	r0, #2
 800034c:	f7ff ff3c 	bl	80001c8 <LB>
   return 0;
 8000350:	2300      	movs	r3, #0
}
 8000352:	4618      	mov	r0, r3
 8000354:	bd80      	pop	{r7, pc}

08000356 <TRF>:
int TRF(){
 8000356:	b580      	push	{r7, lr}
 8000358:	af00      	add	r7, sp, #0
   RF(2); RB(2); LF(1); LB(1);
 800035a:	2002      	movs	r0, #2
 800035c:	f7ff ff74 	bl	8000248 <RF>
 8000360:	2002      	movs	r0, #2
 8000362:	f7ff ffa9 	bl	80002b8 <RB>
 8000366:	2001      	movs	r0, #1
 8000368:	f7ff fef0 	bl	800014c <LF>
 800036c:	2001      	movs	r0, #1
 800036e:	f7ff ff2b 	bl	80001c8 <LB>
   return 0;
 8000372:	2300      	movs	r3, #0
}
 8000374:	4618      	mov	r0, r3
 8000376:	bd80      	pop	{r7, pc}

08000378 <TLB>:
int TLB(){
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
   RF(0); RB(0); LF(2); LB(2);
 800037c:	2000      	movs	r0, #0
 800037e:	f7ff ff63 	bl	8000248 <RF>
 8000382:	2000      	movs	r0, #0
 8000384:	f7ff ff98 	bl	80002b8 <RB>
 8000388:	2002      	movs	r0, #2
 800038a:	f7ff fedf 	bl	800014c <LF>
 800038e:	2002      	movs	r0, #2
 8000390:	f7ff ff1a 	bl	80001c8 <LB>
   return 0;
 8000394:	2300      	movs	r3, #0
}
 8000396:	4618      	mov	r0, r3
 8000398:	bd80      	pop	{r7, pc}

0800039a <TRB>:
int TRB(){
 800039a:	b580      	push	{r7, lr}
 800039c:	af00      	add	r7, sp, #0
   RF(2); RB(2); LF(0); LB(0);
 800039e:	2002      	movs	r0, #2
 80003a0:	f7ff ff52 	bl	8000248 <RF>
 80003a4:	2002      	movs	r0, #2
 80003a6:	f7ff ff87 	bl	80002b8 <RB>
 80003aa:	2000      	movs	r0, #0
 80003ac:	f7ff fece 	bl	800014c <LF>
 80003b0:	2000      	movs	r0, #0
 80003b2:	f7ff ff09 	bl	80001c8 <LB>
   return 0;
 80003b6:	2300      	movs	r3, #0
}
 80003b8:	4618      	mov	r0, r3
 80003ba:	bd80      	pop	{r7, pc}

080003bc <MF>:
   void MF()
   {
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 80003c0:	2201      	movs	r2, #1
 80003c2:	2108      	movs	r1, #8
 80003c4:	4816      	ldr	r0, [pc, #88]	@ (8000420 <MF+0x64>)
 80003c6:	f001 f980 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003d0:	4814      	ldr	r0, [pc, #80]	@ (8000424 <MF+0x68>)
 80003d2:	f001 f97a 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 80003d6:	2201      	movs	r2, #1
 80003d8:	2110      	movs	r1, #16
 80003da:	4811      	ldr	r0, [pc, #68]	@ (8000420 <MF+0x64>)
 80003dc:	f001 f975 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2120      	movs	r1, #32
 80003e4:	480e      	ldr	r0, [pc, #56]	@ (8000420 <MF+0x64>)
 80003e6:	f001 f970 	bl	80016ca <HAL_GPIO_WritePin>
       HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003f0:	480c      	ldr	r0, [pc, #48]	@ (8000424 <MF+0x68>)
 80003f2:	f001 f96a 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003fc:	4808      	ldr	r0, [pc, #32]	@ (8000420 <MF+0x64>)
 80003fe:	f001 f964 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 8000402:	2201      	movs	r2, #1
 8000404:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000408:	4805      	ldr	r0, [pc, #20]	@ (8000420 <MF+0x64>)
 800040a:	f001 f95e 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 800040e:	2200      	movs	r2, #0
 8000410:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000414:	4802      	ldr	r0, [pc, #8]	@ (8000420 <MF+0x64>)
 8000416:	f001 f958 	bl	80016ca <HAL_GPIO_WritePin>
   }
 800041a:	bf00      	nop
 800041c:	bd80      	pop	{r7, pc}
 800041e:	bf00      	nop
 8000420:	40010c00 	.word	0x40010c00
 8000424:	40010800 	.word	0x40010800

08000428 <MB>:

   void MB()
   {
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 800042c:	2200      	movs	r2, #0
 800042e:	2108      	movs	r1, #8
 8000430:	4816      	ldr	r0, [pc, #88]	@ (800048c <MB+0x64>)
 8000432:	f001 f94a 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 8000436:	2201      	movs	r2, #1
 8000438:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800043c:	4814      	ldr	r0, [pc, #80]	@ (8000490 <MB+0x68>)
 800043e:	f001 f944 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000442:	2200      	movs	r2, #0
 8000444:	2110      	movs	r1, #16
 8000446:	4811      	ldr	r0, [pc, #68]	@ (800048c <MB+0x64>)
 8000448:	f001 f93f 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 800044c:	2201      	movs	r2, #1
 800044e:	2120      	movs	r1, #32
 8000450:	480e      	ldr	r0, [pc, #56]	@ (800048c <MB+0x64>)
 8000452:	f001 f93a 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 8000456:	2200      	movs	r2, #0
 8000458:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800045c:	480c      	ldr	r0, [pc, #48]	@ (8000490 <MB+0x68>)
 800045e:	f001 f934 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 8000462:	2201      	movs	r2, #1
 8000464:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000468:	4808      	ldr	r0, [pc, #32]	@ (800048c <MB+0x64>)
 800046a:	f001 f92e 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 800046e:	2200      	movs	r2, #0
 8000470:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000474:	4805      	ldr	r0, [pc, #20]	@ (800048c <MB+0x64>)
 8000476:	f001 f928 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 800047a:	2201      	movs	r2, #1
 800047c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000480:	4802      	ldr	r0, [pc, #8]	@ (800048c <MB+0x64>)
 8000482:	f001 f922 	bl	80016ca <HAL_GPIO_WritePin>
   }
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40010c00 	.word	0x40010c00
 8000490:	40010800 	.word	0x40010800

08000494 <ML>:
   void ML()
   {
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000498:	2200      	movs	r2, #0
 800049a:	2108      	movs	r1, #8
 800049c:	4816      	ldr	r0, [pc, #88]	@ (80004f8 <ML+0x64>)
 800049e:	f001 f914 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80004a2:	2200      	movs	r2, #0
 80004a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004a8:	4814      	ldr	r0, [pc, #80]	@ (80004fc <ML+0x68>)
 80004aa:	f001 f90e 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1);
 80004ae:	2201      	movs	r2, #1
 80004b0:	2110      	movs	r1, #16
 80004b2:	4811      	ldr	r0, [pc, #68]	@ (80004f8 <ML+0x64>)
 80004b4:	f001 f909 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2120      	movs	r1, #32
 80004bc:	480e      	ldr	r0, [pc, #56]	@ (80004f8 <ML+0x64>)
 80004be:	f001 f904 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004c8:	480c      	ldr	r0, [pc, #48]	@ (80004fc <ML+0x68>)
 80004ca:	f001 f8fe 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80004ce:	2200      	movs	r2, #0
 80004d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004d4:	4808      	ldr	r0, [pc, #32]	@ (80004f8 <ML+0x64>)
 80004d6:	f001 f8f8 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1);
 80004da:	2201      	movs	r2, #1
 80004dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004e0:	4805      	ldr	r0, [pc, #20]	@ (80004f8 <ML+0x64>)
 80004e2:	f001 f8f2 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80004e6:	2200      	movs	r2, #0
 80004e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004ec:	4802      	ldr	r0, [pc, #8]	@ (80004f8 <ML+0x64>)
 80004ee:	f001 f8ec 	bl	80016ca <HAL_GPIO_WritePin>
   }
 80004f2:	bf00      	nop
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40010c00 	.word	0x40010c00
 80004fc:	40010800 	.word	0x40010800

08000500 <MR>:
   void MR()
   {
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1);
 8000504:	2201      	movs	r2, #1
 8000506:	2108      	movs	r1, #8
 8000508:	4816      	ldr	r0, [pc, #88]	@ (8000564 <MR+0x64>)
 800050a:	f001 f8de 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800050e:	2200      	movs	r2, #0
 8000510:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000514:	4814      	ldr	r0, [pc, #80]	@ (8000568 <MR+0x68>)
 8000516:	f001 f8d8 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	2110      	movs	r1, #16
 800051e:	4811      	ldr	r0, [pc, #68]	@ (8000564 <MR+0x64>)
 8000520:	f001 f8d3 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	480e      	ldr	r0, [pc, #56]	@ (8000564 <MR+0x64>)
 800052a:	f001 f8ce 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1);
 800052e:	2201      	movs	r2, #1
 8000530:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000534:	480c      	ldr	r0, [pc, #48]	@ (8000568 <MR+0x68>)
 8000536:	f001 f8c8 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000540:	4808      	ldr	r0, [pc, #32]	@ (8000564 <MR+0x64>)
 8000542:	f001 f8c2 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 8000546:	2200      	movs	r2, #0
 8000548:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800054c:	4805      	ldr	r0, [pc, #20]	@ (8000564 <MR+0x64>)
 800054e:	f001 f8bc 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000558:	4802      	ldr	r0, [pc, #8]	@ (8000564 <MR+0x64>)
 800055a:	f001 f8b6 	bl	80016ca <HAL_GPIO_WritePin>
   }
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40010c00 	.word	0x40010c00
 8000568:	40010800 	.word	0x40010800

0800056c <ST>:
   void ST()
   {
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
      HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0);
 8000570:	2200      	movs	r2, #0
 8000572:	2108      	movs	r1, #8
 8000574:	4816      	ldr	r0, [pc, #88]	@ (80005d0 <ST+0x64>)
 8000576:	f001 f8a8 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 800057a:	2200      	movs	r2, #0
 800057c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000580:	4814      	ldr	r0, [pc, #80]	@ (80005d4 <ST+0x68>)
 8000582:	f001 f8a2 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	2110      	movs	r1, #16
 800058a:	4811      	ldr	r0, [pc, #68]	@ (80005d0 <ST+0x64>)
 800058c:	f001 f89d 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 8000590:	2200      	movs	r2, #0
 8000592:	2120      	movs	r1, #32
 8000594:	480e      	ldr	r0, [pc, #56]	@ (80005d0 <ST+0x64>)
 8000596:	f001 f898 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0);
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005a0:	480c      	ldr	r0, [pc, #48]	@ (80005d4 <ST+0x68>)
 80005a2:	f001 f892 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ac:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <ST+0x64>)
 80005ae:	f001 f88c 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005b8:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <ST+0x64>)
 80005ba:	f001 f886 	bl	80016ca <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005c4:	4802      	ldr	r0, [pc, #8]	@ (80005d0 <ST+0x64>)
 80005c6:	f001 f880 	bl	80016ca <HAL_GPIO_WritePin>
   }
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40010c00 	.word	0x40010c00
 80005d4:	40010800 	.word	0x40010800

080005d8 <__io_putchar>:
PUTCHAR_PROTOTYPE
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
if (ch == '\n')
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	2b0a      	cmp	r3, #10
 80005e4:	d106      	bne.n	80005f4 <__io_putchar+0x1c>
HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, HAL_MAX_DELAY);
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ea:	2201      	movs	r2, #1
 80005ec:	4907      	ldr	r1, [pc, #28]	@ (800060c <__io_putchar+0x34>)
 80005ee:	4808      	ldr	r0, [pc, #32]	@ (8000610 <__io_putchar+0x38>)
 80005f0:	f001 fd06 	bl	8002000 <HAL_UART_Transmit>
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80005f4:	1d39      	adds	r1, r7, #4
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	2201      	movs	r2, #1
 80005fc:	4804      	ldr	r0, [pc, #16]	@ (8000610 <__io_putchar+0x38>)
 80005fe:	f001 fcff 	bl	8002000 <HAL_UART_Transmit>
return ch;
 8000602:	687b      	ldr	r3, [r7, #4]
}
 8000604:	4618      	mov	r0, r3
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	0800341c 	.word	0x0800341c
 8000610:	20000084 	.word	0x20000084

08000614 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
uint8_t ch;
HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 800061a:	1df9      	adds	r1, r7, #7
 800061c:	f04f 33ff 	mov.w	r3, #4294967295
 8000620:	2201      	movs	r2, #1
 8000622:	4804      	ldr	r0, [pc, #16]	@ (8000634 <__io_getchar+0x20>)
 8000624:	f001 fd77 	bl	8002116 <HAL_UART_Receive>
return ch;
 8000628:	79fb      	ldrb	r3, [r7, #7]
}
 800062a:	4618      	mov	r0, r3
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000084 	.word	0x20000084

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b085      	sub	sp, #20
 800063c:	af02      	add	r7, sp, #8

   /* USER CODE BEGIN 1 */
   uint8_t SEN1 = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	713b      	strb	r3, [r7, #4]
   uint8_t SEN2 = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	70fb      	strb	r3, [r7, #3]
   uint8_t mode = 0;       // 0: 수동, 1: 1번위치, 2: 2번위치, 3: 3번위치
 8000646:	2300      	movs	r3, #0
 8000648:	71fb      	strb	r3, [r7, #7]
   uint8_t seq_state = 0;  // 시퀀스 진행 단계
 800064a:	2300      	movs	r3, #0
 800064c:	71bb      	strb	r3, [r7, #6]
   uint8_t returning = 0;  // 0: 전진 중, 1: 복귀 중
 800064e:	2300      	movs	r3, #0
 8000650:	717b      	strb	r3, [r7, #5]
   /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000652:	f000 fd0b 	bl	800106c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000656:	f000 fa93 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 fafd 	bl	8000c58 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800065e:	f000 fad1 	bl	8000c04 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n=== WASD 입력 테스트 ===\n");
 8000662:	48ca      	ldr	r0, [pc, #808]	@ (800098c <main+0x354>)
 8000664:	f002 f862 	bl	800272c <puts>
  printf("W: 위, A: 왼쪽, S: 아래, D: 오른쪽\n");
 8000668:	48c9      	ldr	r0, [pc, #804]	@ (8000990 <main+0x358>)
 800066a:	f002 f85f 	bl	800272c <puts>
  printf("q: 종료\n\n");
 800066e:	48c9      	ldr	r0, [pc, #804]	@ (8000994 <main+0x35c>)
 8000670:	f002 f85c 	bl	800272c <puts>
//    /* USER CODE BEGIN 3 */
//  }
  while (1)
  {
      // 센서 읽기
      SEN1 = HAL_GPIO_ReadPin(LT1_GPIO_Port, LT1_Pin);
 8000674:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000678:	48c7      	ldr	r0, [pc, #796]	@ (8000998 <main+0x360>)
 800067a:	f001 f80f 	bl	800169c <HAL_GPIO_ReadPin>
 800067e:	4603      	mov	r3, r0
 8000680:	713b      	strb	r3, [r7, #4]
      SEN2 = HAL_GPIO_ReadPin(LT2_GPIO_Port, LT2_Pin);
 8000682:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000686:	48c4      	ldr	r0, [pc, #784]	@ (8000998 <main+0x360>)
 8000688:	f001 f808 	bl	800169c <HAL_GPIO_ReadPin>
 800068c:	4603      	mov	r3, r0
 800068e:	70fb      	strb	r3, [r7, #3]

      // 키 입력 체크 (Non-blocking)
      status = HAL_UART_Receive(&huart2, &rx_data, 1, 10);
 8000690:	1c79      	adds	r1, r7, #1
 8000692:	230a      	movs	r3, #10
 8000694:	2201      	movs	r2, #1
 8000696:	48c1      	ldr	r0, [pc, #772]	@ (800099c <main+0x364>)
 8000698:	f001 fd3d 	bl	8002116 <HAL_UART_Receive>
 800069c:	4603      	mov	r3, r0
 800069e:	70bb      	strb	r3, [r7, #2]

      if (status == HAL_OK)
 80006a0:	78bb      	ldrb	r3, [r7, #2]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	f040 80e0 	bne.w	8000868 <main+0x230>
      {
          printf("입력: %c\n", rx_data);
 80006a8:	787b      	ldrb	r3, [r7, #1]
 80006aa:	4619      	mov	r1, r3
 80006ac:	48bc      	ldr	r0, [pc, #752]	@ (80009a0 <main+0x368>)
 80006ae:	f001 ffd5 	bl	800265c <iprintf>

          switch (rx_data)
 80006b2:	787b      	ldrb	r3, [r7, #1]
 80006b4:	3b41      	subs	r3, #65	@ 0x41
 80006b6:	2b39      	cmp	r3, #57	@ 0x39
 80006b8:	f200 80d5 	bhi.w	8000866 <main+0x22e>
 80006bc:	a201      	add	r2, pc, #4	@ (adr r2, 80006c4 <main+0x8c>)
 80006be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c2:	bf00      	nop
 80006c4:	080007f7 	.word	0x080007f7
 80006c8:	08000867 	.word	0x08000867
 80006cc:	08000867 	.word	0x08000867
 80006d0:	08000805 	.word	0x08000805
 80006d4:	08000867 	.word	0x08000867
 80006d8:	08000867 	.word	0x08000867
 80006dc:	08000867 	.word	0x08000867
 80006e0:	08000867 	.word	0x08000867
 80006e4:	080007ad 	.word	0x080007ad
 80006e8:	08000867 	.word	0x08000867
 80006ec:	08000867 	.word	0x08000867
 80006f0:	08000867 	.word	0x08000867
 80006f4:	08000867 	.word	0x08000867
 80006f8:	08000867 	.word	0x08000867
 80006fc:	080007c1 	.word	0x080007c1
 8000700:	080007d5 	.word	0x080007d5
 8000704:	08000867 	.word	0x08000867
 8000708:	08000867 	.word	0x08000867
 800070c:	08000813 	.word	0x08000813
 8000710:	08000867 	.word	0x08000867
 8000714:	08000867 	.word	0x08000867
 8000718:	08000867 	.word	0x08000867
 800071c:	080007e9 	.word	0x080007e9
 8000720:	08000821 	.word	0x08000821
 8000724:	08000867 	.word	0x08000867
 8000728:	08000867 	.word	0x08000867
 800072c:	08000867 	.word	0x08000867
 8000730:	08000867 	.word	0x08000867
 8000734:	08000867 	.word	0x08000867
 8000738:	08000867 	.word	0x08000867
 800073c:	08000867 	.word	0x08000867
 8000740:	08000867 	.word	0x08000867
 8000744:	08000867 	.word	0x08000867
 8000748:	08000867 	.word	0x08000867
 800074c:	08000859 	.word	0x08000859
 8000750:	08000867 	.word	0x08000867
 8000754:	0800083d 	.word	0x0800083d
 8000758:	08000867 	.word	0x08000867
 800075c:	08000867 	.word	0x08000867
 8000760:	08000867 	.word	0x08000867
 8000764:	08000867 	.word	0x08000867
 8000768:	08000867 	.word	0x08000867
 800076c:	08000867 	.word	0x08000867
 8000770:	08000867 	.word	0x08000867
 8000774:	08000867 	.word	0x08000867
 8000778:	08000867 	.word	0x08000867
 800077c:	08000867 	.word	0x08000867
 8000780:	08000867 	.word	0x08000867
 8000784:	0800082f 	.word	0x0800082f
 8000788:	08000867 	.word	0x08000867
 800078c:	08000867 	.word	0x08000867
 8000790:	08000867 	.word	0x08000867
 8000794:	08000867 	.word	0x08000867
 8000798:	08000867 	.word	0x08000867
 800079c:	08000867 	.word	0x08000867
 80007a0:	08000867 	.word	0x08000867
 80007a4:	08000867 	.word	0x08000867
 80007a8:	0800084b 	.word	0x0800084b
          {
              case 'I':  // 1번 위치로 이동
                  mode = 1;
 80007ac:	2301      	movs	r3, #1
 80007ae:	71fb      	strb	r3, [r7, #7]
                  seq_state = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	71bb      	strb	r3, [r7, #6]
                  returning = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	717b      	strb	r3, [r7, #5]
                  printf("1번 위치로 이동 시작\n");
 80007b8:	487a      	ldr	r0, [pc, #488]	@ (80009a4 <main+0x36c>)
 80007ba:	f001 ffb7 	bl	800272c <puts>
                  break;
 80007be:	e053      	b.n	8000868 <main+0x230>
              case 'O':  // 2번 위치로 이동
                  mode = 2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	71fb      	strb	r3, [r7, #7]
                  seq_state = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	71bb      	strb	r3, [r7, #6]
                  returning = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	717b      	strb	r3, [r7, #5]
                  printf("2번 위치로 이동 시작\n");
 80007cc:	4876      	ldr	r0, [pc, #472]	@ (80009a8 <main+0x370>)
 80007ce:	f001 ffad 	bl	800272c <puts>
                  break;
 80007d2:	e049      	b.n	8000868 <main+0x230>
              case 'P':  // 3번 위치로 이동
                  mode = 3;
 80007d4:	2303      	movs	r3, #3
 80007d6:	71fb      	strb	r3, [r7, #7]
                  seq_state = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	71bb      	strb	r3, [r7, #6]
                  returning = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	717b      	strb	r3, [r7, #5]
                  printf("3번 위치로 이동 시작\n");
 80007e0:	4872      	ldr	r0, [pc, #456]	@ (80009ac <main+0x374>)
 80007e2:	f001 ffa3 	bl	800272c <puts>
                  break;
 80007e6:	e03f      	b.n	8000868 <main+0x230>

              // 수동 조작 (모드 해제)
              case 'W': mode = 0; returning = 0; MF(); break;
 80007e8:	2300      	movs	r3, #0
 80007ea:	71fb      	strb	r3, [r7, #7]
 80007ec:	2300      	movs	r3, #0
 80007ee:	717b      	strb	r3, [r7, #5]
 80007f0:	f7ff fde4 	bl	80003bc <MF>
 80007f4:	e038      	b.n	8000868 <main+0x230>
              case 'A': mode = 0; returning = 0; ML(); break;
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]
 80007fa:	2300      	movs	r3, #0
 80007fc:	717b      	strb	r3, [r7, #5]
 80007fe:	f7ff fe49 	bl	8000494 <ML>
 8000802:	e031      	b.n	8000868 <main+0x230>
              case 'D': mode = 0; returning = 0; MR(); break;
 8000804:	2300      	movs	r3, #0
 8000806:	71fb      	strb	r3, [r7, #7]
 8000808:	2300      	movs	r3, #0
 800080a:	717b      	strb	r3, [r7, #5]
 800080c:	f7ff fe78 	bl	8000500 <MR>
 8000810:	e02a      	b.n	8000868 <main+0x230>
              case 'S': mode = 0; returning = 0; MB(); break;
 8000812:	2300      	movs	r3, #0
 8000814:	71fb      	strb	r3, [r7, #7]
 8000816:	2300      	movs	r3, #0
 8000818:	717b      	strb	r3, [r7, #5]
 800081a:	f7ff fe05 	bl	8000428 <MB>
 800081e:	e023      	b.n	8000868 <main+0x230>
              case 'X': mode = 0; returning = 0; ST(); break;
 8000820:	2300      	movs	r3, #0
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	2300      	movs	r3, #0
 8000826:	717b      	strb	r3, [r7, #5]
 8000828:	f7ff fea0 	bl	800056c <ST>
 800082c:	e01c      	b.n	8000868 <main+0x230>
              case 'q': mode = 0; returning = 0; TLF(); break;
 800082e:	2300      	movs	r3, #0
 8000830:	71fb      	strb	r3, [r7, #7]
 8000832:	2300      	movs	r3, #0
 8000834:	717b      	strb	r3, [r7, #5]
 8000836:	f7ff fd7d 	bl	8000334 <TLF>
 800083a:	e015      	b.n	8000868 <main+0x230>
              case 'e': mode = 0; returning = 0; TRF(); break;
 800083c:	2300      	movs	r3, #0
 800083e:	71fb      	strb	r3, [r7, #7]
 8000840:	2300      	movs	r3, #0
 8000842:	717b      	strb	r3, [r7, #5]
 8000844:	f7ff fd87 	bl	8000356 <TRF>
 8000848:	e00e      	b.n	8000868 <main+0x230>
              case 'z': mode = 0; returning = 0; TLB(); break;
 800084a:	2300      	movs	r3, #0
 800084c:	71fb      	strb	r3, [r7, #7]
 800084e:	2300      	movs	r3, #0
 8000850:	717b      	strb	r3, [r7, #5]
 8000852:	f7ff fd91 	bl	8000378 <TLB>
 8000856:	e007      	b.n	8000868 <main+0x230>
              case 'c': mode = 0; returning = 0; TRB(); break;
 8000858:	2300      	movs	r3, #0
 800085a:	71fb      	strb	r3, [r7, #7]
 800085c:	2300      	movs	r3, #0
 800085e:	717b      	strb	r3, [r7, #5]
 8000860:	f7ff fd9b 	bl	800039a <TRB>
 8000864:	e000      	b.n	8000868 <main+0x230>
              default: break;
 8000866:	bf00      	nop
          }
      }

      // === 자동 모드 ===
      if (mode != 0)
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	2b00      	cmp	r3, #0
 800086c:	f000 8167 	beq.w	8000b3e <main+0x506>
      {
          if (returning == 0)
 8000870:	797b      	ldrb	r3, [r7, #5]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d176      	bne.n	8000964 <main+0x32c>
          {
              // ===== 전진: 목표 위치로 이동 =====
              MF();
 8000876:	f7ff fda1 	bl	80003bc <MF>

              switch (seq_state)
 800087a:	79bb      	ldrb	r3, [r7, #6]
 800087c:	2b03      	cmp	r3, #3
 800087e:	f200 8152 	bhi.w	8000b26 <main+0x4ee>
 8000882:	a201      	add	r2, pc, #4	@ (adr r2, 8000888 <main+0x250>)
 8000884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000888:	08000899 	.word	0x08000899
 800088c:	080008b5 	.word	0x080008b5
 8000890:	080008f3 	.word	0x080008f3
 8000894:	08000931 	.word	0x08000931
              {
                  case 0:  // (1,1) → (0,0) 기다림
                      if (SEN1 == 0 && SEN2 == 0) {
 8000898:	793b      	ldrb	r3, [r7, #4]
 800089a:	2b00      	cmp	r3, #0
 800089c:	f040 8138 	bne.w	8000b10 <main+0x4d8>
 80008a0:	78fb      	ldrb	r3, [r7, #3]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	f040 8134 	bne.w	8000b10 <main+0x4d8>
                          seq_state = 1;
 80008a8:	2301      	movs	r3, #1
 80008aa:	71bb      	strb	r3, [r7, #6]
                          printf("전진 시퀀스 1: (0,0) 진입\n");
 80008ac:	4840      	ldr	r0, [pc, #256]	@ (80009b0 <main+0x378>)
 80008ae:	f001 ff3d 	bl	800272c <puts>
                      }
                      break;
 80008b2:	e12d      	b.n	8000b10 <main+0x4d8>

                  case 1:  // (0,0) → (1,0) 기다림
                      if (SEN1 == 1 && SEN2 == 0) {
 80008b4:	793b      	ldrb	r3, [r7, #4]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	f040 812c 	bne.w	8000b14 <main+0x4dc>
 80008bc:	78fb      	ldrb	r3, [r7, #3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	f040 8128 	bne.w	8000b14 <main+0x4dc>
                          if (mode == 1) {  // 1번 위치 도착
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d10d      	bne.n	80008e6 <main+0x2ae>
                              ST();
 80008ca:	f7ff fe4f 	bl	800056c <ST>
                              printf("1번 위치 도착! 3초 후 복귀\n");
 80008ce:	4839      	ldr	r0, [pc, #228]	@ (80009b4 <main+0x37c>)
 80008d0:	f001 ff2c 	bl	800272c <puts>
                              HAL_Delay(3000);
 80008d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80008d8:	f000 fc2a 	bl	8001130 <HAL_Delay>
                              returning = 1;
 80008dc:	2301      	movs	r3, #1
 80008de:	717b      	strb	r3, [r7, #5]
                              seq_state = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	71bb      	strb	r3, [r7, #6]
                          } else {
                              seq_state = 2;
                              printf("전진 시퀀스 2: (1,0) 진입\n");
                          }
                      }
                      break;
 80008e4:	e116      	b.n	8000b14 <main+0x4dc>
                              seq_state = 2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	71bb      	strb	r3, [r7, #6]
                              printf("전진 시퀀스 2: (1,0) 진입\n");
 80008ea:	4833      	ldr	r0, [pc, #204]	@ (80009b8 <main+0x380>)
 80008ec:	f001 ff1e 	bl	800272c <puts>
                      break;
 80008f0:	e110      	b.n	8000b14 <main+0x4dc>

                  case 2:  // (1,0) → (0,1) 기다림
                      if (SEN1 == 0 && SEN2 == 1) {
 80008f2:	793b      	ldrb	r3, [r7, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	f040 810f 	bne.w	8000b18 <main+0x4e0>
 80008fa:	78fb      	ldrb	r3, [r7, #3]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	f040 810b 	bne.w	8000b18 <main+0x4e0>
                          if (mode == 2) {  // 2번 위치 도착
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	2b02      	cmp	r3, #2
 8000906:	d10d      	bne.n	8000924 <main+0x2ec>
                              ST();
 8000908:	f7ff fe30 	bl	800056c <ST>
                              printf("2번 위치 도착! 3초 후 복귀\n");
 800090c:	482b      	ldr	r0, [pc, #172]	@ (80009bc <main+0x384>)
 800090e:	f001 ff0d 	bl	800272c <puts>
                              HAL_Delay(3000);
 8000912:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000916:	f000 fc0b 	bl	8001130 <HAL_Delay>
                              returning = 1;
 800091a:	2301      	movs	r3, #1
 800091c:	717b      	strb	r3, [r7, #5]
                              seq_state = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	71bb      	strb	r3, [r7, #6]
                          } else {
                              seq_state = 3;
                              printf("전진 시퀀스 3: (0,1) 진입\n");
                          }
                      }
                      break;
 8000922:	e0f9      	b.n	8000b18 <main+0x4e0>
                              seq_state = 3;
 8000924:	2303      	movs	r3, #3
 8000926:	71bb      	strb	r3, [r7, #6]
                              printf("전진 시퀀스 3: (0,1) 진입\n");
 8000928:	4825      	ldr	r0, [pc, #148]	@ (80009c0 <main+0x388>)
 800092a:	f001 feff 	bl	800272c <puts>
                      break;
 800092e:	e0f3      	b.n	8000b18 <main+0x4e0>

                  case 3:  // (0,1) → (1,1) 기다림
                      if (SEN1 == 1 && SEN2 == 1) {
 8000930:	793b      	ldrb	r3, [r7, #4]
 8000932:	2b01      	cmp	r3, #1
 8000934:	f040 80f2 	bne.w	8000b1c <main+0x4e4>
 8000938:	78fb      	ldrb	r3, [r7, #3]
 800093a:	2b01      	cmp	r3, #1
 800093c:	f040 80ee 	bne.w	8000b1c <main+0x4e4>
                          if (mode == 3) {  // 3번 위치 도착
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	2b03      	cmp	r3, #3
 8000944:	f040 80ea 	bne.w	8000b1c <main+0x4e4>
                              ST();
 8000948:	f7ff fe10 	bl	800056c <ST>
                              printf("3번 위치 도착! 3초 후 복귀\n");
 800094c:	481d      	ldr	r0, [pc, #116]	@ (80009c4 <main+0x38c>)
 800094e:	f001 feed 	bl	800272c <puts>
                              HAL_Delay(3000);
 8000952:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000956:	f000 fbeb 	bl	8001130 <HAL_Delay>
                              returning = 1;
 800095a:	2301      	movs	r3, #1
 800095c:	717b      	strb	r3, [r7, #5]
                              seq_state = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	71bb      	strb	r3, [r7, #6]
                          }
                      }
                      break;
 8000962:	e0db      	b.n	8000b1c <main+0x4e4>
              }
          }
          else
          {
              // ===== 후진: 초기 위치로 복귀 =====
              MB();
 8000964:	f7ff fd60 	bl	8000428 <MB>
              // 복귀 시퀀스 (역순)
              // 1번에서 복귀: (1,0) → (0,0) → (1,1)
              // 2번에서 복귀: (0,1) → (1,0) → (0,0) → (1,1)
              // 3번에서 복귀: (1,1) → (0,1) → (1,0) → (0,0) → (1,1)

              switch (mode)
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	2b03      	cmp	r3, #3
 800096c:	f000 8085 	beq.w	8000a7a <main+0x442>
 8000970:	2b03      	cmp	r3, #3
 8000972:	f300 80d8 	bgt.w	8000b26 <main+0x4ee>
 8000976:	2b01      	cmp	r3, #1
 8000978:	d002      	beq.n	8000980 <main+0x348>
 800097a:	2b02      	cmp	r3, #2
 800097c:	d044      	beq.n	8000a08 <main+0x3d0>
 800097e:	e0d2      	b.n	8000b26 <main+0x4ee>
              {
                  case 1:  // 1번 위치에서 복귀
                      switch (seq_state)
 8000980:	79bb      	ldrb	r3, [r7, #6]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d020      	beq.n	80009c8 <main+0x390>
 8000986:	2b01      	cmp	r3, #1
 8000988:	d02a      	beq.n	80009e0 <main+0x3a8>
                                  returning = 0;
                                  printf("초기 위치 복귀 완료!\n");
                              }
                              break;
                      }
                      break;
 800098a:	e0cc      	b.n	8000b26 <main+0x4ee>
 800098c:	08003420 	.word	0x08003420
 8000990:	08003440 	.word	0x08003440
 8000994:	0800346c 	.word	0x0800346c
 8000998:	40011000 	.word	0x40011000
 800099c:	20000084 	.word	0x20000084
 80009a0:	08003478 	.word	0x08003478
 80009a4:	08003484 	.word	0x08003484
 80009a8:	080034a4 	.word	0x080034a4
 80009ac:	080034c4 	.word	0x080034c4
 80009b0:	080034e4 	.word	0x080034e4
 80009b4:	08003508 	.word	0x08003508
 80009b8:	0800352c 	.word	0x0800352c
 80009bc:	08003550 	.word	0x08003550
 80009c0:	08003574 	.word	0x08003574
 80009c4:	08003598 	.word	0x08003598
                              if (SEN1 == 0 && SEN2 == 0) {
 80009c8:	793b      	ldrb	r3, [r7, #4]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d118      	bne.n	8000a00 <main+0x3c8>
 80009ce:	78fb      	ldrb	r3, [r7, #3]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d115      	bne.n	8000a00 <main+0x3c8>
                                  seq_state = 1;
 80009d4:	2301      	movs	r3, #1
 80009d6:	71bb      	strb	r3, [r7, #6]
                                  printf("복귀 1: (0,0) 진입\n");
 80009d8:	4861      	ldr	r0, [pc, #388]	@ (8000b60 <main+0x528>)
 80009da:	f001 fea7 	bl	800272c <puts>
                              break;
 80009de:	e00f      	b.n	8000a00 <main+0x3c8>
                              if (SEN1 == 1 && SEN2 == 1) {
 80009e0:	793b      	ldrb	r3, [r7, #4]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d10e      	bne.n	8000a04 <main+0x3cc>
 80009e6:	78fb      	ldrb	r3, [r7, #3]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d10b      	bne.n	8000a04 <main+0x3cc>
                                  ST();
 80009ec:	f7ff fdbe 	bl	800056c <ST>
                                  mode = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	71fb      	strb	r3, [r7, #7]
                                  returning = 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	717b      	strb	r3, [r7, #5]
                                  printf("초기 위치 복귀 완료!\n");
 80009f8:	485a      	ldr	r0, [pc, #360]	@ (8000b64 <main+0x52c>)
 80009fa:	f001 fe97 	bl	800272c <puts>
                              break;
 80009fe:	e001      	b.n	8000a04 <main+0x3cc>
                              break;
 8000a00:	bf00      	nop
 8000a02:	e090      	b.n	8000b26 <main+0x4ee>
                              break;
 8000a04:	bf00      	nop
                      break;
 8000a06:	e08e      	b.n	8000b26 <main+0x4ee>

                  case 2:  // 2번 위치에서 복귀
                      switch (seq_state)
 8000a08:	79bb      	ldrb	r3, [r7, #6]
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d01f      	beq.n	8000a4e <main+0x416>
 8000a0e:	2b02      	cmp	r3, #2
 8000a10:	f300 8086 	bgt.w	8000b20 <main+0x4e8>
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d002      	beq.n	8000a1e <main+0x3e6>
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d00c      	beq.n	8000a36 <main+0x3fe>
                                  returning = 0;
                                  printf("초기 위치 복귀 완료!\n");
                              }
                              break;
                      }
                      break;
 8000a1c:	e080      	b.n	8000b20 <main+0x4e8>
                              if (SEN1 == 1 && SEN2 == 0) {
 8000a1e:	793b      	ldrb	r3, [r7, #4]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d124      	bne.n	8000a6e <main+0x436>
 8000a24:	78fb      	ldrb	r3, [r7, #3]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d121      	bne.n	8000a6e <main+0x436>
                                  seq_state = 1;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	71bb      	strb	r3, [r7, #6]
                                  printf("복귀 1: (1,0) 진입\n");
 8000a2e:	484e      	ldr	r0, [pc, #312]	@ (8000b68 <main+0x530>)
 8000a30:	f001 fe7c 	bl	800272c <puts>
                              break;
 8000a34:	e01b      	b.n	8000a6e <main+0x436>
                              if (SEN1 == 0 && SEN2 == 0) {
 8000a36:	793b      	ldrb	r3, [r7, #4]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d11a      	bne.n	8000a72 <main+0x43a>
 8000a3c:	78fb      	ldrb	r3, [r7, #3]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d117      	bne.n	8000a72 <main+0x43a>
                                  seq_state = 2;
 8000a42:	2302      	movs	r3, #2
 8000a44:	71bb      	strb	r3, [r7, #6]
                                  printf("복귀 2: (0,0) 진입\n");
 8000a46:	4849      	ldr	r0, [pc, #292]	@ (8000b6c <main+0x534>)
 8000a48:	f001 fe70 	bl	800272c <puts>
                              break;
 8000a4c:	e011      	b.n	8000a72 <main+0x43a>
                              if (SEN1 == 1 && SEN2 == 1) {
 8000a4e:	793b      	ldrb	r3, [r7, #4]
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d110      	bne.n	8000a76 <main+0x43e>
 8000a54:	78fb      	ldrb	r3, [r7, #3]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d10d      	bne.n	8000a76 <main+0x43e>
                                  ST();
 8000a5a:	f7ff fd87 	bl	800056c <ST>
                                  mode = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	71fb      	strb	r3, [r7, #7]
                                  returning = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	717b      	strb	r3, [r7, #5]
                                  printf("초기 위치 복귀 완료!\n");
 8000a66:	483f      	ldr	r0, [pc, #252]	@ (8000b64 <main+0x52c>)
 8000a68:	f001 fe60 	bl	800272c <puts>
                              break;
 8000a6c:	e003      	b.n	8000a76 <main+0x43e>
                              break;
 8000a6e:	bf00      	nop
 8000a70:	e056      	b.n	8000b20 <main+0x4e8>
                              break;
 8000a72:	bf00      	nop
 8000a74:	e054      	b.n	8000b20 <main+0x4e8>
                              break;
 8000a76:	bf00      	nop
                      break;
 8000a78:	e052      	b.n	8000b20 <main+0x4e8>

                  case 3:  // 3번 위치에서 복귀
                      switch (seq_state)
 8000a7a:	79bb      	ldrb	r3, [r7, #6]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d851      	bhi.n	8000b24 <main+0x4ec>
 8000a80:	a201      	add	r2, pc, #4	@ (adr r2, 8000a88 <main+0x450>)
 8000a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a86:	bf00      	nop
 8000a88:	08000a99 	.word	0x08000a99
 8000a8c:	08000ab1 	.word	0x08000ab1
 8000a90:	08000ac9 	.word	0x08000ac9
 8000a94:	08000ae1 	.word	0x08000ae1
                      {
                          case 0:  // (1,1) → (0,1) 기다림
                              if (SEN1 == 0 && SEN2 == 1) {
 8000a98:	793b      	ldrb	r3, [r7, #4]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d130      	bne.n	8000b00 <main+0x4c8>
 8000a9e:	78fb      	ldrb	r3, [r7, #3]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d12d      	bne.n	8000b00 <main+0x4c8>
                                  seq_state = 1;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	71bb      	strb	r3, [r7, #6]
                                  printf("복귀 1: (0,1) 진입\n");
 8000aa8:	4831      	ldr	r0, [pc, #196]	@ (8000b70 <main+0x538>)
 8000aaa:	f001 fe3f 	bl	800272c <puts>
                              }
                              break;
 8000aae:	e027      	b.n	8000b00 <main+0x4c8>
                          case 1:  // (0,1) → (1,0) 기다림
                              if (SEN1 == 1 && SEN2 == 0) {
 8000ab0:	793b      	ldrb	r3, [r7, #4]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d126      	bne.n	8000b04 <main+0x4cc>
 8000ab6:	78fb      	ldrb	r3, [r7, #3]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d123      	bne.n	8000b04 <main+0x4cc>
                                  seq_state = 2;
 8000abc:	2302      	movs	r3, #2
 8000abe:	71bb      	strb	r3, [r7, #6]
                                  printf("복귀 2: (1,0) 진입\n");
 8000ac0:	482c      	ldr	r0, [pc, #176]	@ (8000b74 <main+0x53c>)
 8000ac2:	f001 fe33 	bl	800272c <puts>
                              }
                              break;
 8000ac6:	e01d      	b.n	8000b04 <main+0x4cc>
                          case 2:  // (1,0) → (0,0) 기다림
                              if (SEN1 == 0 && SEN2 == 0) {
 8000ac8:	793b      	ldrb	r3, [r7, #4]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d11c      	bne.n	8000b08 <main+0x4d0>
 8000ace:	78fb      	ldrb	r3, [r7, #3]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d119      	bne.n	8000b08 <main+0x4d0>
                                  seq_state = 3;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	71bb      	strb	r3, [r7, #6]
                                  printf("복귀 3: (0,0) 진입\n");
 8000ad8:	4827      	ldr	r0, [pc, #156]	@ (8000b78 <main+0x540>)
 8000ada:	f001 fe27 	bl	800272c <puts>
                              }
                              break;
 8000ade:	e013      	b.n	8000b08 <main+0x4d0>
                          case 3:  // (0,0) → (1,1) 기다림
                              if (SEN1 == 1 && SEN2 == 1) {
 8000ae0:	793b      	ldrb	r3, [r7, #4]
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d112      	bne.n	8000b0c <main+0x4d4>
 8000ae6:	78fb      	ldrb	r3, [r7, #3]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d10f      	bne.n	8000b0c <main+0x4d4>
                                  ST();
 8000aec:	f7ff fd3e 	bl	800056c <ST>
                                  mode = 0;
 8000af0:	2300      	movs	r3, #0
 8000af2:	71fb      	strb	r3, [r7, #7]
                                  returning = 0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	717b      	strb	r3, [r7, #5]
                                  printf("초기 위치 복귀 완료!\n");
 8000af8:	481a      	ldr	r0, [pc, #104]	@ (8000b64 <main+0x52c>)
 8000afa:	f001 fe17 	bl	800272c <puts>
                              }
                              break;
 8000afe:	e005      	b.n	8000b0c <main+0x4d4>
                              break;
 8000b00:	bf00      	nop
 8000b02:	e00f      	b.n	8000b24 <main+0x4ec>
                              break;
 8000b04:	bf00      	nop
 8000b06:	e00d      	b.n	8000b24 <main+0x4ec>
                              break;
 8000b08:	bf00      	nop
 8000b0a:	e00b      	b.n	8000b24 <main+0x4ec>
                              break;
 8000b0c:	bf00      	nop
                      }
                      break;
 8000b0e:	e009      	b.n	8000b24 <main+0x4ec>
                      break;
 8000b10:	bf00      	nop
 8000b12:	e008      	b.n	8000b26 <main+0x4ee>
                      break;
 8000b14:	bf00      	nop
 8000b16:	e006      	b.n	8000b26 <main+0x4ee>
                      break;
 8000b18:	bf00      	nop
 8000b1a:	e004      	b.n	8000b26 <main+0x4ee>
                      break;
 8000b1c:	bf00      	nop
 8000b1e:	e002      	b.n	8000b26 <main+0x4ee>
                      break;
 8000b20:	bf00      	nop
 8000b22:	e000      	b.n	8000b26 <main+0x4ee>
                      break;
 8000b24:	bf00      	nop
              }
          }

          printf("mode=%d, ret=%d, seq=%d, SEN=(%d,%d)\n",
 8000b26:	79f9      	ldrb	r1, [r7, #7]
 8000b28:	7978      	ldrb	r0, [r7, #5]
 8000b2a:	79bc      	ldrb	r4, [r7, #6]
 8000b2c:	793b      	ldrb	r3, [r7, #4]
 8000b2e:	78fa      	ldrb	r2, [r7, #3]
 8000b30:	9201      	str	r2, [sp, #4]
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	4623      	mov	r3, r4
 8000b36:	4602      	mov	r2, r0
 8000b38:	4810      	ldr	r0, [pc, #64]	@ (8000b7c <main+0x544>)
 8000b3a:	f001 fd8f 	bl	800265c <iprintf>
                 mode, returning, seq_state, SEN1, SEN2);
      }
      printf("mode=%d, ret=%d, seq=%d, SEN=(%d,%d)\n",
 8000b3e:	79f9      	ldrb	r1, [r7, #7]
 8000b40:	7978      	ldrb	r0, [r7, #5]
 8000b42:	79bc      	ldrb	r4, [r7, #6]
 8000b44:	793b      	ldrb	r3, [r7, #4]
 8000b46:	78fa      	ldrb	r2, [r7, #3]
 8000b48:	9201      	str	r2, [sp, #4]
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	4623      	mov	r3, r4
 8000b4e:	4602      	mov	r2, r0
 8000b50:	480a      	ldr	r0, [pc, #40]	@ (8000b7c <main+0x544>)
 8000b52:	f001 fd83 	bl	800265c <iprintf>
             mode, returning, seq_state, SEN1, SEN2);

      HAL_Delay(50);
 8000b56:	2032      	movs	r0, #50	@ 0x32
 8000b58:	f000 faea 	bl	8001130 <HAL_Delay>
      SEN1 = HAL_GPIO_ReadPin(LT1_GPIO_Port, LT1_Pin);
 8000b5c:	e58a      	b.n	8000674 <main+0x3c>
 8000b5e:	bf00      	nop
 8000b60:	080035bc 	.word	0x080035bc
 8000b64:	080035d4 	.word	0x080035d4
 8000b68:	080035f4 	.word	0x080035f4
 8000b6c:	0800360c 	.word	0x0800360c
 8000b70:	08003624 	.word	0x08003624
 8000b74:	0800363c 	.word	0x0800363c
 8000b78:	08003654 	.word	0x08003654
 8000b7c:	0800366c 	.word	0x0800366c

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b090      	sub	sp, #64	@ 0x40
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	f107 0318 	add.w	r3, r7, #24
 8000b8a:	2228      	movs	r2, #40	@ 0x28
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f001 feac 	bl	80028ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
 8000ba0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000baa:	2310      	movs	r3, #16
 8000bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000bb6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000bba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bbc:	f107 0318 	add.w	r3, r7, #24
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f000 fdbd 	bl	8001740 <HAL_RCC_OscConfig>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000bcc:	f000 f8d8 	bl	8000d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000be0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2102      	movs	r1, #2
 8000bea:	4618      	mov	r0, r3
 8000bec:	f001 f82a 	bl	8001c44 <HAL_RCC_ClockConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000bf6:	f000 f8c3 	bl	8000d80 <Error_Handler>
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	3740      	adds	r7, #64	@ 0x40
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c08:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c0a:	4a12      	ldr	r2, [pc, #72]	@ (8000c54 <MX_USART2_UART_Init+0x50>)
 8000c0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c0e:	4b10      	ldr	r3, [pc, #64]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c22:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c28:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2e:	4b08      	ldr	r3, [pc, #32]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c34:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3a:	4805      	ldr	r0, [pc, #20]	@ (8000c50 <MX_USART2_UART_Init+0x4c>)
 8000c3c:	f001 f990 	bl	8001f60 <HAL_UART_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c46:	f000 f89b 	bl	8000d80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	20000084 	.word	0x20000084
 8000c54:	40004400 	.word	0x40004400

08000c58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5e:	f107 0310 	add.w	r3, r7, #16
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
 8000c66:	605a      	str	r2, [r3, #4]
 8000c68:	609a      	str	r2, [r3, #8]
 8000c6a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	4a3e      	ldr	r2, [pc, #248]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c72:	f043 0310 	orr.w	r3, r3, #16
 8000c76:	6193      	str	r3, [r2, #24]
 8000c78:	4b3c      	ldr	r3, [pc, #240]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	f003 0310 	and.w	r3, r3, #16
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c84:	4b39      	ldr	r3, [pc, #228]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	4a38      	ldr	r2, [pc, #224]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c8a:	f043 0320 	orr.w	r3, r3, #32
 8000c8e:	6193      	str	r3, [r2, #24]
 8000c90:	4b36      	ldr	r3, [pc, #216]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9c:	4b33      	ldr	r3, [pc, #204]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	4a32      	ldr	r2, [pc, #200]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000ca2:	f043 0304 	orr.w	r3, r3, #4
 8000ca6:	6193      	str	r3, [r2, #24]
 8000ca8:	4b30      	ldr	r3, [pc, #192]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	f003 0304 	and.w	r3, r3, #4
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	4a2c      	ldr	r2, [pc, #176]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	6193      	str	r3, [r2, #24]
 8000cc0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d6c <MX_GPIO_Init+0x114>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	f003 0308 	and.w	r3, r3, #8
 8000cc8:	603b      	str	r3, [r7, #0]
 8000cca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LBF_Pin|LFB_Pin, GPIO_PIN_RESET);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8000cd2:	4827      	ldr	r0, [pc, #156]	@ (8000d70 <MX_GPIO_Init+0x118>)
 8000cd4:	f000 fcf9 	bl	80016ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 8000cde:	4825      	ldr	r0, [pc, #148]	@ (8000d74 <MX_GPIO_Init+0x11c>)
 8000ce0:	f000 fcf3 	bl	80016ca <HAL_GPIO_WritePin>
                          |RBF_Pin|RBB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ce4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cea:	4b23      	ldr	r3, [pc, #140]	@ (8000d78 <MX_GPIO_Init+0x120>)
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	4820      	ldr	r0, [pc, #128]	@ (8000d7c <MX_GPIO_Init+0x124>)
 8000cfa:	f000 fb4b 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LBF_Pin LFB_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LBF_Pin|LFB_Pin;
 8000cfe:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8000d02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d04:	2301      	movs	r3, #1
 8000d06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 0310 	add.w	r3, r7, #16
 8000d14:	4619      	mov	r1, r3
 8000d16:	4816      	ldr	r0, [pc, #88]	@ (8000d70 <MX_GPIO_Init+0x118>)
 8000d18:	f000 fb3c 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pins : LBB_Pin LFF_Pin RFF_Pin RFB_Pin
                           RBF_Pin RBB_Pin */
  GPIO_InitStruct.Pin = LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 8000d1c:	f44f 63e7 	mov.w	r3, #1848	@ 0x738
 8000d20:	613b      	str	r3, [r7, #16]
                          |RBF_Pin|RBB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d22:	2301      	movs	r3, #1
 8000d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d2e:	f107 0310 	add.w	r3, r7, #16
 8000d32:	4619      	mov	r1, r3
 8000d34:	480f      	ldr	r0, [pc, #60]	@ (8000d74 <MX_GPIO_Init+0x11c>)
 8000d36:	f000 fb2d 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pins : LT1_Pin LT2_Pin */
  GPIO_InitStruct.Pin = LT1_Pin|LT2_Pin;
 8000d3a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	480b      	ldr	r0, [pc, #44]	@ (8000d7c <MX_GPIO_Init+0x124>)
 8000d50:	f000 fb20 	bl	8001394 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2100      	movs	r1, #0
 8000d58:	2028      	movs	r0, #40	@ 0x28
 8000d5a:	f000 fae4 	bl	8001326 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d5e:	2028      	movs	r0, #40	@ 0x28
 8000d60:	f000 fafd 	bl	800135e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d64:	bf00      	nop
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	40010800 	.word	0x40010800
 8000d74:	40010c00 	.word	0x40010c00
 8000d78:	10110000 	.word	0x10110000
 8000d7c:	40011000 	.word	0x40011000

08000d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d84:	b672      	cpsid	i
}
 8000d86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <Error_Handler+0x8>

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d92:	4b15      	ldr	r3, [pc, #84]	@ (8000de8 <HAL_MspInit+0x5c>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	4a14      	ldr	r2, [pc, #80]	@ (8000de8 <HAL_MspInit+0x5c>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6193      	str	r3, [r2, #24]
 8000d9e:	4b12      	ldr	r3, [pc, #72]	@ (8000de8 <HAL_MspInit+0x5c>)
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <HAL_MspInit+0x5c>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a0e      	ldr	r2, [pc, #56]	@ (8000de8 <HAL_MspInit+0x5c>)
 8000db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <HAL_MspInit+0x5c>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <HAL_MspInit+0x60>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	4a04      	ldr	r2, [pc, #16]	@ (8000dec <HAL_MspInit+0x60>)
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	40021000 	.word	0x40021000
 8000dec:	40010000 	.word	0x40010000

08000df0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df8:	f107 0310 	add.w	r3, r7, #16
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a15      	ldr	r2, [pc, #84]	@ (8000e60 <HAL_UART_MspInit+0x70>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d123      	bne.n	8000e58 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e10:	4b14      	ldr	r3, [pc, #80]	@ (8000e64 <HAL_UART_MspInit+0x74>)
 8000e12:	69db      	ldr	r3, [r3, #28]
 8000e14:	4a13      	ldr	r2, [pc, #76]	@ (8000e64 <HAL_UART_MspInit+0x74>)
 8000e16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e1a:	61d3      	str	r3, [r2, #28]
 8000e1c:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <HAL_UART_MspInit+0x74>)
 8000e1e:	69db      	ldr	r3, [r3, #28]
 8000e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e28:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_UART_MspInit+0x74>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e64 <HAL_UART_MspInit+0x74>)
 8000e2e:	f043 0304 	orr.w	r3, r3, #4
 8000e32:	6193      	str	r3, [r2, #24]
 8000e34:	4b0b      	ldr	r3, [pc, #44]	@ (8000e64 <HAL_UART_MspInit+0x74>)
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	f003 0304 	and.w	r3, r3, #4
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e40:	230c      	movs	r3, #12
 8000e42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e44:	2302      	movs	r3, #2
 8000e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4c:	f107 0310 	add.w	r3, r7, #16
 8000e50:	4619      	mov	r1, r3
 8000e52:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <HAL_UART_MspInit+0x78>)
 8000e54:	f000 fa9e 	bl	8001394 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e58:	bf00      	nop
 8000e5a:	3720      	adds	r7, #32
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40004400 	.word	0x40004400
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010800 	.word	0x40010800

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <NMI_Handler+0x4>

08000e74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <HardFault_Handler+0x4>

08000e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <MemManage_Handler+0x4>

08000e84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <BusFault_Handler+0x4>

08000e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <UsageFault_Handler+0x4>

08000e94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr

08000ea0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr

08000eac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ebc:	f000 f91c 	bl	80010f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000ec8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000ecc:	f000 fc16 	bl	80016fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	e00a      	b.n	8000efc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ee6:	f7ff fb95 	bl	8000614 <__io_getchar>
 8000eea:	4601      	mov	r1, r0
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	1c5a      	adds	r2, r3, #1
 8000ef0:	60ba      	str	r2, [r7, #8]
 8000ef2:	b2ca      	uxtb	r2, r1
 8000ef4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	697a      	ldr	r2, [r7, #20]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dbf0      	blt.n	8000ee6 <_read+0x12>
  }

  return len;
 8000f04:	687b      	ldr	r3, [r7, #4]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3718      	adds	r7, #24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b086      	sub	sp, #24
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	60f8      	str	r0, [r7, #12]
 8000f16:	60b9      	str	r1, [r7, #8]
 8000f18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	e009      	b.n	8000f34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	1c5a      	adds	r2, r3, #1
 8000f24:	60ba      	str	r2, [r7, #8]
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fb55 	bl	80005d8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	3301      	adds	r3, #1
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	dbf1      	blt.n	8000f20 <_write+0x12>
  }
  return len;
 8000f3c:	687b      	ldr	r3, [r7, #4]
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <_close>:

int _close(int file)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr

08000f5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f6c:	605a      	str	r2, [r3, #4]
  return 0;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <_isatty>:

int _isatty(int file)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f82:	2301      	movs	r3, #1
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr

08000f8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b085      	sub	sp, #20
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
	...

08000fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb0:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <_sbrk+0x5c>)
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <_sbrk+0x60>)
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <_sbrk+0x64>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d102      	bne.n	8000fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	@ (800100c <_sbrk+0x64>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	@ (8001010 <_sbrk+0x68>)
 8000fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fca:	4b10      	ldr	r3, [pc, #64]	@ (800100c <_sbrk+0x64>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d207      	bcs.n	8000fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd8:	f001 fcd6 	bl	8002988 <__errno>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	220c      	movs	r2, #12
 8000fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe6:	e009      	b.n	8000ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fee:	4b07      	ldr	r3, [pc, #28]	@ (800100c <_sbrk+0x64>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a05      	ldr	r2, [pc, #20]	@ (800100c <_sbrk+0x64>)
 8000ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20005000 	.word	0x20005000
 8001008:	00000400 	.word	0x00000400
 800100c:	200000cc 	.word	0x200000cc
 8001010:	20000220 	.word	0x20000220

08001014 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr

08001020 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001020:	f7ff fff8 	bl	8001014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001024:	480b      	ldr	r0, [pc, #44]	@ (8001054 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001026:	490c      	ldr	r1, [pc, #48]	@ (8001058 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001028:	4a0c      	ldr	r2, [pc, #48]	@ (800105c <LoopFillZerobss+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800102c:	e002      	b.n	8001034 <LoopCopyDataInit>

0800102e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800102e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001030:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001032:	3304      	adds	r3, #4

08001034 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001034:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001036:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001038:	d3f9      	bcc.n	800102e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800103a:	4a09      	ldr	r2, [pc, #36]	@ (8001060 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800103c:	4c09      	ldr	r4, [pc, #36]	@ (8001064 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001040:	e001      	b.n	8001046 <LoopFillZerobss>

08001042 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001042:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001044:	3204      	adds	r2, #4

08001046 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001046:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001048:	d3fb      	bcc.n	8001042 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800104a:	f001 fca3 	bl	8002994 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800104e:	f7ff faf3 	bl	8000638 <main>
  bx lr
 8001052:	4770      	bx	lr
  ldr r0, =_sdata
 8001054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001058:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800105c:	080036fc 	.word	0x080036fc
  ldr r2, =_sbss
 8001060:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001064:	20000220 	.word	0x20000220

08001068 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001068:	e7fe      	b.n	8001068 <ADC1_2_IRQHandler>
	...

0800106c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <HAL_Init+0x28>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a07      	ldr	r2, [pc, #28]	@ (8001094 <HAL_Init+0x28>)
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800107c:	2003      	movs	r0, #3
 800107e:	f000 f947 	bl	8001310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f808 	bl	8001098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001088:	f7ff fe80 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40022000 	.word	0x40022000

08001098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <HAL_InitTick+0x54>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <HAL_InitTick+0x58>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80010b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f95f 	bl	800137a <HAL_SYSTICK_Config>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e00e      	b.n	80010e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b0f      	cmp	r3, #15
 80010ca:	d80a      	bhi.n	80010e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010cc:	2200      	movs	r2, #0
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	f04f 30ff 	mov.w	r0, #4294967295
 80010d4:	f000 f927 	bl	8001326 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d8:	4a06      	ldr	r2, [pc, #24]	@ (80010f4 <HAL_InitTick+0x5c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	e000      	b.n	80010e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000000 	.word	0x20000000
 80010f0:	20000008 	.word	0x20000008
 80010f4:	20000004 	.word	0x20000004

080010f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010fc:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <HAL_IncTick+0x1c>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	4b05      	ldr	r3, [pc, #20]	@ (8001118 <HAL_IncTick+0x20>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4413      	add	r3, r2
 8001108:	4a03      	ldr	r2, [pc, #12]	@ (8001118 <HAL_IncTick+0x20>)
 800110a:	6013      	str	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	20000008 	.word	0x20000008
 8001118:	200000d0 	.word	0x200000d0

0800111c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  return uwTick;
 8001120:	4b02      	ldr	r3, [pc, #8]	@ (800112c <HAL_GetTick+0x10>)
 8001122:	681b      	ldr	r3, [r3, #0]
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	200000d0 	.word	0x200000d0

08001130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001138:	f7ff fff0 	bl	800111c <HAL_GetTick>
 800113c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001148:	d005      	beq.n	8001156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800114a:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <HAL_Delay+0x44>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	461a      	mov	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4413      	add	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001156:	bf00      	nop
 8001158:	f7ff ffe0 	bl	800111c <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	429a      	cmp	r2, r3
 8001166:	d8f7      	bhi.n	8001158 <HAL_Delay+0x28>
  {
  }
}
 8001168:	bf00      	nop
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	20000008 	.word	0x20000008

08001178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f003 0307 	and.w	r3, r3, #7
 8001186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <__NVIC_SetPriorityGrouping+0x44>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001194:	4013      	ands	r3, r2
 8001196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011aa:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <__NVIC_SetPriorityGrouping+0x44>)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	60d3      	str	r3, [r2, #12]
}
 80011b0:	bf00      	nop
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <__NVIC_GetPriorityGrouping+0x18>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	0a1b      	lsrs	r3, r3, #8
 80011ca:	f003 0307 	and.w	r3, r3, #7
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000ed00 	.word	0xe000ed00

080011dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	db0b      	blt.n	8001206 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	f003 021f 	and.w	r2, r3, #31
 80011f4:	4906      	ldr	r1, [pc, #24]	@ (8001210 <__NVIC_EnableIRQ+0x34>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	095b      	lsrs	r3, r3, #5
 80011fc:	2001      	movs	r0, #1
 80011fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001206:	bf00      	nop
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	e000e100 	.word	0xe000e100

08001214 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	6039      	str	r1, [r7, #0]
 800121e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001224:	2b00      	cmp	r3, #0
 8001226:	db0a      	blt.n	800123e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	b2da      	uxtb	r2, r3
 800122c:	490c      	ldr	r1, [pc, #48]	@ (8001260 <__NVIC_SetPriority+0x4c>)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	0112      	lsls	r2, r2, #4
 8001234:	b2d2      	uxtb	r2, r2
 8001236:	440b      	add	r3, r1
 8001238:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800123c:	e00a      	b.n	8001254 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	b2da      	uxtb	r2, r3
 8001242:	4908      	ldr	r1, [pc, #32]	@ (8001264 <__NVIC_SetPriority+0x50>)
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	3b04      	subs	r3, #4
 800124c:	0112      	lsls	r2, r2, #4
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	440b      	add	r3, r1
 8001252:	761a      	strb	r2, [r3, #24]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001268:	b480      	push	{r7}
 800126a:	b089      	sub	sp, #36	@ 0x24
 800126c:	af00      	add	r7, sp, #0
 800126e:	60f8      	str	r0, [r7, #12]
 8001270:	60b9      	str	r1, [r7, #8]
 8001272:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f1c3 0307 	rsb	r3, r3, #7
 8001282:	2b04      	cmp	r3, #4
 8001284:	bf28      	it	cs
 8001286:	2304      	movcs	r3, #4
 8001288:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3304      	adds	r3, #4
 800128e:	2b06      	cmp	r3, #6
 8001290:	d902      	bls.n	8001298 <NVIC_EncodePriority+0x30>
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3b03      	subs	r3, #3
 8001296:	e000      	b.n	800129a <NVIC_EncodePriority+0x32>
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800129c:	f04f 32ff 	mov.w	r2, #4294967295
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43da      	mvns	r2, r3
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	401a      	ands	r2, r3
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b0:	f04f 31ff 	mov.w	r1, #4294967295
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ba:	43d9      	mvns	r1, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	4313      	orrs	r3, r2
         );
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3724      	adds	r7, #36	@ 0x24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012dc:	d301      	bcc.n	80012e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012de:	2301      	movs	r3, #1
 80012e0:	e00f      	b.n	8001302 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012e2:	4a0a      	ldr	r2, [pc, #40]	@ (800130c <SysTick_Config+0x40>)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012ea:	210f      	movs	r1, #15
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f7ff ff90 	bl	8001214 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <SysTick_Config+0x40>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fa:	4b04      	ldr	r3, [pc, #16]	@ (800130c <SysTick_Config+0x40>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	e000e010 	.word	0xe000e010

08001310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff ff2d 	bl	8001178 <__NVIC_SetPriorityGrouping>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001338:	f7ff ff42 	bl	80011c0 <__NVIC_GetPriorityGrouping>
 800133c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	6978      	ldr	r0, [r7, #20]
 8001344:	f7ff ff90 	bl	8001268 <NVIC_EncodePriority>
 8001348:	4602      	mov	r2, r0
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff5f 	bl	8001214 <__NVIC_SetPriority>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff35 	bl	80011dc <__NVIC_EnableIRQ>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff ffa2 	bl	80012cc <SysTick_Config>
 8001388:	4603      	mov	r3, r0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001394:	b480      	push	{r7}
 8001396:	b08b      	sub	sp, #44	@ 0x2c
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a6:	e169      	b.n	800167c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013a8:	2201      	movs	r2, #1
 80013aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	f040 8158 	bne.w	8001676 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	4a9a      	ldr	r2, [pc, #616]	@ (8001634 <HAL_GPIO_Init+0x2a0>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d05e      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013d0:	4a98      	ldr	r2, [pc, #608]	@ (8001634 <HAL_GPIO_Init+0x2a0>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d875      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013d6:	4a98      	ldr	r2, [pc, #608]	@ (8001638 <HAL_GPIO_Init+0x2a4>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d058      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013dc:	4a96      	ldr	r2, [pc, #600]	@ (8001638 <HAL_GPIO_Init+0x2a4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d86f      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013e2:	4a96      	ldr	r2, [pc, #600]	@ (800163c <HAL_GPIO_Init+0x2a8>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d052      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013e8:	4a94      	ldr	r2, [pc, #592]	@ (800163c <HAL_GPIO_Init+0x2a8>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d869      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013ee:	4a94      	ldr	r2, [pc, #592]	@ (8001640 <HAL_GPIO_Init+0x2ac>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d04c      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 80013f4:	4a92      	ldr	r2, [pc, #584]	@ (8001640 <HAL_GPIO_Init+0x2ac>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d863      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 80013fa:	4a92      	ldr	r2, [pc, #584]	@ (8001644 <HAL_GPIO_Init+0x2b0>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d046      	beq.n	800148e <HAL_GPIO_Init+0xfa>
 8001400:	4a90      	ldr	r2, [pc, #576]	@ (8001644 <HAL_GPIO_Init+0x2b0>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d85d      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 8001406:	2b12      	cmp	r3, #18
 8001408:	d82a      	bhi.n	8001460 <HAL_GPIO_Init+0xcc>
 800140a:	2b12      	cmp	r3, #18
 800140c:	d859      	bhi.n	80014c2 <HAL_GPIO_Init+0x12e>
 800140e:	a201      	add	r2, pc, #4	@ (adr r2, 8001414 <HAL_GPIO_Init+0x80>)
 8001410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001414:	0800148f 	.word	0x0800148f
 8001418:	08001469 	.word	0x08001469
 800141c:	0800147b 	.word	0x0800147b
 8001420:	080014bd 	.word	0x080014bd
 8001424:	080014c3 	.word	0x080014c3
 8001428:	080014c3 	.word	0x080014c3
 800142c:	080014c3 	.word	0x080014c3
 8001430:	080014c3 	.word	0x080014c3
 8001434:	080014c3 	.word	0x080014c3
 8001438:	080014c3 	.word	0x080014c3
 800143c:	080014c3 	.word	0x080014c3
 8001440:	080014c3 	.word	0x080014c3
 8001444:	080014c3 	.word	0x080014c3
 8001448:	080014c3 	.word	0x080014c3
 800144c:	080014c3 	.word	0x080014c3
 8001450:	080014c3 	.word	0x080014c3
 8001454:	080014c3 	.word	0x080014c3
 8001458:	08001471 	.word	0x08001471
 800145c:	08001485 	.word	0x08001485
 8001460:	4a79      	ldr	r2, [pc, #484]	@ (8001648 <HAL_GPIO_Init+0x2b4>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d013      	beq.n	800148e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001466:	e02c      	b.n	80014c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	623b      	str	r3, [r7, #32]
          break;
 800146e:	e029      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	3304      	adds	r3, #4
 8001476:	623b      	str	r3, [r7, #32]
          break;
 8001478:	e024      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	3308      	adds	r3, #8
 8001480:	623b      	str	r3, [r7, #32]
          break;
 8001482:	e01f      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	330c      	adds	r3, #12
 800148a:	623b      	str	r3, [r7, #32]
          break;
 800148c:	e01a      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d102      	bne.n	800149c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001496:	2304      	movs	r3, #4
 8001498:	623b      	str	r3, [r7, #32]
          break;
 800149a:	e013      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d105      	bne.n	80014b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a4:	2308      	movs	r3, #8
 80014a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	69fa      	ldr	r2, [r7, #28]
 80014ac:	611a      	str	r2, [r3, #16]
          break;
 80014ae:	e009      	b.n	80014c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014b0:	2308      	movs	r3, #8
 80014b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69fa      	ldr	r2, [r7, #28]
 80014b8:	615a      	str	r2, [r3, #20]
          break;
 80014ba:	e003      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
          break;
 80014c0:	e000      	b.n	80014c4 <HAL_GPIO_Init+0x130>
          break;
 80014c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	2bff      	cmp	r3, #255	@ 0xff
 80014c8:	d801      	bhi.n	80014ce <HAL_GPIO_Init+0x13a>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	e001      	b.n	80014d2 <HAL_GPIO_Init+0x13e>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3304      	adds	r3, #4
 80014d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	2bff      	cmp	r3, #255	@ 0xff
 80014d8:	d802      	bhi.n	80014e0 <HAL_GPIO_Init+0x14c>
 80014da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	e002      	b.n	80014e6 <HAL_GPIO_Init+0x152>
 80014e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e2:	3b08      	subs	r3, #8
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	210f      	movs	r1, #15
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	401a      	ands	r2, r3
 80014f8:	6a39      	ldr	r1, [r7, #32]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001500:	431a      	orrs	r2, r3
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	f000 80b1 	beq.w	8001676 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001514:	4b4d      	ldr	r3, [pc, #308]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 8001516:	699b      	ldr	r3, [r3, #24]
 8001518:	4a4c      	ldr	r2, [pc, #304]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6193      	str	r3, [r2, #24]
 8001520:	4b4a      	ldr	r3, [pc, #296]	@ (800164c <HAL_GPIO_Init+0x2b8>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800152c:	4a48      	ldr	r2, [pc, #288]	@ (8001650 <HAL_GPIO_Init+0x2bc>)
 800152e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3302      	adds	r3, #2
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800153a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	220f      	movs	r2, #15
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	43db      	mvns	r3, r3
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	4013      	ands	r3, r2
 800154e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a40      	ldr	r2, [pc, #256]	@ (8001654 <HAL_GPIO_Init+0x2c0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d013      	beq.n	8001580 <HAL_GPIO_Init+0x1ec>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a3f      	ldr	r2, [pc, #252]	@ (8001658 <HAL_GPIO_Init+0x2c4>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d00d      	beq.n	800157c <HAL_GPIO_Init+0x1e8>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a3e      	ldr	r2, [pc, #248]	@ (800165c <HAL_GPIO_Init+0x2c8>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d007      	beq.n	8001578 <HAL_GPIO_Init+0x1e4>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a3d      	ldr	r2, [pc, #244]	@ (8001660 <HAL_GPIO_Init+0x2cc>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d101      	bne.n	8001574 <HAL_GPIO_Init+0x1e0>
 8001570:	2303      	movs	r3, #3
 8001572:	e006      	b.n	8001582 <HAL_GPIO_Init+0x1ee>
 8001574:	2304      	movs	r3, #4
 8001576:	e004      	b.n	8001582 <HAL_GPIO_Init+0x1ee>
 8001578:	2302      	movs	r3, #2
 800157a:	e002      	b.n	8001582 <HAL_GPIO_Init+0x1ee>
 800157c:	2301      	movs	r3, #1
 800157e:	e000      	b.n	8001582 <HAL_GPIO_Init+0x1ee>
 8001580:	2300      	movs	r3, #0
 8001582:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001584:	f002 0203 	and.w	r2, r2, #3
 8001588:	0092      	lsls	r2, r2, #2
 800158a:	4093      	lsls	r3, r2
 800158c:	68fa      	ldr	r2, [r7, #12]
 800158e:	4313      	orrs	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001592:	492f      	ldr	r1, [pc, #188]	@ (8001650 <HAL_GPIO_Init+0x2bc>)
 8001594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001596:	089b      	lsrs	r3, r3, #2
 8001598:	3302      	adds	r3, #2
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d006      	beq.n	80015ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	492c      	ldr	r1, [pc, #176]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	608b      	str	r3, [r1, #8]
 80015b8:	e006      	b.n	80015c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	4928      	ldr	r1, [pc, #160]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d006      	beq.n	80015e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015d4:	4b23      	ldr	r3, [pc, #140]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015d6:	68da      	ldr	r2, [r3, #12]
 80015d8:	4922      	ldr	r1, [pc, #136]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	60cb      	str	r3, [r1, #12]
 80015e0:	e006      	b.n	80015f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015e2:	4b20      	ldr	r3, [pc, #128]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015e4:	68da      	ldr	r2, [r3, #12]
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	43db      	mvns	r3, r3
 80015ea:	491e      	ldr	r1, [pc, #120]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015ec:	4013      	ands	r3, r2
 80015ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d006      	beq.n	800160a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015fc:	4b19      	ldr	r3, [pc, #100]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	4918      	ldr	r1, [pc, #96]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	4313      	orrs	r3, r2
 8001606:	604b      	str	r3, [r1, #4]
 8001608:	e006      	b.n	8001618 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800160a:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	43db      	mvns	r3, r3
 8001612:	4914      	ldr	r1, [pc, #80]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 8001614:	4013      	ands	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d021      	beq.n	8001668 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001624:	4b0f      	ldr	r3, [pc, #60]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	490e      	ldr	r1, [pc, #56]	@ (8001664 <HAL_GPIO_Init+0x2d0>)
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	4313      	orrs	r3, r2
 800162e:	600b      	str	r3, [r1, #0]
 8001630:	e021      	b.n	8001676 <HAL_GPIO_Init+0x2e2>
 8001632:	bf00      	nop
 8001634:	10320000 	.word	0x10320000
 8001638:	10310000 	.word	0x10310000
 800163c:	10220000 	.word	0x10220000
 8001640:	10210000 	.word	0x10210000
 8001644:	10120000 	.word	0x10120000
 8001648:	10110000 	.word	0x10110000
 800164c:	40021000 	.word	0x40021000
 8001650:	40010000 	.word	0x40010000
 8001654:	40010800 	.word	0x40010800
 8001658:	40010c00 	.word	0x40010c00
 800165c:	40011000 	.word	0x40011000
 8001660:	40011400 	.word	0x40011400
 8001664:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <HAL_GPIO_Init+0x304>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	43db      	mvns	r3, r3
 8001670:	4909      	ldr	r1, [pc, #36]	@ (8001698 <HAL_GPIO_Init+0x304>)
 8001672:	4013      	ands	r3, r2
 8001674:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	3301      	adds	r3, #1
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001682:	fa22 f303 	lsr.w	r3, r2, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	f47f ae8e 	bne.w	80013a8 <HAL_GPIO_Init+0x14>
  }
}
 800168c:	bf00      	nop
 800168e:	bf00      	nop
 8001690:	372c      	adds	r7, #44	@ 0x2c
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr
 8001698:	40010400 	.word	0x40010400

0800169c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	460b      	mov	r3, r1
 80016a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689a      	ldr	r2, [r3, #8]
 80016ac:	887b      	ldrh	r3, [r7, #2]
 80016ae:	4013      	ands	r3, r2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016b4:	2301      	movs	r3, #1
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	e001      	b.n	80016be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016be:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	460b      	mov	r3, r1
 80016d4:	807b      	strh	r3, [r7, #2]
 80016d6:	4613      	mov	r3, r2
 80016d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016da:	787b      	ldrb	r3, [r7, #1]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d003      	beq.n	80016e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016e0:	887a      	ldrh	r2, [r7, #2]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016e6:	e003      	b.n	80016f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016e8:	887b      	ldrh	r3, [r7, #2]
 80016ea:	041a      	lsls	r2, r3, #16
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	611a      	str	r2, [r3, #16]
}
 80016f0:	bf00      	nop
 80016f2:	370c      	adds	r7, #12
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr
	...

080016fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001708:	695a      	ldr	r2, [r3, #20]
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	4013      	ands	r3, r2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d006      	beq.n	8001720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001712:	4a05      	ldr	r2, [pc, #20]	@ (8001728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001714:	88fb      	ldrh	r3, [r7, #6]
 8001716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001718:	88fb      	ldrh	r3, [r7, #6]
 800171a:	4618      	mov	r0, r3
 800171c:	f000 f806 	bl	800172c <HAL_GPIO_EXTI_Callback>
  }
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40010400 	.word	0x40010400

0800172c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e272      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 8087 	beq.w	800186e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001760:	4b92      	ldr	r3, [pc, #584]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f003 030c 	and.w	r3, r3, #12
 8001768:	2b04      	cmp	r3, #4
 800176a:	d00c      	beq.n	8001786 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800176c:	4b8f      	ldr	r3, [pc, #572]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 030c 	and.w	r3, r3, #12
 8001774:	2b08      	cmp	r3, #8
 8001776:	d112      	bne.n	800179e <HAL_RCC_OscConfig+0x5e>
 8001778:	4b8c      	ldr	r3, [pc, #560]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001784:	d10b      	bne.n	800179e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001786:	4b89      	ldr	r3, [pc, #548]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d06c      	beq.n	800186c <HAL_RCC_OscConfig+0x12c>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d168      	bne.n	800186c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e24c      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a6:	d106      	bne.n	80017b6 <HAL_RCC_OscConfig+0x76>
 80017a8:	4b80      	ldr	r3, [pc, #512]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a7f      	ldr	r2, [pc, #508]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	e02e      	b.n	8001814 <HAL_RCC_OscConfig+0xd4>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d10c      	bne.n	80017d8 <HAL_RCC_OscConfig+0x98>
 80017be:	4b7b      	ldr	r3, [pc, #492]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a7a      	ldr	r2, [pc, #488]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017c8:	6013      	str	r3, [r2, #0]
 80017ca:	4b78      	ldr	r3, [pc, #480]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a77      	ldr	r2, [pc, #476]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e01d      	b.n	8001814 <HAL_RCC_OscConfig+0xd4>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017e0:	d10c      	bne.n	80017fc <HAL_RCC_OscConfig+0xbc>
 80017e2:	4b72      	ldr	r3, [pc, #456]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a71      	ldr	r2, [pc, #452]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ec:	6013      	str	r3, [r2, #0]
 80017ee:	4b6f      	ldr	r3, [pc, #444]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a6e      	ldr	r2, [pc, #440]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	e00b      	b.n	8001814 <HAL_RCC_OscConfig+0xd4>
 80017fc:	4b6b      	ldr	r3, [pc, #428]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a6a      	ldr	r2, [pc, #424]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	4b68      	ldr	r3, [pc, #416]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a67      	ldr	r2, [pc, #412]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 800180e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001812:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d013      	beq.n	8001844 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181c:	f7ff fc7e 	bl	800111c <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001824:	f7ff fc7a 	bl	800111c <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b64      	cmp	r3, #100	@ 0x64
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e200      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001836:	4b5d      	ldr	r3, [pc, #372]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0f0      	beq.n	8001824 <HAL_RCC_OscConfig+0xe4>
 8001842:	e014      	b.n	800186e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001844:	f7ff fc6a 	bl	800111c <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800184c:	f7ff fc66 	bl	800111c <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b64      	cmp	r3, #100	@ 0x64
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e1ec      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185e:	4b53      	ldr	r3, [pc, #332]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f0      	bne.n	800184c <HAL_RCC_OscConfig+0x10c>
 800186a:	e000      	b.n	800186e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d063      	beq.n	8001942 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800187a:	4b4c      	ldr	r3, [pc, #304]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f003 030c 	and.w	r3, r3, #12
 8001882:	2b00      	cmp	r3, #0
 8001884:	d00b      	beq.n	800189e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001886:	4b49      	ldr	r3, [pc, #292]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 030c 	and.w	r3, r3, #12
 800188e:	2b08      	cmp	r3, #8
 8001890:	d11c      	bne.n	80018cc <HAL_RCC_OscConfig+0x18c>
 8001892:	4b46      	ldr	r3, [pc, #280]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d116      	bne.n	80018cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189e:	4b43      	ldr	r3, [pc, #268]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d005      	beq.n	80018b6 <HAL_RCC_OscConfig+0x176>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d001      	beq.n	80018b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e1c0      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b6:	4b3d      	ldr	r3, [pc, #244]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4939      	ldr	r1, [pc, #228]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ca:	e03a      	b.n	8001942 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	691b      	ldr	r3, [r3, #16]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d020      	beq.n	8001916 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d4:	4b36      	ldr	r3, [pc, #216]	@ (80019b0 <HAL_RCC_OscConfig+0x270>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7ff fc1f 	bl	800111c <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018e2:	f7ff fc1b 	bl	800111c <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e1a1      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f4:	4b2d      	ldr	r3, [pc, #180]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001900:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	695b      	ldr	r3, [r3, #20]
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	4927      	ldr	r1, [pc, #156]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001910:	4313      	orrs	r3, r2
 8001912:	600b      	str	r3, [r1, #0]
 8001914:	e015      	b.n	8001942 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001916:	4b26      	ldr	r3, [pc, #152]	@ (80019b0 <HAL_RCC_OscConfig+0x270>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191c:	f7ff fbfe 	bl	800111c <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001924:	f7ff fbfa 	bl	800111c <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e180      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001936:	4b1d      	ldr	r3, [pc, #116]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f0      	bne.n	8001924 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0308 	and.w	r3, r3, #8
 800194a:	2b00      	cmp	r3, #0
 800194c:	d03a      	beq.n	80019c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d019      	beq.n	800198a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001956:	4b17      	ldr	r3, [pc, #92]	@ (80019b4 <HAL_RCC_OscConfig+0x274>)
 8001958:	2201      	movs	r2, #1
 800195a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800195c:	f7ff fbde 	bl	800111c <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001964:	f7ff fbda 	bl	800111c <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e160      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001976:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <HAL_RCC_OscConfig+0x26c>)
 8001978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0f0      	beq.n	8001964 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001982:	2001      	movs	r0, #1
 8001984:	f000 face 	bl	8001f24 <RCC_Delay>
 8001988:	e01c      	b.n	80019c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800198a:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <HAL_RCC_OscConfig+0x274>)
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001990:	f7ff fbc4 	bl	800111c <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001996:	e00f      	b.n	80019b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001998:	f7ff fbc0 	bl	800111c <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d908      	bls.n	80019b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e146      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	42420000 	.word	0x42420000
 80019b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b8:	4b92      	ldr	r3, [pc, #584]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 80019ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1e9      	bne.n	8001998 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 0304 	and.w	r3, r3, #4
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	f000 80a6 	beq.w	8001b1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019d2:	2300      	movs	r3, #0
 80019d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019d6:	4b8b      	ldr	r3, [pc, #556]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d10d      	bne.n	80019fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	4b88      	ldr	r3, [pc, #544]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	4a87      	ldr	r2, [pc, #540]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 80019e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ec:	61d3      	str	r3, [r2, #28]
 80019ee:	4b85      	ldr	r3, [pc, #532]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 80019f0:	69db      	ldr	r3, [r3, #28]
 80019f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019fa:	2301      	movs	r3, #1
 80019fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fe:	4b82      	ldr	r3, [pc, #520]	@ (8001c08 <HAL_RCC_OscConfig+0x4c8>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d118      	bne.n	8001a3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a0a:	4b7f      	ldr	r3, [pc, #508]	@ (8001c08 <HAL_RCC_OscConfig+0x4c8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c08 <HAL_RCC_OscConfig+0x4c8>)
 8001a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a16:	f7ff fb81 	bl	800111c <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a1e:	f7ff fb7d 	bl	800111c <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b64      	cmp	r3, #100	@ 0x64
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e103      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a30:	4b75      	ldr	r3, [pc, #468]	@ (8001c08 <HAL_RCC_OscConfig+0x4c8>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d0f0      	beq.n	8001a1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d106      	bne.n	8001a52 <HAL_RCC_OscConfig+0x312>
 8001a44:	4b6f      	ldr	r3, [pc, #444]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a46:	6a1b      	ldr	r3, [r3, #32]
 8001a48:	4a6e      	ldr	r2, [pc, #440]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	6213      	str	r3, [r2, #32]
 8001a50:	e02d      	b.n	8001aae <HAL_RCC_OscConfig+0x36e>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10c      	bne.n	8001a74 <HAL_RCC_OscConfig+0x334>
 8001a5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	6a1b      	ldr	r3, [r3, #32]
 8001a5e:	4a69      	ldr	r2, [pc, #420]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a60:	f023 0301 	bic.w	r3, r3, #1
 8001a64:	6213      	str	r3, [r2, #32]
 8001a66:	4b67      	ldr	r3, [pc, #412]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	6a1b      	ldr	r3, [r3, #32]
 8001a6a:	4a66      	ldr	r2, [pc, #408]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	f023 0304 	bic.w	r3, r3, #4
 8001a70:	6213      	str	r3, [r2, #32]
 8001a72:	e01c      	b.n	8001aae <HAL_RCC_OscConfig+0x36e>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	2b05      	cmp	r3, #5
 8001a7a:	d10c      	bne.n	8001a96 <HAL_RCC_OscConfig+0x356>
 8001a7c:	4b61      	ldr	r3, [pc, #388]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	4a60      	ldr	r2, [pc, #384]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a82:	f043 0304 	orr.w	r3, r3, #4
 8001a86:	6213      	str	r3, [r2, #32]
 8001a88:	4b5e      	ldr	r3, [pc, #376]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	4a5d      	ldr	r2, [pc, #372]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	6213      	str	r3, [r2, #32]
 8001a94:	e00b      	b.n	8001aae <HAL_RCC_OscConfig+0x36e>
 8001a96:	4b5b      	ldr	r3, [pc, #364]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	4a5a      	ldr	r2, [pc, #360]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	f023 0301 	bic.w	r3, r3, #1
 8001aa0:	6213      	str	r3, [r2, #32]
 8001aa2:	4b58      	ldr	r3, [pc, #352]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	4a57      	ldr	r2, [pc, #348]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	f023 0304 	bic.w	r3, r3, #4
 8001aac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d015      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab6:	f7ff fb31 	bl	800111c <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001abc:	e00a      	b.n	8001ad4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7ff fb2d 	bl	800111c <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e0b1      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad4:	4b4b      	ldr	r3, [pc, #300]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0ee      	beq.n	8001abe <HAL_RCC_OscConfig+0x37e>
 8001ae0:	e014      	b.n	8001b0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ae2:	f7ff fb1b 	bl	800111c <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ae8:	e00a      	b.n	8001b00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aea:	f7ff fb17 	bl	800111c <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e09b      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b00:	4b40      	ldr	r3, [pc, #256]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d1ee      	bne.n	8001aea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b0c:	7dfb      	ldrb	r3, [r7, #23]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d105      	bne.n	8001b1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b12:	4b3c      	ldr	r3, [pc, #240]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	4a3b      	ldr	r2, [pc, #236]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f000 8087 	beq.w	8001c36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b28:	4b36      	ldr	r3, [pc, #216]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f003 030c 	and.w	r3, r3, #12
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d061      	beq.n	8001bf8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	69db      	ldr	r3, [r3, #28]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d146      	bne.n	8001bca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b3c:	4b33      	ldr	r3, [pc, #204]	@ (8001c0c <HAL_RCC_OscConfig+0x4cc>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b42:	f7ff faeb 	bl	800111c <HAL_GetTick>
 8001b46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b48:	e008      	b.n	8001b5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b4a:	f7ff fae7 	bl	800111c <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e06d      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b5c:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1f0      	bne.n	8001b4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b70:	d108      	bne.n	8001b84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b72:	4b24      	ldr	r3, [pc, #144]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	4921      	ldr	r1, [pc, #132]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b84:	4b1f      	ldr	r3, [pc, #124]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a19      	ldr	r1, [r3, #32]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b94:	430b      	orrs	r3, r1
 8001b96:	491b      	ldr	r1, [pc, #108]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c0c <HAL_RCC_OscConfig+0x4cc>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba2:	f7ff fabb 	bl	800111c <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001baa:	f7ff fab7 	bl	800111c <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e03d      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x46a>
 8001bc8:	e035      	b.n	8001c36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bca:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <HAL_RCC_OscConfig+0x4cc>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7ff faa4 	bl	800111c <HAL_GetTick>
 8001bd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd8:	f7ff faa0 	bl	800111c <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e026      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1f0      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x498>
 8001bf6:	e01e      	b.n	8001c36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d107      	bne.n	8001c10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e019      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40007000 	.word	0x40007000
 8001c0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c10:	4b0b      	ldr	r3, [pc, #44]	@ (8001c40 <HAL_RCC_OscConfig+0x500>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d106      	bne.n	8001c32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d001      	beq.n	8001c36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e000      	b.n	8001c38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40021000 	.word	0x40021000

08001c44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e0d0      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c58:	4b6a      	ldr	r3, [pc, #424]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d910      	bls.n	8001c88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c66:	4b67      	ldr	r3, [pc, #412]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 0207 	bic.w	r2, r3, #7
 8001c6e:	4965      	ldr	r1, [pc, #404]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c76:	4b63      	ldr	r3, [pc, #396]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0307 	and.w	r3, r3, #7
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d001      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e0b8      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d020      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d005      	beq.n	8001cac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca0:	4b59      	ldr	r3, [pc, #356]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	4a58      	ldr	r2, [pc, #352]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001caa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0308 	and.w	r3, r3, #8
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d005      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cb8:	4b53      	ldr	r3, [pc, #332]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	4a52      	ldr	r2, [pc, #328]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cbe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001cc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc4:	4b50      	ldr	r3, [pc, #320]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	494d      	ldr	r1, [pc, #308]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d040      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d107      	bne.n	8001cfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	4b47      	ldr	r3, [pc, #284]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d115      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e07f      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d107      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d02:	4b41      	ldr	r3, [pc, #260]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d109      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e073      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d12:	4b3d      	ldr	r3, [pc, #244]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e06b      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d22:	4b39      	ldr	r3, [pc, #228]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f023 0203 	bic.w	r2, r3, #3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	4936      	ldr	r1, [pc, #216]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d34:	f7ff f9f2 	bl	800111c <HAL_GetTick>
 8001d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d3a:	e00a      	b.n	8001d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d3c:	f7ff f9ee 	bl	800111c <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e053      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d52:	4b2d      	ldr	r3, [pc, #180]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f003 020c 	and.w	r2, r3, #12
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d1eb      	bne.n	8001d3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d64:	4b27      	ldr	r3, [pc, #156]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d210      	bcs.n	8001d94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d72:	4b24      	ldr	r3, [pc, #144]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f023 0207 	bic.w	r2, r3, #7
 8001d7a:	4922      	ldr	r1, [pc, #136]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d82:	4b20      	ldr	r3, [pc, #128]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d001      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e032      	b.n	8001dfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d008      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	4916      	ldr	r1, [pc, #88]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0308 	and.w	r3, r3, #8
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d009      	beq.n	8001dd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dbe:	4b12      	ldr	r3, [pc, #72]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	490e      	ldr	r1, [pc, #56]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dd2:	f000 f821 	bl	8001e18 <HAL_RCC_GetSysClockFreq>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_RCC_ClockConfig+0x1c4>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	091b      	lsrs	r3, r3, #4
 8001dde:	f003 030f 	and.w	r3, r3, #15
 8001de2:	490a      	ldr	r1, [pc, #40]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c8>)
 8001de4:	5ccb      	ldrb	r3, [r1, r3]
 8001de6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dea:	4a09      	ldr	r2, [pc, #36]	@ (8001e10 <HAL_RCC_ClockConfig+0x1cc>)
 8001dec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <HAL_RCC_ClockConfig+0x1d0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff f950 	bl	8001098 <HAL_InitTick>

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3710      	adds	r7, #16
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40022000 	.word	0x40022000
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	08003694 	.word	0x08003694
 8001e10:	20000000 	.word	0x20000000
 8001e14:	20000004 	.word	0x20000004

08001e18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b087      	sub	sp, #28
 8001e1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	2300      	movs	r3, #0
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e32:	4b1e      	ldr	r3, [pc, #120]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x94>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
 8001e3e:	2b04      	cmp	r3, #4
 8001e40:	d002      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x30>
 8001e42:	2b08      	cmp	r3, #8
 8001e44:	d003      	beq.n	8001e4e <HAL_RCC_GetSysClockFreq+0x36>
 8001e46:	e027      	b.n	8001e98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e48:	4b19      	ldr	r3, [pc, #100]	@ (8001eb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e4a:	613b      	str	r3, [r7, #16]
      break;
 8001e4c:	e027      	b.n	8001e9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	0c9b      	lsrs	r3, r3, #18
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e58:	5cd3      	ldrb	r3, [r2, r3]
 8001e5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d010      	beq.n	8001e88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e66:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x94>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	0c5b      	lsrs	r3, r3, #17
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	4a11      	ldr	r2, [pc, #68]	@ (8001eb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e72:	5cd3      	ldrb	r3, [r2, r3]
 8001e74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e7a:	fb03 f202 	mul.w	r2, r3, r2
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
 8001e86:	e004      	b.n	8001e92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ebc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e8c:	fb02 f303 	mul.w	r3, r2, r3
 8001e90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	613b      	str	r3, [r7, #16]
      break;
 8001e96:	e002      	b.n	8001e9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e98:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e9a:	613b      	str	r3, [r7, #16]
      break;
 8001e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e9e:	693b      	ldr	r3, [r7, #16]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	371c      	adds	r7, #28
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bc80      	pop	{r7}
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	007a1200 	.word	0x007a1200
 8001eb4:	080036ac 	.word	0x080036ac
 8001eb8:	080036bc 	.word	0x080036bc
 8001ebc:	003d0900 	.word	0x003d0900

08001ec0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ec4:	4b02      	ldr	r3, [pc, #8]	@ (8001ed0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	20000000 	.word	0x20000000

08001ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ed8:	f7ff fff2 	bl	8001ec0 <HAL_RCC_GetHCLKFreq>
 8001edc:	4602      	mov	r2, r0
 8001ede:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	0a1b      	lsrs	r3, r3, #8
 8001ee4:	f003 0307 	and.w	r3, r3, #7
 8001ee8:	4903      	ldr	r1, [pc, #12]	@ (8001ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eea:	5ccb      	ldrb	r3, [r1, r3]
 8001eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	080036a4 	.word	0x080036a4

08001efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f00:	f7ff ffde 	bl	8001ec0 <HAL_RCC_GetHCLKFreq>
 8001f04:	4602      	mov	r2, r0
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	0adb      	lsrs	r3, r3, #11
 8001f0c:	f003 0307 	and.w	r3, r3, #7
 8001f10:	4903      	ldr	r1, [pc, #12]	@ (8001f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f12:	5ccb      	ldrb	r3, [r1, r3]
 8001f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	080036a4 	.word	0x080036a4

08001f24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <RCC_Delay+0x34>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	@ (8001f5c <RCC_Delay+0x38>)
 8001f32:	fba2 2303 	umull	r2, r3, r2, r3
 8001f36:	0a5b      	lsrs	r3, r3, #9
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	fb02 f303 	mul.w	r3, r2, r3
 8001f3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f40:	bf00      	nop
  }
  while (Delay --);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1e5a      	subs	r2, r3, #1
 8001f46:	60fa      	str	r2, [r7, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f9      	bne.n	8001f40 <RCC_Delay+0x1c>
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	10624dd3 	.word	0x10624dd3

08001f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e042      	b.n	8001ff8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d106      	bne.n	8001f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7fe ff32 	bl	8000df0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2224      	movs	r2, #36	@ 0x24
 8001f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 fa09 	bl	80023bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	691a      	ldr	r2, [r3, #16]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2220      	movs	r2, #32
 8001fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	@ 0x28
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	4613      	mov	r3, r2
 800200e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b20      	cmp	r3, #32
 800201e:	d175      	bne.n	800210c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d002      	beq.n	800202c <HAL_UART_Transmit+0x2c>
 8002026:	88fb      	ldrh	r3, [r7, #6]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e06e      	b.n	800210e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2200      	movs	r2, #0
 8002034:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2221      	movs	r2, #33	@ 0x21
 800203a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800203e:	f7ff f86d 	bl	800111c <HAL_GetTick>
 8002042:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	88fa      	ldrh	r2, [r7, #6]
 8002048:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	88fa      	ldrh	r2, [r7, #6]
 800204e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002058:	d108      	bne.n	800206c <HAL_UART_Transmit+0x6c>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d104      	bne.n	800206c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	e003      	b.n	8002074 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002074:	e02e      	b.n	80020d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	2200      	movs	r2, #0
 800207e:	2180      	movs	r1, #128	@ 0x80
 8002080:	68f8      	ldr	r0, [r7, #12]
 8002082:	f000 f8df 	bl	8002244 <UART_WaitOnFlagUntilTimeout>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d005      	beq.n	8002098 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2220      	movs	r2, #32
 8002090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e03a      	b.n	800210e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10b      	bne.n	80020b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	881b      	ldrh	r3, [r3, #0]
 80020a2:	461a      	mov	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80020ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	3302      	adds	r3, #2
 80020b2:	61bb      	str	r3, [r7, #24]
 80020b4:	e007      	b.n	80020c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	781a      	ldrb	r2, [r3, #0]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	3301      	adds	r3, #1
 80020c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80020d8:	b29b      	uxth	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1cb      	bne.n	8002076 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	9300      	str	r3, [sp, #0]
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	2200      	movs	r2, #0
 80020e6:	2140      	movs	r1, #64	@ 0x40
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f000 f8ab 	bl	8002244 <UART_WaitOnFlagUntilTimeout>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2220      	movs	r2, #32
 80020f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e006      	b.n	800210e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e000      	b.n	800210e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800210c:	2302      	movs	r3, #2
  }
}
 800210e:	4618      	mov	r0, r3
 8002110:	3720      	adds	r7, #32
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b08a      	sub	sp, #40	@ 0x28
 800211a:	af02      	add	r7, sp, #8
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	603b      	str	r3, [r7, #0]
 8002122:	4613      	mov	r3, r2
 8002124:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b20      	cmp	r3, #32
 8002134:	f040 8081 	bne.w	800223a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d002      	beq.n	8002144 <HAL_UART_Receive+0x2e>
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d101      	bne.n	8002148 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e079      	b.n	800223c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2200      	movs	r2, #0
 800214c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2222      	movs	r2, #34	@ 0x22
 8002152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2200      	movs	r2, #0
 800215a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800215c:	f7fe ffde 	bl	800111c <HAL_GetTick>
 8002160:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	88fa      	ldrh	r2, [r7, #6]
 8002166:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	88fa      	ldrh	r2, [r7, #6]
 800216c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002176:	d108      	bne.n	800218a <HAL_UART_Receive+0x74>
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d104      	bne.n	800218a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	61bb      	str	r3, [r7, #24]
 8002188:	e003      	b.n	8002192 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800218e:	2300      	movs	r3, #0
 8002190:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002192:	e047      	b.n	8002224 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	2200      	movs	r2, #0
 800219c:	2120      	movs	r1, #32
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f000 f850 	bl	8002244 <UART_WaitOnFlagUntilTimeout>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d005      	beq.n	80021b6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2220      	movs	r2, #32
 80021ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e042      	b.n	800223c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10c      	bne.n	80021d6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	3302      	adds	r3, #2
 80021d2:	61bb      	str	r3, [r7, #24]
 80021d4:	e01f      	b.n	8002216 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021de:	d007      	beq.n	80021f0 <HAL_UART_Receive+0xda>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10a      	bne.n	80021fe <HAL_UART_Receive+0xe8>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d106      	bne.n	80021fe <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	701a      	strb	r2, [r3, #0]
 80021fc:	e008      	b.n	8002210 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800220a:	b2da      	uxtb	r2, r3
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	3301      	adds	r3, #1
 8002214:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800221a:	b29b      	uxth	r3, r3
 800221c:	3b01      	subs	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1b2      	bne.n	8002194 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2220      	movs	r2, #32
 8002232:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	e000      	b.n	800223c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800223a:	2302      	movs	r3, #2
  }
}
 800223c:	4618      	mov	r0, r3
 800223e:	3720      	adds	r7, #32
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002254:	e03b      	b.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225c:	d037      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800225e:	f7fe ff5d 	bl	800111c <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	6a3a      	ldr	r2, [r7, #32]
 800226a:	429a      	cmp	r2, r3
 800226c:	d302      	bcc.n	8002274 <UART_WaitOnFlagUntilTimeout+0x30>
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e03a      	b.n	80022ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d023      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b80      	cmp	r3, #128	@ 0x80
 800228a:	d020      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b40      	cmp	r3, #64	@ 0x40
 8002290:	d01d      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b08      	cmp	r3, #8
 800229e:	d116      	bne.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 f81d 	bl	80022f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2208      	movs	r2, #8
 80022c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e00f      	b.n	80022ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	4013      	ands	r3, r2
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	429a      	cmp	r2, r3
 80022dc:	bf0c      	ite	eq
 80022de:	2301      	moveq	r3, #1
 80022e0:	2300      	movne	r3, #0
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	461a      	mov	r2, r3
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d0b4      	beq.n	8002256 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3718      	adds	r7, #24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b095      	sub	sp, #84	@ 0x54
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	330c      	adds	r3, #12
 8002304:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002308:	e853 3f00 	ldrex	r3, [r3]
 800230c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800230e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002314:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	330c      	adds	r3, #12
 800231c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800231e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002320:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002322:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002324:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002326:	e841 2300 	strex	r3, r2, [r1]
 800232a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800232c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1e5      	bne.n	80022fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	3314      	adds	r3, #20
 8002338:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	e853 3f00 	ldrex	r3, [r3]
 8002340:	61fb      	str	r3, [r7, #28]
   return(result);
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	f023 0301 	bic.w	r3, r3, #1
 8002348:	64bb      	str	r3, [r7, #72]	@ 0x48
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	3314      	adds	r3, #20
 8002350:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002352:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002354:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002356:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002358:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800235a:	e841 2300 	strex	r3, r2, [r1]
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1e5      	bne.n	8002332 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	2b01      	cmp	r3, #1
 800236c:	d119      	bne.n	80023a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	330c      	adds	r3, #12
 8002374:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	e853 3f00 	ldrex	r3, [r3]
 800237c:	60bb      	str	r3, [r7, #8]
   return(result);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f023 0310 	bic.w	r3, r3, #16
 8002384:	647b      	str	r3, [r7, #68]	@ 0x44
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	330c      	adds	r3, #12
 800238c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800238e:	61ba      	str	r2, [r7, #24]
 8002390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002392:	6979      	ldr	r1, [r7, #20]
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	e841 2300 	strex	r3, r2, [r1]
 800239a:	613b      	str	r3, [r7, #16]
   return(result);
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1e5      	bne.n	800236e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2220      	movs	r2, #32
 80023a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80023b0:	bf00      	nop
 80023b2:	3754      	adds	r7, #84	@ 0x54
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr
	...

080023bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68da      	ldr	r2, [r3, #12]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80023f6:	f023 030c 	bic.w	r3, r3, #12
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6812      	ldr	r2, [r2, #0]
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	430b      	orrs	r3, r1
 8002402:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	699a      	ldr	r2, [r3, #24]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a2c      	ldr	r2, [pc, #176]	@ (80024d0 <UART_SetConfig+0x114>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d103      	bne.n	800242c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002424:	f7ff fd6a 	bl	8001efc <HAL_RCC_GetPCLK2Freq>
 8002428:	60f8      	str	r0, [r7, #12]
 800242a:	e002      	b.n	8002432 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800242c:	f7ff fd52 	bl	8001ed4 <HAL_RCC_GetPCLK1Freq>
 8002430:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	009a      	lsls	r2, r3, #2
 800243c:	441a      	add	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	fbb2 f3f3 	udiv	r3, r2, r3
 8002448:	4a22      	ldr	r2, [pc, #136]	@ (80024d4 <UART_SetConfig+0x118>)
 800244a:	fba2 2303 	umull	r2, r3, r2, r3
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	0119      	lsls	r1, r3, #4
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4613      	mov	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	4413      	add	r3, r2
 800245a:	009a      	lsls	r2, r3, #2
 800245c:	441a      	add	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	fbb2 f2f3 	udiv	r2, r2, r3
 8002468:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <UART_SetConfig+0x118>)
 800246a:	fba3 0302 	umull	r0, r3, r3, r2
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	2064      	movs	r0, #100	@ 0x64
 8002472:	fb00 f303 	mul.w	r3, r0, r3
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	011b      	lsls	r3, r3, #4
 800247a:	3332      	adds	r3, #50	@ 0x32
 800247c:	4a15      	ldr	r2, [pc, #84]	@ (80024d4 <UART_SetConfig+0x118>)
 800247e:	fba2 2303 	umull	r2, r3, r2, r3
 8002482:	095b      	lsrs	r3, r3, #5
 8002484:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002488:	4419      	add	r1, r3
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	4613      	mov	r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	4413      	add	r3, r2
 8002492:	009a      	lsls	r2, r3, #2
 8002494:	441a      	add	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	fbb2 f2f3 	udiv	r2, r2, r3
 80024a0:	4b0c      	ldr	r3, [pc, #48]	@ (80024d4 <UART_SetConfig+0x118>)
 80024a2:	fba3 0302 	umull	r0, r3, r3, r2
 80024a6:	095b      	lsrs	r3, r3, #5
 80024a8:	2064      	movs	r0, #100	@ 0x64
 80024aa:	fb00 f303 	mul.w	r3, r0, r3
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	011b      	lsls	r3, r3, #4
 80024b2:	3332      	adds	r3, #50	@ 0x32
 80024b4:	4a07      	ldr	r2, [pc, #28]	@ (80024d4 <UART_SetConfig+0x118>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	095b      	lsrs	r3, r3, #5
 80024bc:	f003 020f 	and.w	r2, r3, #15
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	440a      	add	r2, r1
 80024c6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80024c8:	bf00      	nop
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40013800 	.word	0x40013800
 80024d4:	51eb851f 	.word	0x51eb851f

080024d8 <std>:
 80024d8:	2300      	movs	r3, #0
 80024da:	b510      	push	{r4, lr}
 80024dc:	4604      	mov	r4, r0
 80024de:	e9c0 3300 	strd	r3, r3, [r0]
 80024e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80024e6:	6083      	str	r3, [r0, #8]
 80024e8:	8181      	strh	r1, [r0, #12]
 80024ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80024ec:	81c2      	strh	r2, [r0, #14]
 80024ee:	6183      	str	r3, [r0, #24]
 80024f0:	4619      	mov	r1, r3
 80024f2:	2208      	movs	r2, #8
 80024f4:	305c      	adds	r0, #92	@ 0x5c
 80024f6:	f000 f9f9 	bl	80028ec <memset>
 80024fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002530 <std+0x58>)
 80024fc:	6224      	str	r4, [r4, #32]
 80024fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8002500:	4b0c      	ldr	r3, [pc, #48]	@ (8002534 <std+0x5c>)
 8002502:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <std+0x60>)
 8002506:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002508:	4b0c      	ldr	r3, [pc, #48]	@ (800253c <std+0x64>)
 800250a:	6323      	str	r3, [r4, #48]	@ 0x30
 800250c:	4b0c      	ldr	r3, [pc, #48]	@ (8002540 <std+0x68>)
 800250e:	429c      	cmp	r4, r3
 8002510:	d006      	beq.n	8002520 <std+0x48>
 8002512:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002516:	4294      	cmp	r4, r2
 8002518:	d002      	beq.n	8002520 <std+0x48>
 800251a:	33d0      	adds	r3, #208	@ 0xd0
 800251c:	429c      	cmp	r4, r3
 800251e:	d105      	bne.n	800252c <std+0x54>
 8002520:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002528:	f000 ba58 	b.w	80029dc <__retarget_lock_init_recursive>
 800252c:	bd10      	pop	{r4, pc}
 800252e:	bf00      	nop
 8002530:	0800273d 	.word	0x0800273d
 8002534:	0800275f 	.word	0x0800275f
 8002538:	08002797 	.word	0x08002797
 800253c:	080027bb 	.word	0x080027bb
 8002540:	200000d4 	.word	0x200000d4

08002544 <stdio_exit_handler>:
 8002544:	4a02      	ldr	r2, [pc, #8]	@ (8002550 <stdio_exit_handler+0xc>)
 8002546:	4903      	ldr	r1, [pc, #12]	@ (8002554 <stdio_exit_handler+0x10>)
 8002548:	4803      	ldr	r0, [pc, #12]	@ (8002558 <stdio_exit_handler+0x14>)
 800254a:	f000 b869 	b.w	8002620 <_fwalk_sglue>
 800254e:	bf00      	nop
 8002550:	2000000c 	.word	0x2000000c
 8002554:	08003271 	.word	0x08003271
 8002558:	2000001c 	.word	0x2000001c

0800255c <cleanup_stdio>:
 800255c:	6841      	ldr	r1, [r0, #4]
 800255e:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <cleanup_stdio+0x34>)
 8002560:	b510      	push	{r4, lr}
 8002562:	4299      	cmp	r1, r3
 8002564:	4604      	mov	r4, r0
 8002566:	d001      	beq.n	800256c <cleanup_stdio+0x10>
 8002568:	f000 fe82 	bl	8003270 <_fflush_r>
 800256c:	68a1      	ldr	r1, [r4, #8]
 800256e:	4b09      	ldr	r3, [pc, #36]	@ (8002594 <cleanup_stdio+0x38>)
 8002570:	4299      	cmp	r1, r3
 8002572:	d002      	beq.n	800257a <cleanup_stdio+0x1e>
 8002574:	4620      	mov	r0, r4
 8002576:	f000 fe7b 	bl	8003270 <_fflush_r>
 800257a:	68e1      	ldr	r1, [r4, #12]
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <cleanup_stdio+0x3c>)
 800257e:	4299      	cmp	r1, r3
 8002580:	d004      	beq.n	800258c <cleanup_stdio+0x30>
 8002582:	4620      	mov	r0, r4
 8002584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002588:	f000 be72 	b.w	8003270 <_fflush_r>
 800258c:	bd10      	pop	{r4, pc}
 800258e:	bf00      	nop
 8002590:	200000d4 	.word	0x200000d4
 8002594:	2000013c 	.word	0x2000013c
 8002598:	200001a4 	.word	0x200001a4

0800259c <global_stdio_init.part.0>:
 800259c:	b510      	push	{r4, lr}
 800259e:	4b0b      	ldr	r3, [pc, #44]	@ (80025cc <global_stdio_init.part.0+0x30>)
 80025a0:	4c0b      	ldr	r4, [pc, #44]	@ (80025d0 <global_stdio_init.part.0+0x34>)
 80025a2:	4a0c      	ldr	r2, [pc, #48]	@ (80025d4 <global_stdio_init.part.0+0x38>)
 80025a4:	4620      	mov	r0, r4
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	2104      	movs	r1, #4
 80025aa:	2200      	movs	r2, #0
 80025ac:	f7ff ff94 	bl	80024d8 <std>
 80025b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80025b4:	2201      	movs	r2, #1
 80025b6:	2109      	movs	r1, #9
 80025b8:	f7ff ff8e 	bl	80024d8 <std>
 80025bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80025c0:	2202      	movs	r2, #2
 80025c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025c6:	2112      	movs	r1, #18
 80025c8:	f7ff bf86 	b.w	80024d8 <std>
 80025cc:	2000020c 	.word	0x2000020c
 80025d0:	200000d4 	.word	0x200000d4
 80025d4:	08002545 	.word	0x08002545

080025d8 <__sfp_lock_acquire>:
 80025d8:	4801      	ldr	r0, [pc, #4]	@ (80025e0 <__sfp_lock_acquire+0x8>)
 80025da:	f000 ba00 	b.w	80029de <__retarget_lock_acquire_recursive>
 80025de:	bf00      	nop
 80025e0:	20000215 	.word	0x20000215

080025e4 <__sfp_lock_release>:
 80025e4:	4801      	ldr	r0, [pc, #4]	@ (80025ec <__sfp_lock_release+0x8>)
 80025e6:	f000 b9fb 	b.w	80029e0 <__retarget_lock_release_recursive>
 80025ea:	bf00      	nop
 80025ec:	20000215 	.word	0x20000215

080025f0 <__sinit>:
 80025f0:	b510      	push	{r4, lr}
 80025f2:	4604      	mov	r4, r0
 80025f4:	f7ff fff0 	bl	80025d8 <__sfp_lock_acquire>
 80025f8:	6a23      	ldr	r3, [r4, #32]
 80025fa:	b11b      	cbz	r3, 8002604 <__sinit+0x14>
 80025fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002600:	f7ff bff0 	b.w	80025e4 <__sfp_lock_release>
 8002604:	4b04      	ldr	r3, [pc, #16]	@ (8002618 <__sinit+0x28>)
 8002606:	6223      	str	r3, [r4, #32]
 8002608:	4b04      	ldr	r3, [pc, #16]	@ (800261c <__sinit+0x2c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f5      	bne.n	80025fc <__sinit+0xc>
 8002610:	f7ff ffc4 	bl	800259c <global_stdio_init.part.0>
 8002614:	e7f2      	b.n	80025fc <__sinit+0xc>
 8002616:	bf00      	nop
 8002618:	0800255d 	.word	0x0800255d
 800261c:	2000020c 	.word	0x2000020c

08002620 <_fwalk_sglue>:
 8002620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002624:	4607      	mov	r7, r0
 8002626:	4688      	mov	r8, r1
 8002628:	4614      	mov	r4, r2
 800262a:	2600      	movs	r6, #0
 800262c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002630:	f1b9 0901 	subs.w	r9, r9, #1
 8002634:	d505      	bpl.n	8002642 <_fwalk_sglue+0x22>
 8002636:	6824      	ldr	r4, [r4, #0]
 8002638:	2c00      	cmp	r4, #0
 800263a:	d1f7      	bne.n	800262c <_fwalk_sglue+0xc>
 800263c:	4630      	mov	r0, r6
 800263e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002642:	89ab      	ldrh	r3, [r5, #12]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d907      	bls.n	8002658 <_fwalk_sglue+0x38>
 8002648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800264c:	3301      	adds	r3, #1
 800264e:	d003      	beq.n	8002658 <_fwalk_sglue+0x38>
 8002650:	4629      	mov	r1, r5
 8002652:	4638      	mov	r0, r7
 8002654:	47c0      	blx	r8
 8002656:	4306      	orrs	r6, r0
 8002658:	3568      	adds	r5, #104	@ 0x68
 800265a:	e7e9      	b.n	8002630 <_fwalk_sglue+0x10>

0800265c <iprintf>:
 800265c:	b40f      	push	{r0, r1, r2, r3}
 800265e:	b507      	push	{r0, r1, r2, lr}
 8002660:	4906      	ldr	r1, [pc, #24]	@ (800267c <iprintf+0x20>)
 8002662:	ab04      	add	r3, sp, #16
 8002664:	6808      	ldr	r0, [r1, #0]
 8002666:	f853 2b04 	ldr.w	r2, [r3], #4
 800266a:	6881      	ldr	r1, [r0, #8]
 800266c:	9301      	str	r3, [sp, #4]
 800266e:	f000 fad7 	bl	8002c20 <_vfiprintf_r>
 8002672:	b003      	add	sp, #12
 8002674:	f85d eb04 	ldr.w	lr, [sp], #4
 8002678:	b004      	add	sp, #16
 800267a:	4770      	bx	lr
 800267c:	20000018 	.word	0x20000018

08002680 <_puts_r>:
 8002680:	6a03      	ldr	r3, [r0, #32]
 8002682:	b570      	push	{r4, r5, r6, lr}
 8002684:	4605      	mov	r5, r0
 8002686:	460e      	mov	r6, r1
 8002688:	6884      	ldr	r4, [r0, #8]
 800268a:	b90b      	cbnz	r3, 8002690 <_puts_r+0x10>
 800268c:	f7ff ffb0 	bl	80025f0 <__sinit>
 8002690:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002692:	07db      	lsls	r3, r3, #31
 8002694:	d405      	bmi.n	80026a2 <_puts_r+0x22>
 8002696:	89a3      	ldrh	r3, [r4, #12]
 8002698:	0598      	lsls	r0, r3, #22
 800269a:	d402      	bmi.n	80026a2 <_puts_r+0x22>
 800269c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800269e:	f000 f99e 	bl	80029de <__retarget_lock_acquire_recursive>
 80026a2:	89a3      	ldrh	r3, [r4, #12]
 80026a4:	0719      	lsls	r1, r3, #28
 80026a6:	d502      	bpl.n	80026ae <_puts_r+0x2e>
 80026a8:	6923      	ldr	r3, [r4, #16]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d135      	bne.n	800271a <_puts_r+0x9a>
 80026ae:	4621      	mov	r1, r4
 80026b0:	4628      	mov	r0, r5
 80026b2:	f000 f8c5 	bl	8002840 <__swsetup_r>
 80026b6:	b380      	cbz	r0, 800271a <_puts_r+0x9a>
 80026b8:	f04f 35ff 	mov.w	r5, #4294967295
 80026bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80026be:	07da      	lsls	r2, r3, #31
 80026c0:	d405      	bmi.n	80026ce <_puts_r+0x4e>
 80026c2:	89a3      	ldrh	r3, [r4, #12]
 80026c4:	059b      	lsls	r3, r3, #22
 80026c6:	d402      	bmi.n	80026ce <_puts_r+0x4e>
 80026c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80026ca:	f000 f989 	bl	80029e0 <__retarget_lock_release_recursive>
 80026ce:	4628      	mov	r0, r5
 80026d0:	bd70      	pop	{r4, r5, r6, pc}
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	da04      	bge.n	80026e0 <_puts_r+0x60>
 80026d6:	69a2      	ldr	r2, [r4, #24]
 80026d8:	429a      	cmp	r2, r3
 80026da:	dc17      	bgt.n	800270c <_puts_r+0x8c>
 80026dc:	290a      	cmp	r1, #10
 80026de:	d015      	beq.n	800270c <_puts_r+0x8c>
 80026e0:	6823      	ldr	r3, [r4, #0]
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	6022      	str	r2, [r4, #0]
 80026e6:	7019      	strb	r1, [r3, #0]
 80026e8:	68a3      	ldr	r3, [r4, #8]
 80026ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80026ee:	3b01      	subs	r3, #1
 80026f0:	60a3      	str	r3, [r4, #8]
 80026f2:	2900      	cmp	r1, #0
 80026f4:	d1ed      	bne.n	80026d2 <_puts_r+0x52>
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	da11      	bge.n	800271e <_puts_r+0x9e>
 80026fa:	4622      	mov	r2, r4
 80026fc:	210a      	movs	r1, #10
 80026fe:	4628      	mov	r0, r5
 8002700:	f000 f85f 	bl	80027c2 <__swbuf_r>
 8002704:	3001      	adds	r0, #1
 8002706:	d0d7      	beq.n	80026b8 <_puts_r+0x38>
 8002708:	250a      	movs	r5, #10
 800270a:	e7d7      	b.n	80026bc <_puts_r+0x3c>
 800270c:	4622      	mov	r2, r4
 800270e:	4628      	mov	r0, r5
 8002710:	f000 f857 	bl	80027c2 <__swbuf_r>
 8002714:	3001      	adds	r0, #1
 8002716:	d1e7      	bne.n	80026e8 <_puts_r+0x68>
 8002718:	e7ce      	b.n	80026b8 <_puts_r+0x38>
 800271a:	3e01      	subs	r6, #1
 800271c:	e7e4      	b.n	80026e8 <_puts_r+0x68>
 800271e:	6823      	ldr	r3, [r4, #0]
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	6022      	str	r2, [r4, #0]
 8002724:	220a      	movs	r2, #10
 8002726:	701a      	strb	r2, [r3, #0]
 8002728:	e7ee      	b.n	8002708 <_puts_r+0x88>
	...

0800272c <puts>:
 800272c:	4b02      	ldr	r3, [pc, #8]	@ (8002738 <puts+0xc>)
 800272e:	4601      	mov	r1, r0
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	f7ff bfa5 	b.w	8002680 <_puts_r>
 8002736:	bf00      	nop
 8002738:	20000018 	.word	0x20000018

0800273c <__sread>:
 800273c:	b510      	push	{r4, lr}
 800273e:	460c      	mov	r4, r1
 8002740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002744:	f000 f8fc 	bl	8002940 <_read_r>
 8002748:	2800      	cmp	r0, #0
 800274a:	bfab      	itete	ge
 800274c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800274e:	89a3      	ldrhlt	r3, [r4, #12]
 8002750:	181b      	addge	r3, r3, r0
 8002752:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002756:	bfac      	ite	ge
 8002758:	6563      	strge	r3, [r4, #84]	@ 0x54
 800275a:	81a3      	strhlt	r3, [r4, #12]
 800275c:	bd10      	pop	{r4, pc}

0800275e <__swrite>:
 800275e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002762:	461f      	mov	r7, r3
 8002764:	898b      	ldrh	r3, [r1, #12]
 8002766:	4605      	mov	r5, r0
 8002768:	05db      	lsls	r3, r3, #23
 800276a:	460c      	mov	r4, r1
 800276c:	4616      	mov	r6, r2
 800276e:	d505      	bpl.n	800277c <__swrite+0x1e>
 8002770:	2302      	movs	r3, #2
 8002772:	2200      	movs	r2, #0
 8002774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002778:	f000 f8d0 	bl	800291c <_lseek_r>
 800277c:	89a3      	ldrh	r3, [r4, #12]
 800277e:	4632      	mov	r2, r6
 8002780:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002784:	81a3      	strh	r3, [r4, #12]
 8002786:	4628      	mov	r0, r5
 8002788:	463b      	mov	r3, r7
 800278a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800278e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002792:	f000 b8e7 	b.w	8002964 <_write_r>

08002796 <__sseek>:
 8002796:	b510      	push	{r4, lr}
 8002798:	460c      	mov	r4, r1
 800279a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800279e:	f000 f8bd 	bl	800291c <_lseek_r>
 80027a2:	1c43      	adds	r3, r0, #1
 80027a4:	89a3      	ldrh	r3, [r4, #12]
 80027a6:	bf15      	itete	ne
 80027a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80027aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80027ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80027b2:	81a3      	strheq	r3, [r4, #12]
 80027b4:	bf18      	it	ne
 80027b6:	81a3      	strhne	r3, [r4, #12]
 80027b8:	bd10      	pop	{r4, pc}

080027ba <__sclose>:
 80027ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027be:	f000 b89d 	b.w	80028fc <_close_r>

080027c2 <__swbuf_r>:
 80027c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027c4:	460e      	mov	r6, r1
 80027c6:	4614      	mov	r4, r2
 80027c8:	4605      	mov	r5, r0
 80027ca:	b118      	cbz	r0, 80027d4 <__swbuf_r+0x12>
 80027cc:	6a03      	ldr	r3, [r0, #32]
 80027ce:	b90b      	cbnz	r3, 80027d4 <__swbuf_r+0x12>
 80027d0:	f7ff ff0e 	bl	80025f0 <__sinit>
 80027d4:	69a3      	ldr	r3, [r4, #24]
 80027d6:	60a3      	str	r3, [r4, #8]
 80027d8:	89a3      	ldrh	r3, [r4, #12]
 80027da:	071a      	lsls	r2, r3, #28
 80027dc:	d501      	bpl.n	80027e2 <__swbuf_r+0x20>
 80027de:	6923      	ldr	r3, [r4, #16]
 80027e0:	b943      	cbnz	r3, 80027f4 <__swbuf_r+0x32>
 80027e2:	4621      	mov	r1, r4
 80027e4:	4628      	mov	r0, r5
 80027e6:	f000 f82b 	bl	8002840 <__swsetup_r>
 80027ea:	b118      	cbz	r0, 80027f4 <__swbuf_r+0x32>
 80027ec:	f04f 37ff 	mov.w	r7, #4294967295
 80027f0:	4638      	mov	r0, r7
 80027f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027f4:	6823      	ldr	r3, [r4, #0]
 80027f6:	6922      	ldr	r2, [r4, #16]
 80027f8:	b2f6      	uxtb	r6, r6
 80027fa:	1a98      	subs	r0, r3, r2
 80027fc:	6963      	ldr	r3, [r4, #20]
 80027fe:	4637      	mov	r7, r6
 8002800:	4283      	cmp	r3, r0
 8002802:	dc05      	bgt.n	8002810 <__swbuf_r+0x4e>
 8002804:	4621      	mov	r1, r4
 8002806:	4628      	mov	r0, r5
 8002808:	f000 fd32 	bl	8003270 <_fflush_r>
 800280c:	2800      	cmp	r0, #0
 800280e:	d1ed      	bne.n	80027ec <__swbuf_r+0x2a>
 8002810:	68a3      	ldr	r3, [r4, #8]
 8002812:	3b01      	subs	r3, #1
 8002814:	60a3      	str	r3, [r4, #8]
 8002816:	6823      	ldr	r3, [r4, #0]
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	6022      	str	r2, [r4, #0]
 800281c:	701e      	strb	r6, [r3, #0]
 800281e:	6962      	ldr	r2, [r4, #20]
 8002820:	1c43      	adds	r3, r0, #1
 8002822:	429a      	cmp	r2, r3
 8002824:	d004      	beq.n	8002830 <__swbuf_r+0x6e>
 8002826:	89a3      	ldrh	r3, [r4, #12]
 8002828:	07db      	lsls	r3, r3, #31
 800282a:	d5e1      	bpl.n	80027f0 <__swbuf_r+0x2e>
 800282c:	2e0a      	cmp	r6, #10
 800282e:	d1df      	bne.n	80027f0 <__swbuf_r+0x2e>
 8002830:	4621      	mov	r1, r4
 8002832:	4628      	mov	r0, r5
 8002834:	f000 fd1c 	bl	8003270 <_fflush_r>
 8002838:	2800      	cmp	r0, #0
 800283a:	d0d9      	beq.n	80027f0 <__swbuf_r+0x2e>
 800283c:	e7d6      	b.n	80027ec <__swbuf_r+0x2a>
	...

08002840 <__swsetup_r>:
 8002840:	b538      	push	{r3, r4, r5, lr}
 8002842:	4b29      	ldr	r3, [pc, #164]	@ (80028e8 <__swsetup_r+0xa8>)
 8002844:	4605      	mov	r5, r0
 8002846:	6818      	ldr	r0, [r3, #0]
 8002848:	460c      	mov	r4, r1
 800284a:	b118      	cbz	r0, 8002854 <__swsetup_r+0x14>
 800284c:	6a03      	ldr	r3, [r0, #32]
 800284e:	b90b      	cbnz	r3, 8002854 <__swsetup_r+0x14>
 8002850:	f7ff fece 	bl	80025f0 <__sinit>
 8002854:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002858:	0719      	lsls	r1, r3, #28
 800285a:	d422      	bmi.n	80028a2 <__swsetup_r+0x62>
 800285c:	06da      	lsls	r2, r3, #27
 800285e:	d407      	bmi.n	8002870 <__swsetup_r+0x30>
 8002860:	2209      	movs	r2, #9
 8002862:	602a      	str	r2, [r5, #0]
 8002864:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002868:	f04f 30ff 	mov.w	r0, #4294967295
 800286c:	81a3      	strh	r3, [r4, #12]
 800286e:	e033      	b.n	80028d8 <__swsetup_r+0x98>
 8002870:	0758      	lsls	r0, r3, #29
 8002872:	d512      	bpl.n	800289a <__swsetup_r+0x5a>
 8002874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002876:	b141      	cbz	r1, 800288a <__swsetup_r+0x4a>
 8002878:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800287c:	4299      	cmp	r1, r3
 800287e:	d002      	beq.n	8002886 <__swsetup_r+0x46>
 8002880:	4628      	mov	r0, r5
 8002882:	f000 f8af 	bl	80029e4 <_free_r>
 8002886:	2300      	movs	r3, #0
 8002888:	6363      	str	r3, [r4, #52]	@ 0x34
 800288a:	89a3      	ldrh	r3, [r4, #12]
 800288c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002890:	81a3      	strh	r3, [r4, #12]
 8002892:	2300      	movs	r3, #0
 8002894:	6063      	str	r3, [r4, #4]
 8002896:	6923      	ldr	r3, [r4, #16]
 8002898:	6023      	str	r3, [r4, #0]
 800289a:	89a3      	ldrh	r3, [r4, #12]
 800289c:	f043 0308 	orr.w	r3, r3, #8
 80028a0:	81a3      	strh	r3, [r4, #12]
 80028a2:	6923      	ldr	r3, [r4, #16]
 80028a4:	b94b      	cbnz	r3, 80028ba <__swsetup_r+0x7a>
 80028a6:	89a3      	ldrh	r3, [r4, #12]
 80028a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80028ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028b0:	d003      	beq.n	80028ba <__swsetup_r+0x7a>
 80028b2:	4621      	mov	r1, r4
 80028b4:	4628      	mov	r0, r5
 80028b6:	f000 fd28 	bl	800330a <__smakebuf_r>
 80028ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028be:	f013 0201 	ands.w	r2, r3, #1
 80028c2:	d00a      	beq.n	80028da <__swsetup_r+0x9a>
 80028c4:	2200      	movs	r2, #0
 80028c6:	60a2      	str	r2, [r4, #8]
 80028c8:	6962      	ldr	r2, [r4, #20]
 80028ca:	4252      	negs	r2, r2
 80028cc:	61a2      	str	r2, [r4, #24]
 80028ce:	6922      	ldr	r2, [r4, #16]
 80028d0:	b942      	cbnz	r2, 80028e4 <__swsetup_r+0xa4>
 80028d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80028d6:	d1c5      	bne.n	8002864 <__swsetup_r+0x24>
 80028d8:	bd38      	pop	{r3, r4, r5, pc}
 80028da:	0799      	lsls	r1, r3, #30
 80028dc:	bf58      	it	pl
 80028de:	6962      	ldrpl	r2, [r4, #20]
 80028e0:	60a2      	str	r2, [r4, #8]
 80028e2:	e7f4      	b.n	80028ce <__swsetup_r+0x8e>
 80028e4:	2000      	movs	r0, #0
 80028e6:	e7f7      	b.n	80028d8 <__swsetup_r+0x98>
 80028e8:	20000018 	.word	0x20000018

080028ec <memset>:
 80028ec:	4603      	mov	r3, r0
 80028ee:	4402      	add	r2, r0
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d100      	bne.n	80028f6 <memset+0xa>
 80028f4:	4770      	bx	lr
 80028f6:	f803 1b01 	strb.w	r1, [r3], #1
 80028fa:	e7f9      	b.n	80028f0 <memset+0x4>

080028fc <_close_r>:
 80028fc:	b538      	push	{r3, r4, r5, lr}
 80028fe:	2300      	movs	r3, #0
 8002900:	4d05      	ldr	r5, [pc, #20]	@ (8002918 <_close_r+0x1c>)
 8002902:	4604      	mov	r4, r0
 8002904:	4608      	mov	r0, r1
 8002906:	602b      	str	r3, [r5, #0]
 8002908:	f7fe fb1d 	bl	8000f46 <_close>
 800290c:	1c43      	adds	r3, r0, #1
 800290e:	d102      	bne.n	8002916 <_close_r+0x1a>
 8002910:	682b      	ldr	r3, [r5, #0]
 8002912:	b103      	cbz	r3, 8002916 <_close_r+0x1a>
 8002914:	6023      	str	r3, [r4, #0]
 8002916:	bd38      	pop	{r3, r4, r5, pc}
 8002918:	20000210 	.word	0x20000210

0800291c <_lseek_r>:
 800291c:	b538      	push	{r3, r4, r5, lr}
 800291e:	4604      	mov	r4, r0
 8002920:	4608      	mov	r0, r1
 8002922:	4611      	mov	r1, r2
 8002924:	2200      	movs	r2, #0
 8002926:	4d05      	ldr	r5, [pc, #20]	@ (800293c <_lseek_r+0x20>)
 8002928:	602a      	str	r2, [r5, #0]
 800292a:	461a      	mov	r2, r3
 800292c:	f7fe fb2f 	bl	8000f8e <_lseek>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	d102      	bne.n	800293a <_lseek_r+0x1e>
 8002934:	682b      	ldr	r3, [r5, #0]
 8002936:	b103      	cbz	r3, 800293a <_lseek_r+0x1e>
 8002938:	6023      	str	r3, [r4, #0]
 800293a:	bd38      	pop	{r3, r4, r5, pc}
 800293c:	20000210 	.word	0x20000210

08002940 <_read_r>:
 8002940:	b538      	push	{r3, r4, r5, lr}
 8002942:	4604      	mov	r4, r0
 8002944:	4608      	mov	r0, r1
 8002946:	4611      	mov	r1, r2
 8002948:	2200      	movs	r2, #0
 800294a:	4d05      	ldr	r5, [pc, #20]	@ (8002960 <_read_r+0x20>)
 800294c:	602a      	str	r2, [r5, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	f7fe fac0 	bl	8000ed4 <_read>
 8002954:	1c43      	adds	r3, r0, #1
 8002956:	d102      	bne.n	800295e <_read_r+0x1e>
 8002958:	682b      	ldr	r3, [r5, #0]
 800295a:	b103      	cbz	r3, 800295e <_read_r+0x1e>
 800295c:	6023      	str	r3, [r4, #0]
 800295e:	bd38      	pop	{r3, r4, r5, pc}
 8002960:	20000210 	.word	0x20000210

08002964 <_write_r>:
 8002964:	b538      	push	{r3, r4, r5, lr}
 8002966:	4604      	mov	r4, r0
 8002968:	4608      	mov	r0, r1
 800296a:	4611      	mov	r1, r2
 800296c:	2200      	movs	r2, #0
 800296e:	4d05      	ldr	r5, [pc, #20]	@ (8002984 <_write_r+0x20>)
 8002970:	602a      	str	r2, [r5, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	f7fe facb 	bl	8000f0e <_write>
 8002978:	1c43      	adds	r3, r0, #1
 800297a:	d102      	bne.n	8002982 <_write_r+0x1e>
 800297c:	682b      	ldr	r3, [r5, #0]
 800297e:	b103      	cbz	r3, 8002982 <_write_r+0x1e>
 8002980:	6023      	str	r3, [r4, #0]
 8002982:	bd38      	pop	{r3, r4, r5, pc}
 8002984:	20000210 	.word	0x20000210

08002988 <__errno>:
 8002988:	4b01      	ldr	r3, [pc, #4]	@ (8002990 <__errno+0x8>)
 800298a:	6818      	ldr	r0, [r3, #0]
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	20000018 	.word	0x20000018

08002994 <__libc_init_array>:
 8002994:	b570      	push	{r4, r5, r6, lr}
 8002996:	2600      	movs	r6, #0
 8002998:	4d0c      	ldr	r5, [pc, #48]	@ (80029cc <__libc_init_array+0x38>)
 800299a:	4c0d      	ldr	r4, [pc, #52]	@ (80029d0 <__libc_init_array+0x3c>)
 800299c:	1b64      	subs	r4, r4, r5
 800299e:	10a4      	asrs	r4, r4, #2
 80029a0:	42a6      	cmp	r6, r4
 80029a2:	d109      	bne.n	80029b8 <__libc_init_array+0x24>
 80029a4:	f000 fd2e 	bl	8003404 <_init>
 80029a8:	2600      	movs	r6, #0
 80029aa:	4d0a      	ldr	r5, [pc, #40]	@ (80029d4 <__libc_init_array+0x40>)
 80029ac:	4c0a      	ldr	r4, [pc, #40]	@ (80029d8 <__libc_init_array+0x44>)
 80029ae:	1b64      	subs	r4, r4, r5
 80029b0:	10a4      	asrs	r4, r4, #2
 80029b2:	42a6      	cmp	r6, r4
 80029b4:	d105      	bne.n	80029c2 <__libc_init_array+0x2e>
 80029b6:	bd70      	pop	{r4, r5, r6, pc}
 80029b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029bc:	4798      	blx	r3
 80029be:	3601      	adds	r6, #1
 80029c0:	e7ee      	b.n	80029a0 <__libc_init_array+0xc>
 80029c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c6:	4798      	blx	r3
 80029c8:	3601      	adds	r6, #1
 80029ca:	e7f2      	b.n	80029b2 <__libc_init_array+0x1e>
 80029cc:	080036f4 	.word	0x080036f4
 80029d0:	080036f4 	.word	0x080036f4
 80029d4:	080036f4 	.word	0x080036f4
 80029d8:	080036f8 	.word	0x080036f8

080029dc <__retarget_lock_init_recursive>:
 80029dc:	4770      	bx	lr

080029de <__retarget_lock_acquire_recursive>:
 80029de:	4770      	bx	lr

080029e0 <__retarget_lock_release_recursive>:
 80029e0:	4770      	bx	lr
	...

080029e4 <_free_r>:
 80029e4:	b538      	push	{r3, r4, r5, lr}
 80029e6:	4605      	mov	r5, r0
 80029e8:	2900      	cmp	r1, #0
 80029ea:	d040      	beq.n	8002a6e <_free_r+0x8a>
 80029ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029f0:	1f0c      	subs	r4, r1, #4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	bfb8      	it	lt
 80029f6:	18e4      	addlt	r4, r4, r3
 80029f8:	f000 f8de 	bl	8002bb8 <__malloc_lock>
 80029fc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a70 <_free_r+0x8c>)
 80029fe:	6813      	ldr	r3, [r2, #0]
 8002a00:	b933      	cbnz	r3, 8002a10 <_free_r+0x2c>
 8002a02:	6063      	str	r3, [r4, #4]
 8002a04:	6014      	str	r4, [r2, #0]
 8002a06:	4628      	mov	r0, r5
 8002a08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a0c:	f000 b8da 	b.w	8002bc4 <__malloc_unlock>
 8002a10:	42a3      	cmp	r3, r4
 8002a12:	d908      	bls.n	8002a26 <_free_r+0x42>
 8002a14:	6820      	ldr	r0, [r4, #0]
 8002a16:	1821      	adds	r1, r4, r0
 8002a18:	428b      	cmp	r3, r1
 8002a1a:	bf01      	itttt	eq
 8002a1c:	6819      	ldreq	r1, [r3, #0]
 8002a1e:	685b      	ldreq	r3, [r3, #4]
 8002a20:	1809      	addeq	r1, r1, r0
 8002a22:	6021      	streq	r1, [r4, #0]
 8002a24:	e7ed      	b.n	8002a02 <_free_r+0x1e>
 8002a26:	461a      	mov	r2, r3
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	b10b      	cbz	r3, 8002a30 <_free_r+0x4c>
 8002a2c:	42a3      	cmp	r3, r4
 8002a2e:	d9fa      	bls.n	8002a26 <_free_r+0x42>
 8002a30:	6811      	ldr	r1, [r2, #0]
 8002a32:	1850      	adds	r0, r2, r1
 8002a34:	42a0      	cmp	r0, r4
 8002a36:	d10b      	bne.n	8002a50 <_free_r+0x6c>
 8002a38:	6820      	ldr	r0, [r4, #0]
 8002a3a:	4401      	add	r1, r0
 8002a3c:	1850      	adds	r0, r2, r1
 8002a3e:	4283      	cmp	r3, r0
 8002a40:	6011      	str	r1, [r2, #0]
 8002a42:	d1e0      	bne.n	8002a06 <_free_r+0x22>
 8002a44:	6818      	ldr	r0, [r3, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4408      	add	r0, r1
 8002a4a:	6010      	str	r0, [r2, #0]
 8002a4c:	6053      	str	r3, [r2, #4]
 8002a4e:	e7da      	b.n	8002a06 <_free_r+0x22>
 8002a50:	d902      	bls.n	8002a58 <_free_r+0x74>
 8002a52:	230c      	movs	r3, #12
 8002a54:	602b      	str	r3, [r5, #0]
 8002a56:	e7d6      	b.n	8002a06 <_free_r+0x22>
 8002a58:	6820      	ldr	r0, [r4, #0]
 8002a5a:	1821      	adds	r1, r4, r0
 8002a5c:	428b      	cmp	r3, r1
 8002a5e:	bf01      	itttt	eq
 8002a60:	6819      	ldreq	r1, [r3, #0]
 8002a62:	685b      	ldreq	r3, [r3, #4]
 8002a64:	1809      	addeq	r1, r1, r0
 8002a66:	6021      	streq	r1, [r4, #0]
 8002a68:	6063      	str	r3, [r4, #4]
 8002a6a:	6054      	str	r4, [r2, #4]
 8002a6c:	e7cb      	b.n	8002a06 <_free_r+0x22>
 8002a6e:	bd38      	pop	{r3, r4, r5, pc}
 8002a70:	2000021c 	.word	0x2000021c

08002a74 <sbrk_aligned>:
 8002a74:	b570      	push	{r4, r5, r6, lr}
 8002a76:	4e0f      	ldr	r6, [pc, #60]	@ (8002ab4 <sbrk_aligned+0x40>)
 8002a78:	460c      	mov	r4, r1
 8002a7a:	6831      	ldr	r1, [r6, #0]
 8002a7c:	4605      	mov	r5, r0
 8002a7e:	b911      	cbnz	r1, 8002a86 <sbrk_aligned+0x12>
 8002a80:	f000 fca2 	bl	80033c8 <_sbrk_r>
 8002a84:	6030      	str	r0, [r6, #0]
 8002a86:	4621      	mov	r1, r4
 8002a88:	4628      	mov	r0, r5
 8002a8a:	f000 fc9d 	bl	80033c8 <_sbrk_r>
 8002a8e:	1c43      	adds	r3, r0, #1
 8002a90:	d103      	bne.n	8002a9a <sbrk_aligned+0x26>
 8002a92:	f04f 34ff 	mov.w	r4, #4294967295
 8002a96:	4620      	mov	r0, r4
 8002a98:	bd70      	pop	{r4, r5, r6, pc}
 8002a9a:	1cc4      	adds	r4, r0, #3
 8002a9c:	f024 0403 	bic.w	r4, r4, #3
 8002aa0:	42a0      	cmp	r0, r4
 8002aa2:	d0f8      	beq.n	8002a96 <sbrk_aligned+0x22>
 8002aa4:	1a21      	subs	r1, r4, r0
 8002aa6:	4628      	mov	r0, r5
 8002aa8:	f000 fc8e 	bl	80033c8 <_sbrk_r>
 8002aac:	3001      	adds	r0, #1
 8002aae:	d1f2      	bne.n	8002a96 <sbrk_aligned+0x22>
 8002ab0:	e7ef      	b.n	8002a92 <sbrk_aligned+0x1e>
 8002ab2:	bf00      	nop
 8002ab4:	20000218 	.word	0x20000218

08002ab8 <_malloc_r>:
 8002ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002abc:	1ccd      	adds	r5, r1, #3
 8002abe:	f025 0503 	bic.w	r5, r5, #3
 8002ac2:	3508      	adds	r5, #8
 8002ac4:	2d0c      	cmp	r5, #12
 8002ac6:	bf38      	it	cc
 8002ac8:	250c      	movcc	r5, #12
 8002aca:	2d00      	cmp	r5, #0
 8002acc:	4606      	mov	r6, r0
 8002ace:	db01      	blt.n	8002ad4 <_malloc_r+0x1c>
 8002ad0:	42a9      	cmp	r1, r5
 8002ad2:	d904      	bls.n	8002ade <_malloc_r+0x26>
 8002ad4:	230c      	movs	r3, #12
 8002ad6:	6033      	str	r3, [r6, #0]
 8002ad8:	2000      	movs	r0, #0
 8002ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ade:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002bb4 <_malloc_r+0xfc>
 8002ae2:	f000 f869 	bl	8002bb8 <__malloc_lock>
 8002ae6:	f8d8 3000 	ldr.w	r3, [r8]
 8002aea:	461c      	mov	r4, r3
 8002aec:	bb44      	cbnz	r4, 8002b40 <_malloc_r+0x88>
 8002aee:	4629      	mov	r1, r5
 8002af0:	4630      	mov	r0, r6
 8002af2:	f7ff ffbf 	bl	8002a74 <sbrk_aligned>
 8002af6:	1c43      	adds	r3, r0, #1
 8002af8:	4604      	mov	r4, r0
 8002afa:	d158      	bne.n	8002bae <_malloc_r+0xf6>
 8002afc:	f8d8 4000 	ldr.w	r4, [r8]
 8002b00:	4627      	mov	r7, r4
 8002b02:	2f00      	cmp	r7, #0
 8002b04:	d143      	bne.n	8002b8e <_malloc_r+0xd6>
 8002b06:	2c00      	cmp	r4, #0
 8002b08:	d04b      	beq.n	8002ba2 <_malloc_r+0xea>
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	4639      	mov	r1, r7
 8002b0e:	4630      	mov	r0, r6
 8002b10:	eb04 0903 	add.w	r9, r4, r3
 8002b14:	f000 fc58 	bl	80033c8 <_sbrk_r>
 8002b18:	4581      	cmp	r9, r0
 8002b1a:	d142      	bne.n	8002ba2 <_malloc_r+0xea>
 8002b1c:	6821      	ldr	r1, [r4, #0]
 8002b1e:	4630      	mov	r0, r6
 8002b20:	1a6d      	subs	r5, r5, r1
 8002b22:	4629      	mov	r1, r5
 8002b24:	f7ff ffa6 	bl	8002a74 <sbrk_aligned>
 8002b28:	3001      	adds	r0, #1
 8002b2a:	d03a      	beq.n	8002ba2 <_malloc_r+0xea>
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	442b      	add	r3, r5
 8002b30:	6023      	str	r3, [r4, #0]
 8002b32:	f8d8 3000 	ldr.w	r3, [r8]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	bb62      	cbnz	r2, 8002b94 <_malloc_r+0xdc>
 8002b3a:	f8c8 7000 	str.w	r7, [r8]
 8002b3e:	e00f      	b.n	8002b60 <_malloc_r+0xa8>
 8002b40:	6822      	ldr	r2, [r4, #0]
 8002b42:	1b52      	subs	r2, r2, r5
 8002b44:	d420      	bmi.n	8002b88 <_malloc_r+0xd0>
 8002b46:	2a0b      	cmp	r2, #11
 8002b48:	d917      	bls.n	8002b7a <_malloc_r+0xc2>
 8002b4a:	1961      	adds	r1, r4, r5
 8002b4c:	42a3      	cmp	r3, r4
 8002b4e:	6025      	str	r5, [r4, #0]
 8002b50:	bf18      	it	ne
 8002b52:	6059      	strne	r1, [r3, #4]
 8002b54:	6863      	ldr	r3, [r4, #4]
 8002b56:	bf08      	it	eq
 8002b58:	f8c8 1000 	streq.w	r1, [r8]
 8002b5c:	5162      	str	r2, [r4, r5]
 8002b5e:	604b      	str	r3, [r1, #4]
 8002b60:	4630      	mov	r0, r6
 8002b62:	f000 f82f 	bl	8002bc4 <__malloc_unlock>
 8002b66:	f104 000b 	add.w	r0, r4, #11
 8002b6a:	1d23      	adds	r3, r4, #4
 8002b6c:	f020 0007 	bic.w	r0, r0, #7
 8002b70:	1ac2      	subs	r2, r0, r3
 8002b72:	bf1c      	itt	ne
 8002b74:	1a1b      	subne	r3, r3, r0
 8002b76:	50a3      	strne	r3, [r4, r2]
 8002b78:	e7af      	b.n	8002ada <_malloc_r+0x22>
 8002b7a:	6862      	ldr	r2, [r4, #4]
 8002b7c:	42a3      	cmp	r3, r4
 8002b7e:	bf0c      	ite	eq
 8002b80:	f8c8 2000 	streq.w	r2, [r8]
 8002b84:	605a      	strne	r2, [r3, #4]
 8002b86:	e7eb      	b.n	8002b60 <_malloc_r+0xa8>
 8002b88:	4623      	mov	r3, r4
 8002b8a:	6864      	ldr	r4, [r4, #4]
 8002b8c:	e7ae      	b.n	8002aec <_malloc_r+0x34>
 8002b8e:	463c      	mov	r4, r7
 8002b90:	687f      	ldr	r7, [r7, #4]
 8002b92:	e7b6      	b.n	8002b02 <_malloc_r+0x4a>
 8002b94:	461a      	mov	r2, r3
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	42a3      	cmp	r3, r4
 8002b9a:	d1fb      	bne.n	8002b94 <_malloc_r+0xdc>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	6053      	str	r3, [r2, #4]
 8002ba0:	e7de      	b.n	8002b60 <_malloc_r+0xa8>
 8002ba2:	230c      	movs	r3, #12
 8002ba4:	4630      	mov	r0, r6
 8002ba6:	6033      	str	r3, [r6, #0]
 8002ba8:	f000 f80c 	bl	8002bc4 <__malloc_unlock>
 8002bac:	e794      	b.n	8002ad8 <_malloc_r+0x20>
 8002bae:	6005      	str	r5, [r0, #0]
 8002bb0:	e7d6      	b.n	8002b60 <_malloc_r+0xa8>
 8002bb2:	bf00      	nop
 8002bb4:	2000021c 	.word	0x2000021c

08002bb8 <__malloc_lock>:
 8002bb8:	4801      	ldr	r0, [pc, #4]	@ (8002bc0 <__malloc_lock+0x8>)
 8002bba:	f7ff bf10 	b.w	80029de <__retarget_lock_acquire_recursive>
 8002bbe:	bf00      	nop
 8002bc0:	20000214 	.word	0x20000214

08002bc4 <__malloc_unlock>:
 8002bc4:	4801      	ldr	r0, [pc, #4]	@ (8002bcc <__malloc_unlock+0x8>)
 8002bc6:	f7ff bf0b 	b.w	80029e0 <__retarget_lock_release_recursive>
 8002bca:	bf00      	nop
 8002bcc:	20000214 	.word	0x20000214

08002bd0 <__sfputc_r>:
 8002bd0:	6893      	ldr	r3, [r2, #8]
 8002bd2:	b410      	push	{r4}
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	6093      	str	r3, [r2, #8]
 8002bda:	da07      	bge.n	8002bec <__sfputc_r+0x1c>
 8002bdc:	6994      	ldr	r4, [r2, #24]
 8002bde:	42a3      	cmp	r3, r4
 8002be0:	db01      	blt.n	8002be6 <__sfputc_r+0x16>
 8002be2:	290a      	cmp	r1, #10
 8002be4:	d102      	bne.n	8002bec <__sfputc_r+0x1c>
 8002be6:	bc10      	pop	{r4}
 8002be8:	f7ff bdeb 	b.w	80027c2 <__swbuf_r>
 8002bec:	6813      	ldr	r3, [r2, #0]
 8002bee:	1c58      	adds	r0, r3, #1
 8002bf0:	6010      	str	r0, [r2, #0]
 8002bf2:	7019      	strb	r1, [r3, #0]
 8002bf4:	4608      	mov	r0, r1
 8002bf6:	bc10      	pop	{r4}
 8002bf8:	4770      	bx	lr

08002bfa <__sfputs_r>:
 8002bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfc:	4606      	mov	r6, r0
 8002bfe:	460f      	mov	r7, r1
 8002c00:	4614      	mov	r4, r2
 8002c02:	18d5      	adds	r5, r2, r3
 8002c04:	42ac      	cmp	r4, r5
 8002c06:	d101      	bne.n	8002c0c <__sfputs_r+0x12>
 8002c08:	2000      	movs	r0, #0
 8002c0a:	e007      	b.n	8002c1c <__sfputs_r+0x22>
 8002c0c:	463a      	mov	r2, r7
 8002c0e:	4630      	mov	r0, r6
 8002c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c14:	f7ff ffdc 	bl	8002bd0 <__sfputc_r>
 8002c18:	1c43      	adds	r3, r0, #1
 8002c1a:	d1f3      	bne.n	8002c04 <__sfputs_r+0xa>
 8002c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c20 <_vfiprintf_r>:
 8002c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c24:	460d      	mov	r5, r1
 8002c26:	4614      	mov	r4, r2
 8002c28:	4698      	mov	r8, r3
 8002c2a:	4606      	mov	r6, r0
 8002c2c:	b09d      	sub	sp, #116	@ 0x74
 8002c2e:	b118      	cbz	r0, 8002c38 <_vfiprintf_r+0x18>
 8002c30:	6a03      	ldr	r3, [r0, #32]
 8002c32:	b90b      	cbnz	r3, 8002c38 <_vfiprintf_r+0x18>
 8002c34:	f7ff fcdc 	bl	80025f0 <__sinit>
 8002c38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c3a:	07d9      	lsls	r1, r3, #31
 8002c3c:	d405      	bmi.n	8002c4a <_vfiprintf_r+0x2a>
 8002c3e:	89ab      	ldrh	r3, [r5, #12]
 8002c40:	059a      	lsls	r2, r3, #22
 8002c42:	d402      	bmi.n	8002c4a <_vfiprintf_r+0x2a>
 8002c44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c46:	f7ff feca 	bl	80029de <__retarget_lock_acquire_recursive>
 8002c4a:	89ab      	ldrh	r3, [r5, #12]
 8002c4c:	071b      	lsls	r3, r3, #28
 8002c4e:	d501      	bpl.n	8002c54 <_vfiprintf_r+0x34>
 8002c50:	692b      	ldr	r3, [r5, #16]
 8002c52:	b99b      	cbnz	r3, 8002c7c <_vfiprintf_r+0x5c>
 8002c54:	4629      	mov	r1, r5
 8002c56:	4630      	mov	r0, r6
 8002c58:	f7ff fdf2 	bl	8002840 <__swsetup_r>
 8002c5c:	b170      	cbz	r0, 8002c7c <_vfiprintf_r+0x5c>
 8002c5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c60:	07dc      	lsls	r4, r3, #31
 8002c62:	d504      	bpl.n	8002c6e <_vfiprintf_r+0x4e>
 8002c64:	f04f 30ff 	mov.w	r0, #4294967295
 8002c68:	b01d      	add	sp, #116	@ 0x74
 8002c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c6e:	89ab      	ldrh	r3, [r5, #12]
 8002c70:	0598      	lsls	r0, r3, #22
 8002c72:	d4f7      	bmi.n	8002c64 <_vfiprintf_r+0x44>
 8002c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c76:	f7ff feb3 	bl	80029e0 <__retarget_lock_release_recursive>
 8002c7a:	e7f3      	b.n	8002c64 <_vfiprintf_r+0x44>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c80:	2320      	movs	r3, #32
 8002c82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002c86:	2330      	movs	r3, #48	@ 0x30
 8002c88:	f04f 0901 	mov.w	r9, #1
 8002c8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c90:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002e3c <_vfiprintf_r+0x21c>
 8002c94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002c98:	4623      	mov	r3, r4
 8002c9a:	469a      	mov	sl, r3
 8002c9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ca0:	b10a      	cbz	r2, 8002ca6 <_vfiprintf_r+0x86>
 8002ca2:	2a25      	cmp	r2, #37	@ 0x25
 8002ca4:	d1f9      	bne.n	8002c9a <_vfiprintf_r+0x7a>
 8002ca6:	ebba 0b04 	subs.w	fp, sl, r4
 8002caa:	d00b      	beq.n	8002cc4 <_vfiprintf_r+0xa4>
 8002cac:	465b      	mov	r3, fp
 8002cae:	4622      	mov	r2, r4
 8002cb0:	4629      	mov	r1, r5
 8002cb2:	4630      	mov	r0, r6
 8002cb4:	f7ff ffa1 	bl	8002bfa <__sfputs_r>
 8002cb8:	3001      	adds	r0, #1
 8002cba:	f000 80a7 	beq.w	8002e0c <_vfiprintf_r+0x1ec>
 8002cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002cc0:	445a      	add	r2, fp
 8002cc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8002cc4:	f89a 3000 	ldrb.w	r3, [sl]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 809f 	beq.w	8002e0c <_vfiprintf_r+0x1ec>
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cd8:	f10a 0a01 	add.w	sl, sl, #1
 8002cdc:	9304      	str	r3, [sp, #16]
 8002cde:	9307      	str	r3, [sp, #28]
 8002ce0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ce4:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ce6:	4654      	mov	r4, sl
 8002ce8:	2205      	movs	r2, #5
 8002cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cee:	4853      	ldr	r0, [pc, #332]	@ (8002e3c <_vfiprintf_r+0x21c>)
 8002cf0:	f000 fb7a 	bl	80033e8 <memchr>
 8002cf4:	9a04      	ldr	r2, [sp, #16]
 8002cf6:	b9d8      	cbnz	r0, 8002d30 <_vfiprintf_r+0x110>
 8002cf8:	06d1      	lsls	r1, r2, #27
 8002cfa:	bf44      	itt	mi
 8002cfc:	2320      	movmi	r3, #32
 8002cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d02:	0713      	lsls	r3, r2, #28
 8002d04:	bf44      	itt	mi
 8002d06:	232b      	movmi	r3, #43	@ 0x2b
 8002d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8002d10:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d12:	d015      	beq.n	8002d40 <_vfiprintf_r+0x120>
 8002d14:	4654      	mov	r4, sl
 8002d16:	2000      	movs	r0, #0
 8002d18:	f04f 0c0a 	mov.w	ip, #10
 8002d1c:	9a07      	ldr	r2, [sp, #28]
 8002d1e:	4621      	mov	r1, r4
 8002d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d24:	3b30      	subs	r3, #48	@ 0x30
 8002d26:	2b09      	cmp	r3, #9
 8002d28:	d94b      	bls.n	8002dc2 <_vfiprintf_r+0x1a2>
 8002d2a:	b1b0      	cbz	r0, 8002d5a <_vfiprintf_r+0x13a>
 8002d2c:	9207      	str	r2, [sp, #28]
 8002d2e:	e014      	b.n	8002d5a <_vfiprintf_r+0x13a>
 8002d30:	eba0 0308 	sub.w	r3, r0, r8
 8002d34:	fa09 f303 	lsl.w	r3, r9, r3
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	46a2      	mov	sl, r4
 8002d3c:	9304      	str	r3, [sp, #16]
 8002d3e:	e7d2      	b.n	8002ce6 <_vfiprintf_r+0xc6>
 8002d40:	9b03      	ldr	r3, [sp, #12]
 8002d42:	1d19      	adds	r1, r3, #4
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	9103      	str	r1, [sp, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bfbb      	ittet	lt
 8002d4c:	425b      	neglt	r3, r3
 8002d4e:	f042 0202 	orrlt.w	r2, r2, #2
 8002d52:	9307      	strge	r3, [sp, #28]
 8002d54:	9307      	strlt	r3, [sp, #28]
 8002d56:	bfb8      	it	lt
 8002d58:	9204      	strlt	r2, [sp, #16]
 8002d5a:	7823      	ldrb	r3, [r4, #0]
 8002d5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d5e:	d10a      	bne.n	8002d76 <_vfiprintf_r+0x156>
 8002d60:	7863      	ldrb	r3, [r4, #1]
 8002d62:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d64:	d132      	bne.n	8002dcc <_vfiprintf_r+0x1ac>
 8002d66:	9b03      	ldr	r3, [sp, #12]
 8002d68:	3402      	adds	r4, #2
 8002d6a:	1d1a      	adds	r2, r3, #4
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	9203      	str	r2, [sp, #12]
 8002d70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002d74:	9305      	str	r3, [sp, #20]
 8002d76:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002e40 <_vfiprintf_r+0x220>
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	4650      	mov	r0, sl
 8002d7e:	7821      	ldrb	r1, [r4, #0]
 8002d80:	f000 fb32 	bl	80033e8 <memchr>
 8002d84:	b138      	cbz	r0, 8002d96 <_vfiprintf_r+0x176>
 8002d86:	2240      	movs	r2, #64	@ 0x40
 8002d88:	9b04      	ldr	r3, [sp, #16]
 8002d8a:	eba0 000a 	sub.w	r0, r0, sl
 8002d8e:	4082      	lsls	r2, r0
 8002d90:	4313      	orrs	r3, r2
 8002d92:	3401      	adds	r4, #1
 8002d94:	9304      	str	r3, [sp, #16]
 8002d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d9a:	2206      	movs	r2, #6
 8002d9c:	4829      	ldr	r0, [pc, #164]	@ (8002e44 <_vfiprintf_r+0x224>)
 8002d9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002da2:	f000 fb21 	bl	80033e8 <memchr>
 8002da6:	2800      	cmp	r0, #0
 8002da8:	d03f      	beq.n	8002e2a <_vfiprintf_r+0x20a>
 8002daa:	4b27      	ldr	r3, [pc, #156]	@ (8002e48 <_vfiprintf_r+0x228>)
 8002dac:	bb1b      	cbnz	r3, 8002df6 <_vfiprintf_r+0x1d6>
 8002dae:	9b03      	ldr	r3, [sp, #12]
 8002db0:	3307      	adds	r3, #7
 8002db2:	f023 0307 	bic.w	r3, r3, #7
 8002db6:	3308      	adds	r3, #8
 8002db8:	9303      	str	r3, [sp, #12]
 8002dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002dbc:	443b      	add	r3, r7
 8002dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8002dc0:	e76a      	b.n	8002c98 <_vfiprintf_r+0x78>
 8002dc2:	460c      	mov	r4, r1
 8002dc4:	2001      	movs	r0, #1
 8002dc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dca:	e7a8      	b.n	8002d1e <_vfiprintf_r+0xfe>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	f04f 0c0a 	mov.w	ip, #10
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	3401      	adds	r4, #1
 8002dd6:	9305      	str	r3, [sp, #20]
 8002dd8:	4620      	mov	r0, r4
 8002dda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002dde:	3a30      	subs	r2, #48	@ 0x30
 8002de0:	2a09      	cmp	r2, #9
 8002de2:	d903      	bls.n	8002dec <_vfiprintf_r+0x1cc>
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0c6      	beq.n	8002d76 <_vfiprintf_r+0x156>
 8002de8:	9105      	str	r1, [sp, #20]
 8002dea:	e7c4      	b.n	8002d76 <_vfiprintf_r+0x156>
 8002dec:	4604      	mov	r4, r0
 8002dee:	2301      	movs	r3, #1
 8002df0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002df4:	e7f0      	b.n	8002dd8 <_vfiprintf_r+0x1b8>
 8002df6:	ab03      	add	r3, sp, #12
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	462a      	mov	r2, r5
 8002dfc:	4630      	mov	r0, r6
 8002dfe:	4b13      	ldr	r3, [pc, #76]	@ (8002e4c <_vfiprintf_r+0x22c>)
 8002e00:	a904      	add	r1, sp, #16
 8002e02:	f3af 8000 	nop.w
 8002e06:	4607      	mov	r7, r0
 8002e08:	1c78      	adds	r0, r7, #1
 8002e0a:	d1d6      	bne.n	8002dba <_vfiprintf_r+0x19a>
 8002e0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e0e:	07d9      	lsls	r1, r3, #31
 8002e10:	d405      	bmi.n	8002e1e <_vfiprintf_r+0x1fe>
 8002e12:	89ab      	ldrh	r3, [r5, #12]
 8002e14:	059a      	lsls	r2, r3, #22
 8002e16:	d402      	bmi.n	8002e1e <_vfiprintf_r+0x1fe>
 8002e18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e1a:	f7ff fde1 	bl	80029e0 <__retarget_lock_release_recursive>
 8002e1e:	89ab      	ldrh	r3, [r5, #12]
 8002e20:	065b      	lsls	r3, r3, #25
 8002e22:	f53f af1f 	bmi.w	8002c64 <_vfiprintf_r+0x44>
 8002e26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002e28:	e71e      	b.n	8002c68 <_vfiprintf_r+0x48>
 8002e2a:	ab03      	add	r3, sp, #12
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	462a      	mov	r2, r5
 8002e30:	4630      	mov	r0, r6
 8002e32:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <_vfiprintf_r+0x22c>)
 8002e34:	a904      	add	r1, sp, #16
 8002e36:	f000 f87d 	bl	8002f34 <_printf_i>
 8002e3a:	e7e4      	b.n	8002e06 <_vfiprintf_r+0x1e6>
 8002e3c:	080036be 	.word	0x080036be
 8002e40:	080036c4 	.word	0x080036c4
 8002e44:	080036c8 	.word	0x080036c8
 8002e48:	00000000 	.word	0x00000000
 8002e4c:	08002bfb 	.word	0x08002bfb

08002e50 <_printf_common>:
 8002e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e54:	4616      	mov	r6, r2
 8002e56:	4698      	mov	r8, r3
 8002e58:	688a      	ldr	r2, [r1, #8]
 8002e5a:	690b      	ldr	r3, [r1, #16]
 8002e5c:	4607      	mov	r7, r0
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	bfb8      	it	lt
 8002e62:	4613      	movlt	r3, r2
 8002e64:	6033      	str	r3, [r6, #0]
 8002e66:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002e6a:	460c      	mov	r4, r1
 8002e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002e70:	b10a      	cbz	r2, 8002e76 <_printf_common+0x26>
 8002e72:	3301      	adds	r3, #1
 8002e74:	6033      	str	r3, [r6, #0]
 8002e76:	6823      	ldr	r3, [r4, #0]
 8002e78:	0699      	lsls	r1, r3, #26
 8002e7a:	bf42      	ittt	mi
 8002e7c:	6833      	ldrmi	r3, [r6, #0]
 8002e7e:	3302      	addmi	r3, #2
 8002e80:	6033      	strmi	r3, [r6, #0]
 8002e82:	6825      	ldr	r5, [r4, #0]
 8002e84:	f015 0506 	ands.w	r5, r5, #6
 8002e88:	d106      	bne.n	8002e98 <_printf_common+0x48>
 8002e8a:	f104 0a19 	add.w	sl, r4, #25
 8002e8e:	68e3      	ldr	r3, [r4, #12]
 8002e90:	6832      	ldr	r2, [r6, #0]
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	42ab      	cmp	r3, r5
 8002e96:	dc2b      	bgt.n	8002ef0 <_printf_common+0xa0>
 8002e98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002e9c:	6822      	ldr	r2, [r4, #0]
 8002e9e:	3b00      	subs	r3, #0
 8002ea0:	bf18      	it	ne
 8002ea2:	2301      	movne	r3, #1
 8002ea4:	0692      	lsls	r2, r2, #26
 8002ea6:	d430      	bmi.n	8002f0a <_printf_common+0xba>
 8002ea8:	4641      	mov	r1, r8
 8002eaa:	4638      	mov	r0, r7
 8002eac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002eb0:	47c8      	blx	r9
 8002eb2:	3001      	adds	r0, #1
 8002eb4:	d023      	beq.n	8002efe <_printf_common+0xae>
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	6922      	ldr	r2, [r4, #16]
 8002eba:	f003 0306 	and.w	r3, r3, #6
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	bf14      	ite	ne
 8002ec2:	2500      	movne	r5, #0
 8002ec4:	6833      	ldreq	r3, [r6, #0]
 8002ec6:	f04f 0600 	mov.w	r6, #0
 8002eca:	bf08      	it	eq
 8002ecc:	68e5      	ldreq	r5, [r4, #12]
 8002ece:	f104 041a 	add.w	r4, r4, #26
 8002ed2:	bf08      	it	eq
 8002ed4:	1aed      	subeq	r5, r5, r3
 8002ed6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002eda:	bf08      	it	eq
 8002edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	bfc4      	itt	gt
 8002ee4:	1a9b      	subgt	r3, r3, r2
 8002ee6:	18ed      	addgt	r5, r5, r3
 8002ee8:	42b5      	cmp	r5, r6
 8002eea:	d11a      	bne.n	8002f22 <_printf_common+0xd2>
 8002eec:	2000      	movs	r0, #0
 8002eee:	e008      	b.n	8002f02 <_printf_common+0xb2>
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	4652      	mov	r2, sl
 8002ef4:	4641      	mov	r1, r8
 8002ef6:	4638      	mov	r0, r7
 8002ef8:	47c8      	blx	r9
 8002efa:	3001      	adds	r0, #1
 8002efc:	d103      	bne.n	8002f06 <_printf_common+0xb6>
 8002efe:	f04f 30ff 	mov.w	r0, #4294967295
 8002f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f06:	3501      	adds	r5, #1
 8002f08:	e7c1      	b.n	8002e8e <_printf_common+0x3e>
 8002f0a:	2030      	movs	r0, #48	@ 0x30
 8002f0c:	18e1      	adds	r1, r4, r3
 8002f0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002f18:	4422      	add	r2, r4
 8002f1a:	3302      	adds	r3, #2
 8002f1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002f20:	e7c2      	b.n	8002ea8 <_printf_common+0x58>
 8002f22:	2301      	movs	r3, #1
 8002f24:	4622      	mov	r2, r4
 8002f26:	4641      	mov	r1, r8
 8002f28:	4638      	mov	r0, r7
 8002f2a:	47c8      	blx	r9
 8002f2c:	3001      	adds	r0, #1
 8002f2e:	d0e6      	beq.n	8002efe <_printf_common+0xae>
 8002f30:	3601      	adds	r6, #1
 8002f32:	e7d9      	b.n	8002ee8 <_printf_common+0x98>

08002f34 <_printf_i>:
 8002f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f38:	7e0f      	ldrb	r7, [r1, #24]
 8002f3a:	4691      	mov	r9, r2
 8002f3c:	2f78      	cmp	r7, #120	@ 0x78
 8002f3e:	4680      	mov	r8, r0
 8002f40:	460c      	mov	r4, r1
 8002f42:	469a      	mov	sl, r3
 8002f44:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f4a:	d807      	bhi.n	8002f5c <_printf_i+0x28>
 8002f4c:	2f62      	cmp	r7, #98	@ 0x62
 8002f4e:	d80a      	bhi.n	8002f66 <_printf_i+0x32>
 8002f50:	2f00      	cmp	r7, #0
 8002f52:	f000 80d1 	beq.w	80030f8 <_printf_i+0x1c4>
 8002f56:	2f58      	cmp	r7, #88	@ 0x58
 8002f58:	f000 80b8 	beq.w	80030cc <_printf_i+0x198>
 8002f5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f64:	e03a      	b.n	8002fdc <_printf_i+0xa8>
 8002f66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002f6a:	2b15      	cmp	r3, #21
 8002f6c:	d8f6      	bhi.n	8002f5c <_printf_i+0x28>
 8002f6e:	a101      	add	r1, pc, #4	@ (adr r1, 8002f74 <_printf_i+0x40>)
 8002f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f74:	08002fcd 	.word	0x08002fcd
 8002f78:	08002fe1 	.word	0x08002fe1
 8002f7c:	08002f5d 	.word	0x08002f5d
 8002f80:	08002f5d 	.word	0x08002f5d
 8002f84:	08002f5d 	.word	0x08002f5d
 8002f88:	08002f5d 	.word	0x08002f5d
 8002f8c:	08002fe1 	.word	0x08002fe1
 8002f90:	08002f5d 	.word	0x08002f5d
 8002f94:	08002f5d 	.word	0x08002f5d
 8002f98:	08002f5d 	.word	0x08002f5d
 8002f9c:	08002f5d 	.word	0x08002f5d
 8002fa0:	080030df 	.word	0x080030df
 8002fa4:	0800300b 	.word	0x0800300b
 8002fa8:	08003099 	.word	0x08003099
 8002fac:	08002f5d 	.word	0x08002f5d
 8002fb0:	08002f5d 	.word	0x08002f5d
 8002fb4:	08003101 	.word	0x08003101
 8002fb8:	08002f5d 	.word	0x08002f5d
 8002fbc:	0800300b 	.word	0x0800300b
 8002fc0:	08002f5d 	.word	0x08002f5d
 8002fc4:	08002f5d 	.word	0x08002f5d
 8002fc8:	080030a1 	.word	0x080030a1
 8002fcc:	6833      	ldr	r3, [r6, #0]
 8002fce:	1d1a      	adds	r2, r3, #4
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6032      	str	r2, [r6, #0]
 8002fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e09c      	b.n	800311a <_printf_i+0x1e6>
 8002fe0:	6833      	ldr	r3, [r6, #0]
 8002fe2:	6820      	ldr	r0, [r4, #0]
 8002fe4:	1d19      	adds	r1, r3, #4
 8002fe6:	6031      	str	r1, [r6, #0]
 8002fe8:	0606      	lsls	r6, r0, #24
 8002fea:	d501      	bpl.n	8002ff0 <_printf_i+0xbc>
 8002fec:	681d      	ldr	r5, [r3, #0]
 8002fee:	e003      	b.n	8002ff8 <_printf_i+0xc4>
 8002ff0:	0645      	lsls	r5, r0, #25
 8002ff2:	d5fb      	bpl.n	8002fec <_printf_i+0xb8>
 8002ff4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002ff8:	2d00      	cmp	r5, #0
 8002ffa:	da03      	bge.n	8003004 <_printf_i+0xd0>
 8002ffc:	232d      	movs	r3, #45	@ 0x2d
 8002ffe:	426d      	negs	r5, r5
 8003000:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003004:	230a      	movs	r3, #10
 8003006:	4858      	ldr	r0, [pc, #352]	@ (8003168 <_printf_i+0x234>)
 8003008:	e011      	b.n	800302e <_printf_i+0xfa>
 800300a:	6821      	ldr	r1, [r4, #0]
 800300c:	6833      	ldr	r3, [r6, #0]
 800300e:	0608      	lsls	r0, r1, #24
 8003010:	f853 5b04 	ldr.w	r5, [r3], #4
 8003014:	d402      	bmi.n	800301c <_printf_i+0xe8>
 8003016:	0649      	lsls	r1, r1, #25
 8003018:	bf48      	it	mi
 800301a:	b2ad      	uxthmi	r5, r5
 800301c:	2f6f      	cmp	r7, #111	@ 0x6f
 800301e:	6033      	str	r3, [r6, #0]
 8003020:	bf14      	ite	ne
 8003022:	230a      	movne	r3, #10
 8003024:	2308      	moveq	r3, #8
 8003026:	4850      	ldr	r0, [pc, #320]	@ (8003168 <_printf_i+0x234>)
 8003028:	2100      	movs	r1, #0
 800302a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800302e:	6866      	ldr	r6, [r4, #4]
 8003030:	2e00      	cmp	r6, #0
 8003032:	60a6      	str	r6, [r4, #8]
 8003034:	db05      	blt.n	8003042 <_printf_i+0x10e>
 8003036:	6821      	ldr	r1, [r4, #0]
 8003038:	432e      	orrs	r6, r5
 800303a:	f021 0104 	bic.w	r1, r1, #4
 800303e:	6021      	str	r1, [r4, #0]
 8003040:	d04b      	beq.n	80030da <_printf_i+0x1a6>
 8003042:	4616      	mov	r6, r2
 8003044:	fbb5 f1f3 	udiv	r1, r5, r3
 8003048:	fb03 5711 	mls	r7, r3, r1, r5
 800304c:	5dc7      	ldrb	r7, [r0, r7]
 800304e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003052:	462f      	mov	r7, r5
 8003054:	42bb      	cmp	r3, r7
 8003056:	460d      	mov	r5, r1
 8003058:	d9f4      	bls.n	8003044 <_printf_i+0x110>
 800305a:	2b08      	cmp	r3, #8
 800305c:	d10b      	bne.n	8003076 <_printf_i+0x142>
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	07df      	lsls	r7, r3, #31
 8003062:	d508      	bpl.n	8003076 <_printf_i+0x142>
 8003064:	6923      	ldr	r3, [r4, #16]
 8003066:	6861      	ldr	r1, [r4, #4]
 8003068:	4299      	cmp	r1, r3
 800306a:	bfde      	ittt	le
 800306c:	2330      	movle	r3, #48	@ 0x30
 800306e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003072:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003076:	1b92      	subs	r2, r2, r6
 8003078:	6122      	str	r2, [r4, #16]
 800307a:	464b      	mov	r3, r9
 800307c:	4621      	mov	r1, r4
 800307e:	4640      	mov	r0, r8
 8003080:	f8cd a000 	str.w	sl, [sp]
 8003084:	aa03      	add	r2, sp, #12
 8003086:	f7ff fee3 	bl	8002e50 <_printf_common>
 800308a:	3001      	adds	r0, #1
 800308c:	d14a      	bne.n	8003124 <_printf_i+0x1f0>
 800308e:	f04f 30ff 	mov.w	r0, #4294967295
 8003092:	b004      	add	sp, #16
 8003094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003098:	6823      	ldr	r3, [r4, #0]
 800309a:	f043 0320 	orr.w	r3, r3, #32
 800309e:	6023      	str	r3, [r4, #0]
 80030a0:	2778      	movs	r7, #120	@ 0x78
 80030a2:	4832      	ldr	r0, [pc, #200]	@ (800316c <_printf_i+0x238>)
 80030a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80030a8:	6823      	ldr	r3, [r4, #0]
 80030aa:	6831      	ldr	r1, [r6, #0]
 80030ac:	061f      	lsls	r7, r3, #24
 80030ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80030b2:	d402      	bmi.n	80030ba <_printf_i+0x186>
 80030b4:	065f      	lsls	r7, r3, #25
 80030b6:	bf48      	it	mi
 80030b8:	b2ad      	uxthmi	r5, r5
 80030ba:	6031      	str	r1, [r6, #0]
 80030bc:	07d9      	lsls	r1, r3, #31
 80030be:	bf44      	itt	mi
 80030c0:	f043 0320 	orrmi.w	r3, r3, #32
 80030c4:	6023      	strmi	r3, [r4, #0]
 80030c6:	b11d      	cbz	r5, 80030d0 <_printf_i+0x19c>
 80030c8:	2310      	movs	r3, #16
 80030ca:	e7ad      	b.n	8003028 <_printf_i+0xf4>
 80030cc:	4826      	ldr	r0, [pc, #152]	@ (8003168 <_printf_i+0x234>)
 80030ce:	e7e9      	b.n	80030a4 <_printf_i+0x170>
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	f023 0320 	bic.w	r3, r3, #32
 80030d6:	6023      	str	r3, [r4, #0]
 80030d8:	e7f6      	b.n	80030c8 <_printf_i+0x194>
 80030da:	4616      	mov	r6, r2
 80030dc:	e7bd      	b.n	800305a <_printf_i+0x126>
 80030de:	6833      	ldr	r3, [r6, #0]
 80030e0:	6825      	ldr	r5, [r4, #0]
 80030e2:	1d18      	adds	r0, r3, #4
 80030e4:	6961      	ldr	r1, [r4, #20]
 80030e6:	6030      	str	r0, [r6, #0]
 80030e8:	062e      	lsls	r6, r5, #24
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	d501      	bpl.n	80030f2 <_printf_i+0x1be>
 80030ee:	6019      	str	r1, [r3, #0]
 80030f0:	e002      	b.n	80030f8 <_printf_i+0x1c4>
 80030f2:	0668      	lsls	r0, r5, #25
 80030f4:	d5fb      	bpl.n	80030ee <_printf_i+0x1ba>
 80030f6:	8019      	strh	r1, [r3, #0]
 80030f8:	2300      	movs	r3, #0
 80030fa:	4616      	mov	r6, r2
 80030fc:	6123      	str	r3, [r4, #16]
 80030fe:	e7bc      	b.n	800307a <_printf_i+0x146>
 8003100:	6833      	ldr	r3, [r6, #0]
 8003102:	2100      	movs	r1, #0
 8003104:	1d1a      	adds	r2, r3, #4
 8003106:	6032      	str	r2, [r6, #0]
 8003108:	681e      	ldr	r6, [r3, #0]
 800310a:	6862      	ldr	r2, [r4, #4]
 800310c:	4630      	mov	r0, r6
 800310e:	f000 f96b 	bl	80033e8 <memchr>
 8003112:	b108      	cbz	r0, 8003118 <_printf_i+0x1e4>
 8003114:	1b80      	subs	r0, r0, r6
 8003116:	6060      	str	r0, [r4, #4]
 8003118:	6863      	ldr	r3, [r4, #4]
 800311a:	6123      	str	r3, [r4, #16]
 800311c:	2300      	movs	r3, #0
 800311e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003122:	e7aa      	b.n	800307a <_printf_i+0x146>
 8003124:	4632      	mov	r2, r6
 8003126:	4649      	mov	r1, r9
 8003128:	4640      	mov	r0, r8
 800312a:	6923      	ldr	r3, [r4, #16]
 800312c:	47d0      	blx	sl
 800312e:	3001      	adds	r0, #1
 8003130:	d0ad      	beq.n	800308e <_printf_i+0x15a>
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	079b      	lsls	r3, r3, #30
 8003136:	d413      	bmi.n	8003160 <_printf_i+0x22c>
 8003138:	68e0      	ldr	r0, [r4, #12]
 800313a:	9b03      	ldr	r3, [sp, #12]
 800313c:	4298      	cmp	r0, r3
 800313e:	bfb8      	it	lt
 8003140:	4618      	movlt	r0, r3
 8003142:	e7a6      	b.n	8003092 <_printf_i+0x15e>
 8003144:	2301      	movs	r3, #1
 8003146:	4632      	mov	r2, r6
 8003148:	4649      	mov	r1, r9
 800314a:	4640      	mov	r0, r8
 800314c:	47d0      	blx	sl
 800314e:	3001      	adds	r0, #1
 8003150:	d09d      	beq.n	800308e <_printf_i+0x15a>
 8003152:	3501      	adds	r5, #1
 8003154:	68e3      	ldr	r3, [r4, #12]
 8003156:	9903      	ldr	r1, [sp, #12]
 8003158:	1a5b      	subs	r3, r3, r1
 800315a:	42ab      	cmp	r3, r5
 800315c:	dcf2      	bgt.n	8003144 <_printf_i+0x210>
 800315e:	e7eb      	b.n	8003138 <_printf_i+0x204>
 8003160:	2500      	movs	r5, #0
 8003162:	f104 0619 	add.w	r6, r4, #25
 8003166:	e7f5      	b.n	8003154 <_printf_i+0x220>
 8003168:	080036cf 	.word	0x080036cf
 800316c:	080036e0 	.word	0x080036e0

08003170 <__sflush_r>:
 8003170:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003176:	0716      	lsls	r6, r2, #28
 8003178:	4605      	mov	r5, r0
 800317a:	460c      	mov	r4, r1
 800317c:	d454      	bmi.n	8003228 <__sflush_r+0xb8>
 800317e:	684b      	ldr	r3, [r1, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	dc02      	bgt.n	800318a <__sflush_r+0x1a>
 8003184:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003186:	2b00      	cmp	r3, #0
 8003188:	dd48      	ble.n	800321c <__sflush_r+0xac>
 800318a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800318c:	2e00      	cmp	r6, #0
 800318e:	d045      	beq.n	800321c <__sflush_r+0xac>
 8003190:	2300      	movs	r3, #0
 8003192:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003196:	682f      	ldr	r7, [r5, #0]
 8003198:	6a21      	ldr	r1, [r4, #32]
 800319a:	602b      	str	r3, [r5, #0]
 800319c:	d030      	beq.n	8003200 <__sflush_r+0x90>
 800319e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80031a0:	89a3      	ldrh	r3, [r4, #12]
 80031a2:	0759      	lsls	r1, r3, #29
 80031a4:	d505      	bpl.n	80031b2 <__sflush_r+0x42>
 80031a6:	6863      	ldr	r3, [r4, #4]
 80031a8:	1ad2      	subs	r2, r2, r3
 80031aa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80031ac:	b10b      	cbz	r3, 80031b2 <__sflush_r+0x42>
 80031ae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80031b0:	1ad2      	subs	r2, r2, r3
 80031b2:	2300      	movs	r3, #0
 80031b4:	4628      	mov	r0, r5
 80031b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80031b8:	6a21      	ldr	r1, [r4, #32]
 80031ba:	47b0      	blx	r6
 80031bc:	1c43      	adds	r3, r0, #1
 80031be:	89a3      	ldrh	r3, [r4, #12]
 80031c0:	d106      	bne.n	80031d0 <__sflush_r+0x60>
 80031c2:	6829      	ldr	r1, [r5, #0]
 80031c4:	291d      	cmp	r1, #29
 80031c6:	d82b      	bhi.n	8003220 <__sflush_r+0xb0>
 80031c8:	4a28      	ldr	r2, [pc, #160]	@ (800326c <__sflush_r+0xfc>)
 80031ca:	40ca      	lsrs	r2, r1
 80031cc:	07d6      	lsls	r6, r2, #31
 80031ce:	d527      	bpl.n	8003220 <__sflush_r+0xb0>
 80031d0:	2200      	movs	r2, #0
 80031d2:	6062      	str	r2, [r4, #4]
 80031d4:	6922      	ldr	r2, [r4, #16]
 80031d6:	04d9      	lsls	r1, r3, #19
 80031d8:	6022      	str	r2, [r4, #0]
 80031da:	d504      	bpl.n	80031e6 <__sflush_r+0x76>
 80031dc:	1c42      	adds	r2, r0, #1
 80031de:	d101      	bne.n	80031e4 <__sflush_r+0x74>
 80031e0:	682b      	ldr	r3, [r5, #0]
 80031e2:	b903      	cbnz	r3, 80031e6 <__sflush_r+0x76>
 80031e4:	6560      	str	r0, [r4, #84]	@ 0x54
 80031e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80031e8:	602f      	str	r7, [r5, #0]
 80031ea:	b1b9      	cbz	r1, 800321c <__sflush_r+0xac>
 80031ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80031f0:	4299      	cmp	r1, r3
 80031f2:	d002      	beq.n	80031fa <__sflush_r+0x8a>
 80031f4:	4628      	mov	r0, r5
 80031f6:	f7ff fbf5 	bl	80029e4 <_free_r>
 80031fa:	2300      	movs	r3, #0
 80031fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80031fe:	e00d      	b.n	800321c <__sflush_r+0xac>
 8003200:	2301      	movs	r3, #1
 8003202:	4628      	mov	r0, r5
 8003204:	47b0      	blx	r6
 8003206:	4602      	mov	r2, r0
 8003208:	1c50      	adds	r0, r2, #1
 800320a:	d1c9      	bne.n	80031a0 <__sflush_r+0x30>
 800320c:	682b      	ldr	r3, [r5, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0c6      	beq.n	80031a0 <__sflush_r+0x30>
 8003212:	2b1d      	cmp	r3, #29
 8003214:	d001      	beq.n	800321a <__sflush_r+0xaa>
 8003216:	2b16      	cmp	r3, #22
 8003218:	d11d      	bne.n	8003256 <__sflush_r+0xe6>
 800321a:	602f      	str	r7, [r5, #0]
 800321c:	2000      	movs	r0, #0
 800321e:	e021      	b.n	8003264 <__sflush_r+0xf4>
 8003220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003224:	b21b      	sxth	r3, r3
 8003226:	e01a      	b.n	800325e <__sflush_r+0xee>
 8003228:	690f      	ldr	r7, [r1, #16]
 800322a:	2f00      	cmp	r7, #0
 800322c:	d0f6      	beq.n	800321c <__sflush_r+0xac>
 800322e:	0793      	lsls	r3, r2, #30
 8003230:	bf18      	it	ne
 8003232:	2300      	movne	r3, #0
 8003234:	680e      	ldr	r6, [r1, #0]
 8003236:	bf08      	it	eq
 8003238:	694b      	ldreq	r3, [r1, #20]
 800323a:	1bf6      	subs	r6, r6, r7
 800323c:	600f      	str	r7, [r1, #0]
 800323e:	608b      	str	r3, [r1, #8]
 8003240:	2e00      	cmp	r6, #0
 8003242:	ddeb      	ble.n	800321c <__sflush_r+0xac>
 8003244:	4633      	mov	r3, r6
 8003246:	463a      	mov	r2, r7
 8003248:	4628      	mov	r0, r5
 800324a:	6a21      	ldr	r1, [r4, #32]
 800324c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003250:	47e0      	blx	ip
 8003252:	2800      	cmp	r0, #0
 8003254:	dc07      	bgt.n	8003266 <__sflush_r+0xf6>
 8003256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800325a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800325e:	f04f 30ff 	mov.w	r0, #4294967295
 8003262:	81a3      	strh	r3, [r4, #12]
 8003264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003266:	4407      	add	r7, r0
 8003268:	1a36      	subs	r6, r6, r0
 800326a:	e7e9      	b.n	8003240 <__sflush_r+0xd0>
 800326c:	20400001 	.word	0x20400001

08003270 <_fflush_r>:
 8003270:	b538      	push	{r3, r4, r5, lr}
 8003272:	690b      	ldr	r3, [r1, #16]
 8003274:	4605      	mov	r5, r0
 8003276:	460c      	mov	r4, r1
 8003278:	b913      	cbnz	r3, 8003280 <_fflush_r+0x10>
 800327a:	2500      	movs	r5, #0
 800327c:	4628      	mov	r0, r5
 800327e:	bd38      	pop	{r3, r4, r5, pc}
 8003280:	b118      	cbz	r0, 800328a <_fflush_r+0x1a>
 8003282:	6a03      	ldr	r3, [r0, #32]
 8003284:	b90b      	cbnz	r3, 800328a <_fflush_r+0x1a>
 8003286:	f7ff f9b3 	bl	80025f0 <__sinit>
 800328a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0f3      	beq.n	800327a <_fflush_r+0xa>
 8003292:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003294:	07d0      	lsls	r0, r2, #31
 8003296:	d404      	bmi.n	80032a2 <_fflush_r+0x32>
 8003298:	0599      	lsls	r1, r3, #22
 800329a:	d402      	bmi.n	80032a2 <_fflush_r+0x32>
 800329c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800329e:	f7ff fb9e 	bl	80029de <__retarget_lock_acquire_recursive>
 80032a2:	4628      	mov	r0, r5
 80032a4:	4621      	mov	r1, r4
 80032a6:	f7ff ff63 	bl	8003170 <__sflush_r>
 80032aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032ac:	4605      	mov	r5, r0
 80032ae:	07da      	lsls	r2, r3, #31
 80032b0:	d4e4      	bmi.n	800327c <_fflush_r+0xc>
 80032b2:	89a3      	ldrh	r3, [r4, #12]
 80032b4:	059b      	lsls	r3, r3, #22
 80032b6:	d4e1      	bmi.n	800327c <_fflush_r+0xc>
 80032b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032ba:	f7ff fb91 	bl	80029e0 <__retarget_lock_release_recursive>
 80032be:	e7dd      	b.n	800327c <_fflush_r+0xc>

080032c0 <__swhatbuf_r>:
 80032c0:	b570      	push	{r4, r5, r6, lr}
 80032c2:	460c      	mov	r4, r1
 80032c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c8:	4615      	mov	r5, r2
 80032ca:	2900      	cmp	r1, #0
 80032cc:	461e      	mov	r6, r3
 80032ce:	b096      	sub	sp, #88	@ 0x58
 80032d0:	da0c      	bge.n	80032ec <__swhatbuf_r+0x2c>
 80032d2:	89a3      	ldrh	r3, [r4, #12]
 80032d4:	2100      	movs	r1, #0
 80032d6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80032da:	bf14      	ite	ne
 80032dc:	2340      	movne	r3, #64	@ 0x40
 80032de:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80032e2:	2000      	movs	r0, #0
 80032e4:	6031      	str	r1, [r6, #0]
 80032e6:	602b      	str	r3, [r5, #0]
 80032e8:	b016      	add	sp, #88	@ 0x58
 80032ea:	bd70      	pop	{r4, r5, r6, pc}
 80032ec:	466a      	mov	r2, sp
 80032ee:	f000 f849 	bl	8003384 <_fstat_r>
 80032f2:	2800      	cmp	r0, #0
 80032f4:	dbed      	blt.n	80032d2 <__swhatbuf_r+0x12>
 80032f6:	9901      	ldr	r1, [sp, #4]
 80032f8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80032fc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003300:	4259      	negs	r1, r3
 8003302:	4159      	adcs	r1, r3
 8003304:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003308:	e7eb      	b.n	80032e2 <__swhatbuf_r+0x22>

0800330a <__smakebuf_r>:
 800330a:	898b      	ldrh	r3, [r1, #12]
 800330c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800330e:	079d      	lsls	r5, r3, #30
 8003310:	4606      	mov	r6, r0
 8003312:	460c      	mov	r4, r1
 8003314:	d507      	bpl.n	8003326 <__smakebuf_r+0x1c>
 8003316:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800331a:	6023      	str	r3, [r4, #0]
 800331c:	6123      	str	r3, [r4, #16]
 800331e:	2301      	movs	r3, #1
 8003320:	6163      	str	r3, [r4, #20]
 8003322:	b003      	add	sp, #12
 8003324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003326:	466a      	mov	r2, sp
 8003328:	ab01      	add	r3, sp, #4
 800332a:	f7ff ffc9 	bl	80032c0 <__swhatbuf_r>
 800332e:	9f00      	ldr	r7, [sp, #0]
 8003330:	4605      	mov	r5, r0
 8003332:	4639      	mov	r1, r7
 8003334:	4630      	mov	r0, r6
 8003336:	f7ff fbbf 	bl	8002ab8 <_malloc_r>
 800333a:	b948      	cbnz	r0, 8003350 <__smakebuf_r+0x46>
 800333c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003340:	059a      	lsls	r2, r3, #22
 8003342:	d4ee      	bmi.n	8003322 <__smakebuf_r+0x18>
 8003344:	f023 0303 	bic.w	r3, r3, #3
 8003348:	f043 0302 	orr.w	r3, r3, #2
 800334c:	81a3      	strh	r3, [r4, #12]
 800334e:	e7e2      	b.n	8003316 <__smakebuf_r+0xc>
 8003350:	89a3      	ldrh	r3, [r4, #12]
 8003352:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800335a:	81a3      	strh	r3, [r4, #12]
 800335c:	9b01      	ldr	r3, [sp, #4]
 800335e:	6020      	str	r0, [r4, #0]
 8003360:	b15b      	cbz	r3, 800337a <__smakebuf_r+0x70>
 8003362:	4630      	mov	r0, r6
 8003364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003368:	f000 f81e 	bl	80033a8 <_isatty_r>
 800336c:	b128      	cbz	r0, 800337a <__smakebuf_r+0x70>
 800336e:	89a3      	ldrh	r3, [r4, #12]
 8003370:	f023 0303 	bic.w	r3, r3, #3
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	81a3      	strh	r3, [r4, #12]
 800337a:	89a3      	ldrh	r3, [r4, #12]
 800337c:	431d      	orrs	r5, r3
 800337e:	81a5      	strh	r5, [r4, #12]
 8003380:	e7cf      	b.n	8003322 <__smakebuf_r+0x18>
	...

08003384 <_fstat_r>:
 8003384:	b538      	push	{r3, r4, r5, lr}
 8003386:	2300      	movs	r3, #0
 8003388:	4d06      	ldr	r5, [pc, #24]	@ (80033a4 <_fstat_r+0x20>)
 800338a:	4604      	mov	r4, r0
 800338c:	4608      	mov	r0, r1
 800338e:	4611      	mov	r1, r2
 8003390:	602b      	str	r3, [r5, #0]
 8003392:	f7fd fde3 	bl	8000f5c <_fstat>
 8003396:	1c43      	adds	r3, r0, #1
 8003398:	d102      	bne.n	80033a0 <_fstat_r+0x1c>
 800339a:	682b      	ldr	r3, [r5, #0]
 800339c:	b103      	cbz	r3, 80033a0 <_fstat_r+0x1c>
 800339e:	6023      	str	r3, [r4, #0]
 80033a0:	bd38      	pop	{r3, r4, r5, pc}
 80033a2:	bf00      	nop
 80033a4:	20000210 	.word	0x20000210

080033a8 <_isatty_r>:
 80033a8:	b538      	push	{r3, r4, r5, lr}
 80033aa:	2300      	movs	r3, #0
 80033ac:	4d05      	ldr	r5, [pc, #20]	@ (80033c4 <_isatty_r+0x1c>)
 80033ae:	4604      	mov	r4, r0
 80033b0:	4608      	mov	r0, r1
 80033b2:	602b      	str	r3, [r5, #0]
 80033b4:	f7fd fde1 	bl	8000f7a <_isatty>
 80033b8:	1c43      	adds	r3, r0, #1
 80033ba:	d102      	bne.n	80033c2 <_isatty_r+0x1a>
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	b103      	cbz	r3, 80033c2 <_isatty_r+0x1a>
 80033c0:	6023      	str	r3, [r4, #0]
 80033c2:	bd38      	pop	{r3, r4, r5, pc}
 80033c4:	20000210 	.word	0x20000210

080033c8 <_sbrk_r>:
 80033c8:	b538      	push	{r3, r4, r5, lr}
 80033ca:	2300      	movs	r3, #0
 80033cc:	4d05      	ldr	r5, [pc, #20]	@ (80033e4 <_sbrk_r+0x1c>)
 80033ce:	4604      	mov	r4, r0
 80033d0:	4608      	mov	r0, r1
 80033d2:	602b      	str	r3, [r5, #0]
 80033d4:	f7fd fde8 	bl	8000fa8 <_sbrk>
 80033d8:	1c43      	adds	r3, r0, #1
 80033da:	d102      	bne.n	80033e2 <_sbrk_r+0x1a>
 80033dc:	682b      	ldr	r3, [r5, #0]
 80033de:	b103      	cbz	r3, 80033e2 <_sbrk_r+0x1a>
 80033e0:	6023      	str	r3, [r4, #0]
 80033e2:	bd38      	pop	{r3, r4, r5, pc}
 80033e4:	20000210 	.word	0x20000210

080033e8 <memchr>:
 80033e8:	4603      	mov	r3, r0
 80033ea:	b510      	push	{r4, lr}
 80033ec:	b2c9      	uxtb	r1, r1
 80033ee:	4402      	add	r2, r0
 80033f0:	4293      	cmp	r3, r2
 80033f2:	4618      	mov	r0, r3
 80033f4:	d101      	bne.n	80033fa <memchr+0x12>
 80033f6:	2000      	movs	r0, #0
 80033f8:	e003      	b.n	8003402 <memchr+0x1a>
 80033fa:	7804      	ldrb	r4, [r0, #0]
 80033fc:	3301      	adds	r3, #1
 80033fe:	428c      	cmp	r4, r1
 8003400:	d1f6      	bne.n	80033f0 <memchr+0x8>
 8003402:	bd10      	pop	{r4, pc}

08003404 <_init>:
 8003404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003406:	bf00      	nop
 8003408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800340a:	bc08      	pop	{r3}
 800340c:	469e      	mov	lr, r3
 800340e:	4770      	bx	lr

08003410 <_fini>:
 8003410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003412:	bf00      	nop
 8003414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003416:	bc08      	pop	{r3}
 8003418:	469e      	mov	lr, r3
 800341a:	4770      	bx	lr
