# do Basic_VGA.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:39 on Aug 24,2023
# vcom -work work Basic_VGA.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity Basic_VGA
# -- Compiling architecture structure of Basic_VGA
# End time: 17:40:40 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:40 on Aug 24,2023
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Basic_VGA_vhd_vec_tst
# -- Compiling architecture Basic_VGA_arch of Basic_VGA_vhd_vec_tst
# End time: 17:40:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Basic_VGA_vhd_vec_tst 
# Start time: 17:40:40 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.basic_vga_vhd_vec_tst(basic_vga_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.basic_vga(structure)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading fiftyfivenm.fiftyfivenm_pll(vital_pll)
# Loading fiftyfivenm.fiftyfivenm_mn_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_scale_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 23365 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33
# ** Note: Fiftyfivenm PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /basic_vga_vhd_vec_tst/i1/\pll|altpll_component|auto_generated|pll1\
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 3438541 ps
# Simulation time: 56351874 ps
# Simulation time: 56351874 ps
# Simulation time: 56351874 ps
# Simulation time: 56351874 ps
# Simulation time: 56351874 ps
# Simulation time: 56351874 ps
# ** Note: Fiftyfivenm PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 100030 ns  Iteration: 3  Instance: /basic_vga_vhd_vec_tst/i1/\pll|altpll_component|auto_generated|pll1\
# End time: 17:41:18 on Aug 24,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
