{"vcs1":{"timestamp_begin":1713307672.343787500, "rt":0.31, "ut":0.17, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713307671.294763976}
{"VCS_COMP_START_TIME": 1713307671.294763976}
{"VCS_COMP_END_TIME": 1713307672.757199495}
{"VCS_USER_OPTIONS": "-sverilog lab5/alu.sv lab5/constants.sv lab5/controlpath.sv lab5/datapath.sv lab5/library.sv lab5/memory.sv lab5/regfile.sv lab5/RISC240.sv"}
