Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 20 18:00:32 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_isPrime_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_design_isPrime_0_0 (xilinx.com:user:isPrime:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 20 17:33:00 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_isPrime_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_design_isPrime_0_0 (xilinx.com:user:isPrime:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun 20 17:14:30 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_isPrime_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_design_isPrime_0_0 (xilinx.com:user:isPrime:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 19 22:12:46 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_isPrime_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_design_isPrime_0_0 (xilinx.com:user:isPrime:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 19 19:41:12 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_isPrime_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_design_isPrime_0_0 (xilinx.com:user:isPrime:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_design_isPrime_0_0'. These changes may impact your design.


-Upgraded port order differs after port 's00_axis_aclk'


