[03/19 22:51:03      0] 
[03/19 22:51:03      0] Cadence Innovus(TM) Implementation System.
[03/19 22:51:03      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 22:51:03      0] 
[03/19 22:51:03      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/19 22:51:03      0] Options:	
[03/19 22:51:03      0] Date:		Wed Mar 19 22:51:03 2025
[03/19 22:51:03      0] Host:		ieng6-ece-10.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/19 22:51:03      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/19 22:51:03      0] 
[03/19 22:51:03      0] License:
[03/19 22:51:03      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/19 22:51:03      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 22:51:04      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/19 22:51:04      0] 
[03/19 22:51:04      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/19 22:51:04      0] 
[03/19 22:51:04      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/19 22:51:04      0] 
[03/19 22:51:13      8] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/19 22:51:13      8] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/19 22:51:13      8] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/19 22:51:13      8] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/19 22:51:13      8] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/19 22:51:13      8] @(#)CDS: CPE v15.23-s045
[03/19 22:51:13      8] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/19 22:51:13      8] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/19 22:51:13      8] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/19 22:51:13      8] @(#)CDS: RCDB 11.7
[03/19 22:51:13      8] --- Running on ieng6-ece-10.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/19 22:51:13      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4.

[03/19 22:51:13      9] 
[03/19 22:51:13      9] **INFO:  MMMC transition support version v31-84 
[03/19 22:51:13      9] 
[03/19 22:51:14      9] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/19 22:51:14      9] <CMD> suppressMessage ENCEXT-2799
[03/19 22:51:14      9] <CMD> getDrawView
[03/19 22:51:14      9] <CMD> loadWorkspace -name Physical
[03/19 22:51:14      9] <CMD> win
[03/19 22:51:24     11] <CMD> setMultiCpuUsage -localCpu 8
[03/19 22:51:24     11] <CMD> set init_pwr_net VDD
[03/19 22:51:24     11] <CMD> set init_gnd_net VSS
[03/19 22:51:24     11] <CMD> set init_verilog ./netlist/core.v
[03/19 22:51:24     11] <CMD> set init_design_netlisttype Verilog
[03/19 22:51:24     11] <CMD> set init_design_settop 1
[03/19 22:51:24     11] <CMD> set init_top_cell core
[03/19 22:51:24     11] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/19 22:51:24     11] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/19 22:51:24     11] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/19 22:51:24     11] <CMD> create_library_set -name TC_LIB -timing $typical_timing_lib
[03/19 22:51:24     11] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/19 22:51:24     11] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/19 22:51:24     11] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/19 22:51:24     11] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/19 22:51:24     11] <CMD> create_delay_corner -name TC -library_set TC_LIB -rc_corner Cmin
[03/19 22:51:24     11] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/19 22:51:24     11] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/19 22:51:24     11] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/19 22:51:24     11] <CMD> create_analysis_view -name TC_VIEW -delay_corner TC -constraint_mode CON
[03/19 22:51:24     11] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/19 22:51:24     11] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/19 22:51:24     11] 
[03/19 22:51:24     11] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/19 22:51:24     11] 
[03/19 22:51:24     11] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/19 22:51:24     11] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/19 22:51:24     11] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/19 22:51:24     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/19 22:51:24     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/19 22:51:24     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/19 22:51:24     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/19 22:51:24     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/19 22:51:24     11] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/19 22:51:24     11] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:24     11] The LEF parser will ignore this statement.
[03/19 22:51:24     11] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/19 22:51:24     11] Set DBUPerIGU to M2 pitch 400.
[03/19 22:51:24     11] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 22:51:24     11] Type 'man IMPLF-200' for more detail.
[03/19 22:51:24     11] 
[03/19 22:51:24     11] viaInitial starts at Wed Mar 19 22:51:24 2025
viaInitial ends at Wed Mar 19 22:51:24 2025
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 22:51:25     13] Reading WC_LIB timing library /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0' is not defined in the library.
[03/19 22:51:25     13] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/19 22:51:25     13] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/19 22:51:25     13] Read 811 cells in  tcbn65gpluswc.
[03/19 22:51:25     13] Library reading multithread flow ended.
[03/19 22:51:25     13] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 22:51:25     15] Reading BC_LIB timing library /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib.
[03/19 22:51:25     15] Read 811 cells in  tcbn65gplusbc.
[03/19 22:51:25     15] Library reading multithread flow ended.
[03/19 22:51:25     15] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.26min, fe_real=0.37min, fe_mem=511.8M) ***
[03/19 22:51:25     15] *** Begin netlist parsing (mem=511.8M) ***
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/19 22:51:25     15] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 22:51:25     15] To increase the message display limit, refer to the product command reference manual.
[03/19 22:51:25     15] Created 811 new cells from 2 timing libraries.
[03/19 22:51:25     15] Reading netlist ...
[03/19 22:51:25     15] Backslashed names will retain backslash and a trailing blank character.
[03/19 22:51:25     15] Reading verilog netlist './netlist/core.v'
[03/19 22:51:25     15] 
[03/19 22:51:25     15] *** Memory Usage v#1 (Current mem = 511.828M, initial mem = 149.258M) ***
[03/19 22:51:25     15] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=511.8M) ***
[03/19 22:51:25     15] Set top cell to core.
[03/19 22:51:26     16] Hooked 1622 DB cells to tlib cells.
[03/19 22:51:26     16] Starting recursive module instantiation check.
[03/19 22:51:26     16] No recursion found.
[03/19 22:51:26     16] Building hierarchical netlist for Cell core ...
[03/19 22:51:26     16] *** Netlist is unique.
[03/19 22:51:26     16] ** info: there are 1658 modules.
[03/19 22:51:26     16] ** info: there are 22370 stdCell insts.
[03/19 22:51:26     16] 
[03/19 22:51:26     16] *** Memory Usage v#1 (Current mem = 548.398M, initial mem = 149.258M) ***
[03/19 22:51:26     16] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 22:51:26     16] Type 'man IMPFP-3961' for more detail.
[03/19 22:51:26     16] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 22:51:26     16] Type 'man IMPFP-3961' for more detail.
[03/19 22:51:26     16] Set Default Net Delay as 1000 ps.
[03/19 22:51:26     16] Set Default Net Load as 0.5 pF. 
[03/19 22:51:26     16] Set Default Input Pin Transition as 0.1 ps.
[03/19 22:51:26     16] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/19 22:51:26     16] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/19 22:51:26     16] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:26     16] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:26     16] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:51:26     16] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:51:26     16] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/19 22:51:26     16] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:26     16] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:26     16] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:51:26     16] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:51:26     16] Importing multi-corner RC tables ... 
[03/19 22:51:26     16] Summary of Active RC-Corners : 
[03/19 22:51:26     16]  
[03/19 22:51:26     16]  Analysis View: WC_VIEW
[03/19 22:51:26     16]     RC-Corner Name        : Cmax
[03/19 22:51:26     16]     RC-Corner Index       : 0
[03/19 22:51:26     16]     RC-Corner Temperature : 125 Celsius
[03/19 22:51:26     16]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/19 22:51:26     16]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:51:26     16]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:51:26     16]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:51:26     16]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:51:26     16]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:51:26     16]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:26     16]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:26     16]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:26     16]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:26     16]  
[03/19 22:51:26     16]  Analysis View: BC_VIEW
[03/19 22:51:26     16]     RC-Corner Name        : Cmin
[03/19 22:51:26     16]     RC-Corner Index       : 1
[03/19 22:51:26     16]     RC-Corner Temperature : -40 Celsius
[03/19 22:51:26     16]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/19 22:51:26     16]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:51:26     16]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:51:26     16]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:51:26     16]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:51:26     16]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:51:26     16]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:26     16]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:26     16]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:26     16]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:26     16] *Info: initialize multi-corner CTS.
[03/19 22:51:27     16] Reading timing constraints file './constraints/core.sdc' ...
[03/19 22:51:27     16] Current (total cpu=0:00:16.9, real=0:00:24.0, peak res=304.9M, current mem=667.3M)
[03/19 22:51:27     16] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/core.sdc, Line 9).
[03/19 22:51:27     16] 
[03/19 22:51:27     16] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 Warnings and 20 Errors.
[03/19 22:51:27     17] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=320.2M, current mem=684.5M)
[03/19 22:51:27     17] Current (total cpu=0:00:17.0, real=0:00:24.0, peak res=320.2M, current mem=684.5M)
[03/19 22:51:27     17] Summary for sequential cells idenfication: 
[03/19 22:51:27     17] Identified SBFF number: 199
[03/19 22:51:27     17] Identified MBFF number: 0
[03/19 22:51:27     17] Not identified SBFF number: 0
[03/19 22:51:27     17] Not identified MBFF number: 0
[03/19 22:51:27     17] Number of sequential cells which are not FFs: 104
[03/19 22:51:27     17] 
[03/19 22:51:27     17] Total number of combinational cells: 492
[03/19 22:51:27     17] Total number of sequential cells: 303
[03/19 22:51:27     17] Total number of tristate cells: 11
[03/19 22:51:27     17] Total number of level shifter cells: 0
[03/19 22:51:27     17] Total number of power gating cells: 0
[03/19 22:51:27     17] Total number of isolation cells: 0
[03/19 22:51:27     17] Total number of power switch cells: 0
[03/19 22:51:27     17] Total number of pulse generator cells: 0
[03/19 22:51:27     17] Total number of always on buffers: 0
[03/19 22:51:27     17] Total number of retention cells: 0
[03/19 22:51:27     17] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 22:51:27     17] Total number of usable buffers: 18
[03/19 22:51:27     17] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 22:51:27     17] Total number of unusable buffers: 9
[03/19 22:51:27     17] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 22:51:27     17] Total number of usable inverters: 18
[03/19 22:51:27     17] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 22:51:27     17] Total number of unusable inverters: 9
[03/19 22:51:27     17] List of identified usable delay cells:
[03/19 22:51:27     17] Total number of identified usable delay cells: 0
[03/19 22:51:27     17] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 22:51:27     17] Total number of identified unusable delay cells: 9
[03/19 22:51:27     17] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 22:51:27     17] 
[03/19 22:51:27     17] *** Summary of all messages that are not suppressed in this session:
[03/19 22:51:27     17] Severity  ID               Count  Summary                                  
[03/19 22:51:27     17] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/19 22:51:27     17] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/19 22:51:27     17] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/19 22:51:27     17] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/19 22:51:27     17] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/19 22:51:27     17] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/19 22:51:27     17] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/19 22:51:27     17] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/19 22:51:27     17] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/19 22:51:27     17] *** Message Summary: 1633 warning(s), 2 error(s)
[03/19 22:51:27     17] 
[03/19 22:51:27     17] <CMD> set_interactive_constraint_modes {CON}
[03/19 22:51:27     17] <CMD> setDesignMode -process 65
[03/19 22:51:27     17] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/19 22:51:27     17] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/19 22:51:27     17] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/19 22:51:27     17] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/19 22:51:27     17] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/19 22:51:27     17] Updating process node dependent CCOpt properties for the 65nm process node.
[03/19 22:51:38     19] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat core
[03/19 22:51:38     19] exclude_path_collection 0
[03/19 22:51:38     19] Resetting process node dependent CCOpt properties.
[03/19 22:51:39     19] Free PSO.
[03/19 22:51:39     19] Reset cap table.
[03/19 22:51:39     19] Cleaning up the current multi-corner RC extraction setup.
[03/19 22:51:39     19] Resetting process node dependent CCOpt properties.
[03/19 22:51:39     20] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/19 22:51:39     20] 
[03/19 22:51:39     20] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[03/19 22:51:39     20] Set DBUPerIGU to 1000.
[03/19 22:51:39     20] Set net toggle Scale Factor to 1.00
[03/19 22:51:39     20] Set Shrink Factor to 1.00000
[03/19 22:51:39     20] Set net toggle Scale Factor to 1.00
[03/19 22:51:39     20] Set Shrink Factor to 1.00000
[03/19 22:51:39     20] Set net toggle Scale Factor to 1.00
[03/19 22:51:39     20] Set Shrink Factor to 1.00000
[03/19 22:51:39     20] 
[03/19 22:51:39     20] *** Memory Usage v#1 (Current mem = 802.008M, initial mem = 149.258M) ***
[03/19 22:51:39     20] 
[03/19 22:51:39     20] 
[03/19 22:51:39     20] Info (SM2C): Status of key globals:
[03/19 22:51:39     20] 	 MMMC-by-default flow     : 1
[03/19 22:51:39     20] 	 Default MMMC objs envvar : 0
[03/19 22:51:39     20] 	 Data portability         : 0
[03/19 22:51:39     20] 	 MMMC PV Emulation        : 0
[03/19 22:51:39     20] 	 MMMC debug               : 0
[03/19 22:51:39     20] 	 Init_Design flow         : 1
[03/19 22:51:39     20] 
[03/19 22:51:39     20] 
[03/19 22:51:39     20] 	 CTE SM2C global          : false
[03/19 22:51:39     20] 	 Reporting view filter    : false
[03/19 22:51:39     20] Set Default Input Pin Transition as 0.1 ps.
[03/19 22:51:39     20] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/19 22:51:39     20] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/19 22:51:39     20] 
[03/19 22:51:39     20] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/19 22:51:39     20] 
[03/19 22:51:39     20] Loading LEF file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/19 22:51:39     20] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/19 22:51:39     20] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/19 22:51:39     20] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/19 22:51:39     20] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/19 22:51:39     20] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/19 22:51:39     20] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/19 22:51:39     20] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/19 22:51:39     20] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/19 22:51:39     20] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/19 22:51:39     20] The LEF parser will ignore this statement.
[03/19 22:51:39     20] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/19 22:51:39     20] Set DBUPerIGU to M2 pitch 400.
[03/19 22:51:39     20] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 22:51:39     20] Type 'man IMPLF-200' for more detail.
[03/19 22:51:39     20] 
[03/19 22:51:39     20] viaInitial starts at Wed Mar 19 22:51:39 2025
viaInitial ends at Wed Mar 19 22:51:39 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/viewDefinition.tcl
[03/19 22:51:40     20] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 22:51:40     22] Reading WC_LIB timing library /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib.
[03/19 22:51:40     22] Read 811 cells in  tcbn65gpluswc.
[03/19 22:51:40     22] Library reading multithread flow ended.
[03/19 22:51:40     22] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 22:51:40     24] Reading BC_LIB timing library /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib.
[03/19 22:51:40     24] Read 811 cells in  tcbn65gplusbc.
[03/19 22:51:40     24] Library reading multithread flow ended.
[03/19 22:51:40     24] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.41min, fe_real=0.62min, fe_mem=687.9M) ***
[03/19 22:51:40     24] *** Begin netlist parsing (mem=687.9M) ***
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/19 22:51:40     24] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 22:51:40     24] To increase the message display limit, refer to the product command reference manual.
[03/19 22:51:40     24] Created 811 new cells from 2 timing libraries.
[03/19 22:51:40     24] Reading netlist ...
[03/19 22:51:40     24] Backslashed names will retain backslash and a trailing blank character.
[03/19 22:51:40     24] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.v.gz'
[03/19 22:51:41     24] 
[03/19 22:51:41     24] *** Memory Usage v#1 (Current mem = 687.852M, initial mem = 149.258M) ***
[03/19 22:51:41     24] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=687.9M) ***
[03/19 22:51:41     24] Set top cell to core.
[03/19 22:51:41     25] Hooked 1622 DB cells to tlib cells.
[03/19 22:51:41     25] Starting recursive module instantiation check.
[03/19 22:51:41     25] No recursion found.
[03/19 22:51:41     25] Building hierarchical netlist for Cell core ...
[03/19 22:51:41     25] *** Netlist is unique.
[03/19 22:51:41     25] ** info: there are 1658 modules.
[03/19 22:51:41     25] ** info: there are 23048 stdCell insts.
[03/19 22:51:41     25] 
[03/19 22:51:41     25] *** Memory Usage v#1 (Current mem = 718.422M, initial mem = 149.258M) ***
[03/19 22:51:41     25] *info: set bottom ioPad orient R0
[03/19 22:51:41     25] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 22:51:41     25] Type 'man IMPFP-3961' for more detail.
[03/19 22:51:41     25] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 22:51:41     25] Type 'man IMPFP-3961' for more detail.
[03/19 22:51:41     25] Set Default Net Delay as 1000 ps.
[03/19 22:51:41     25] Set Default Net Load as 0.5 pF. 
[03/19 22:51:41     25] Set Default Input Pin Transition as 0.1 ps.
[03/19 22:51:41     25] Loading preference file /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/gui.pref.tcl ...
[03/19 22:51:41     25] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/19 22:51:41     25] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/19 22:51:41     25] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/19 22:51:41     25] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/19 22:51:41     25] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/19 22:51:41     25] Updating process node dependent CCOpt properties for the 65nm process node.
[03/19 22:51:41     25] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/19 22:51:41     25] Stripe will break at block ring.
[03/19 22:51:41     25] **WARN: analysis view BC_VIEW not found, use default_view_setup
[03/19 22:51:41     25] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/19 22:51:41     25] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/19 22:51:41     25] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:41     25] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:41     25] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:51:41     25] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:51:41     25] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/19 22:51:41     25] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:41     25] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:51:41     25] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:51:41     25] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:51:41     25] Importing multi-corner RC tables ... 
[03/19 22:51:41     25] Summary of Active RC-Corners : 
[03/19 22:51:41     25]  
[03/19 22:51:41     25]  Analysis View: WC_VIEW
[03/19 22:51:41     25]     RC-Corner Name        : Cmax
[03/19 22:51:41     25]     RC-Corner Index       : 0
[03/19 22:51:41     25]     RC-Corner Temperature : 125 Celsius
[03/19 22:51:41     25]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/19 22:51:41     25]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:51:41     25]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:51:41     25]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:51:41     25]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:51:41     25]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:51:41     25]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:41     25]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:41     25]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:41     25]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:41     25]  
[03/19 22:51:41     25]  Analysis View: BC_VIEW
[03/19 22:51:41     25]     RC-Corner Name        : Cmin
[03/19 22:51:41     25]     RC-Corner Index       : 1
[03/19 22:51:41     25]     RC-Corner Temperature : -40 Celsius
[03/19 22:51:41     25]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/19 22:51:41     25]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:51:41     25]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:51:41     25]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:51:41     25]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:51:41     25]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:51:41     25]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:41     25]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:41     25]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:51:41     25]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:51:42     25] *Info: initialize multi-corner CTS.
[03/19 22:51:42     26] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/19 22:51:42     26] Current (total cpu=0:00:26.2, real=0:00:39.0, peak res=444.8M, current mem=853.0M)
[03/19 22:51:42     26] INFO (CTE): Constraints read successfully.
[03/19 22:51:42     26] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=454.8M, current mem=864.2M)
[03/19 22:51:42     26] Current (total cpu=0:00:26.3, real=0:00:39.0, peak res=454.8M, current mem=864.2M)
[03/19 22:51:42     26] Summary for sequential cells idenfication: 
[03/19 22:51:42     26] Identified SBFF number: 199
[03/19 22:51:42     26] Identified MBFF number: 0
[03/19 22:51:42     26] Not identified SBFF number: 0
[03/19 22:51:42     26] Not identified MBFF number: 0
[03/19 22:51:42     26] Number of sequential cells which are not FFs: 104
[03/19 22:51:42     26] 
[03/19 22:51:42     26] Total number of combinational cells: 492
[03/19 22:51:42     26] Total number of sequential cells: 303
[03/19 22:51:42     26] Total number of tristate cells: 11
[03/19 22:51:42     26] Total number of level shifter cells: 0
[03/19 22:51:42     26] Total number of power gating cells: 0
[03/19 22:51:42     26] Total number of isolation cells: 0
[03/19 22:51:42     26] Total number of power switch cells: 0
[03/19 22:51:42     26] Total number of pulse generator cells: 0
[03/19 22:51:42     26] Total number of always on buffers: 0
[03/19 22:51:42     26] Total number of retention cells: 0
[03/19 22:51:42     26] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 22:51:42     26] Total number of usable buffers: 18
[03/19 22:51:42     26] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 22:51:42     26] Total number of unusable buffers: 9
[03/19 22:51:42     26] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 22:51:42     26] Total number of usable inverters: 18
[03/19 22:51:42     26] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 22:51:42     26] Total number of unusable inverters: 9
[03/19 22:51:42     26] List of identified usable delay cells:
[03/19 22:51:42     26] Total number of identified usable delay cells: 0
[03/19 22:51:42     26] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 22:51:42     26] Total number of identified unusable delay cells: 9
[03/19 22:51:42     26] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/19 22:51:42     26] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/19 22:51:42     26] Type 'man IMPOPT-3058' for more detail.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/19 22:51:42     26] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/19 22:51:42     26] To increase the message display limit, refer to the product command reference manual.
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/19 22:51:42     26]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/19 22:51:42     26] Reading floorplan file - /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.fp.gz (mem = 870.2M).
[03/19 22:51:42     26] *info: reset 25615 existing net BottomPreferredLayer and AvoidDetour
[03/19 22:51:42     26] Deleting old partition specification.
[03/19 22:51:42     26] Set FPlanBox to (0 0 1051200 1044400)
[03/19 22:51:42     26]  ... processed partition successfully.
[03/19 22:51:42     26] There are 141 nets with weight being set
[03/19 22:51:42     26] There are 141 nets with bottomPreferredRoutingLayer being set
[03/19 22:51:42     26] There are 141 nets with avoidDetour being set
[03/19 22:51:42     26] Extracting standard cell pins and blockage ...... 
[03/19 22:51:42     26] Pin and blockage extraction finished
[03/19 22:51:42     26] *** End loading floorplan (cpu = 0:00:00.1, mem = 870.2M) ***
[03/19 22:51:42     26] *** Checked 2 GNC rules.
[03/19 22:51:42     26] *** applyConnectGlobalNets disabled.
[03/19 22:51:42     26] Reading placement file - /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.place.gz.
[03/19 22:51:42     26] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.place.gz" ...
[03/19 22:51:42     26] *** Checked 2 GNC rules.
[03/19 22:51:42     26] *** applyConnectGlobalNets disabled.
[03/19 22:51:42     26] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=879.7M) ***
[03/19 22:51:42     26] Total net length = 5.560e+05 (2.450e+05 3.110e+05) (ext = 3.577e+04)
[03/19 22:51:42     26] *** Checked 2 GNC rules.
[03/19 22:51:42     26] *** Applying global-net connections...
[03/19 22:51:42     26] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/19 22:51:42     26] Reading routing file - /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.route.gz.
[03/19 22:51:42     26] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Wed Mar 19 21:48:38 2025 Format: 15.2) ...
[03/19 22:51:43     26] Suppress "**WARN ..." messages.
[03/19 22:51:43     26] routingBox: (0 0) (1051200 1044400)
[03/19 22:51:43     26] coreBox:    (20000 20000) (1031200 1024400)
[03/19 22:51:43     26] Un-suppress "**WARN ..." messages.
[03/19 22:51:43     27] *** Total 25581 nets are successfully restored.
[03/19 22:51:43     27] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:01.0 mem=926.8M) ***
[03/19 22:51:43     27] Reading DEF file '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.def.gz', current time is Wed Mar 19 22:51:43 2025 ...
[03/19 22:51:43     27] --- DIVIDERCHAR '/'
[03/19 22:51:43     27] --- UnitsPerDBU = 1.0000
[03/19 22:51:43     27] DEF file '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/core.def.gz' is parsed, current time is Wed Mar 19 22:51:43 2025.
[03/19 22:51:43     27] Set Default Input Pin Transition as 0.1 ps.
[03/19 22:51:43     27] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/19 22:51:43     27] Initializing multi-corner capacitance tables ... 
[03/19 22:51:43     27] Initializing multi-corner resistance tables ...
[03/19 22:51:44     27] Summary for sequential cells idenfication: 
[03/19 22:51:44     27] Identified SBFF number: 199
[03/19 22:51:44     27] Identified MBFF number: 0
[03/19 22:51:44     27] Not identified SBFF number: 0
[03/19 22:51:44     27] Not identified MBFF number: 0
[03/19 22:51:44     27] Number of sequential cells which are not FFs: 104
[03/19 22:51:44     27] 
[03/19 22:51:44     27] Extracting original clock gating for clk... 
[03/19 22:51:44     27]   clock_tree clk contains 8353 sinks and 0 clock gates.
[03/19 22:51:44     27]   Extraction for clk complete.
[03/19 22:51:44     27] Extracting original clock gating for clk done.
[03/19 22:51:44     28] 
[03/19 22:51:44     28] *** Summary of all messages that are not suppressed in this session:
[03/19 22:51:44     28] Severity  ID               Count  Summary                                  
[03/19 22:51:44     28] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/19 22:51:44     28] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/19 22:51:44     28] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/19 22:51:44     28] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/19 22:51:44     28] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/19 22:51:44     28] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/19 22:51:44     28] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/19 22:51:44     28] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/19 22:51:44     28] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[03/19 22:51:44     28] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[03/19 22:51:44     28] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/19 22:51:44     28] *** Message Summary: 2232 warning(s), 4 error(s)
[03/19 22:51:44     28] 
[03/19 22:51:49     29] <CMD> fit
[03/19 22:51:51     30] <CMD> setLayerPreference term -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference violation -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference busguide -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference aggress -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference text -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference pinText -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference flightLine -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference portNum -isVisible 0
[03/19 22:51:51     30] <CMD> setLayerPreference dpt -isVisible 0
[03/19 22:51:52     30] <CMD> setLayerPreference term -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference violation -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference busguide -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference aggress -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference text -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference pinText -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference flightLine -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference portNum -isVisible 1
[03/19 22:51:52     30] <CMD> setLayerPreference dpt -isVisible 1
[03/19 22:52:50     46] <CMD> verifyGeometry
[03/19 22:52:50     46]  *** Starting Verify Geometry (MEM: 951.8) ***
[03/19 22:52:50     46] 
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... Starting Verification
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... Initializing
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 22:52:50     46]                   ...... bin size: 2880
[03/19 22:52:50     46] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/19 22:52:50     46] Multi-CPU acceleration using 8 CPU(s).
[03/19 22:52:50     46] Saving Drc markers ...
[03/19 22:52:50     46] ... No Drc file written since there is no markers found.
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/19 22:52:50     46]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/19 22:52:58     68] VG: elapsed time: 8.00
[03/19 22:52:58     68] Begin Summary ...
[03/19 22:52:58     68]   Cells       : 0
[03/19 22:52:58     68]   SameNet     : 1
[03/19 22:52:58     68]   Wiring      : 0
[03/19 22:52:58     68]   Antenna     : 0
[03/19 22:52:58     68]   Short       : 0
[03/19 22:52:58     68]   Overlap     : 0
[03/19 22:52:58     68] End Summary
[03/19 22:52:58     68] 
[03/19 22:52:58     68]   Verification Complete : 1 Viols.  0 Wrngs.
[03/19 22:52:58     68] 
[03/19 22:52:58     68] **********End: VERIFY GEOMETRY**********
[03/19 22:52:58     68]  *** verify geometry (CPU: 0:00:22.1  MEM: 1598.2M)
[03/19 22:52:58     68] 
[03/19 22:53:18     73] <CMD> optDesign -postRoute -drv
[03/19 22:53:18     73] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/19 22:53:18     73] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/19 22:53:18     73] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/19 22:53:18     73] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/19 22:53:18     73] -setupDynamicPowerViewAsDefaultView false
[03/19 22:53:18     73]                                            # bool, default=false, private
[03/19 22:53:18     73] #spOpts: N=65 
[03/19 22:53:18     73] Core basic site is core
[03/19 22:53:18     73] Estimated cell power/ground rail width = 0.365 um
[03/19 22:53:18     73] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 22:53:19     74] #spOpts: N=65 mergeVia=F 
[03/19 22:53:19     74] Multithreaded Timing Analysis is initialized with 8 threads
[03/19 22:53:19     74] 
[03/19 22:53:19     74] GigaOpt running with 8 threads.
[03/19 22:53:19     74] Info: 8 threads available for lower-level modules during optimization.
[03/19 22:53:19     74] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/19 22:53:19     74] 	Cell FILL1_LL, site bcore.
[03/19 22:53:19     74] 	Cell FILL_NW_HH, site bcore.
[03/19 22:53:19     74] 	Cell FILL_NW_LL, site bcore.
[03/19 22:53:19     74] 	Cell GFILL, site gacore.
[03/19 22:53:19     74] 	Cell GFILL10, site gacore.
[03/19 22:53:19     74] 	Cell GFILL2, site gacore.
[03/19 22:53:19     74] 	Cell GFILL3, site gacore.
[03/19 22:53:19     74] 	Cell GFILL4, site gacore.
[03/19 22:53:19     74] 	Cell LVLLHCD1, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHCD2, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHCD4, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHCD8, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHD1, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHD2, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHD4, site bcore.
[03/19 22:53:19     74] 	Cell LVLLHD8, site bcore.
[03/19 22:53:19     74] .
[03/19 22:53:19     74] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/19 22:53:19     74] Type 'man IMPTS-403' for more detail.
[03/19 22:53:19     74] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/19 22:53:19     74] Type 'man IMPOPT-7077' for more detail.
[03/19 22:53:19     74] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/19 22:53:19     74] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/19 22:53:21     76] Effort level <high> specified for reg2reg path_group
[03/19 22:53:21     76] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1130.8M, totSessionCpu=0:01:17 **
[03/19 22:53:21     76] #Created 847 library cell signatures
[03/19 22:53:21     76] #Created 25615 NETS and 0 SPECIALNETS signatures
[03/19 22:53:21     76] #Created 48138 instance signatures
[03/19 22:53:21     76] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.04 (MB), peak = 922.05 (MB)
[03/19 22:53:21     76] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.05 (MB), peak = 922.06 (MB)
[03/19 22:53:21     76] #spOpts: N=65 
[03/19 22:53:21     76] Begin checking placement ... (start mem=1137.8M, init mem=1144.8M)
[03/19 22:53:21     77] *info: Placed = 48137          (Fixed = 140)
[03/19 22:53:21     77] *info: Unplaced = 0           
[03/19 22:53:21     77] Placement Density:93.43%(237218/253912)
[03/19 22:53:21     77] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1150.8M)
[03/19 22:53:21     77]  Initial DC engine is -> aae
[03/19 22:53:21     77]  
[03/19 22:53:21     77]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/19 22:53:21     77]  
[03/19 22:53:21     77]  
[03/19 22:53:21     77]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/19 22:53:21     77]  
[03/19 22:53:21     77] Reset EOS DB
[03/19 22:53:21     77] Ignoring AAE DB Resetting ...
[03/19 22:53:21     77]  Set Options for AAE Based Opt flow 
[03/19 22:53:21     77] *** optDesign -postRoute ***
[03/19 22:53:21     77] DRC Margin: user margin 0.0; extra margin 0
[03/19 22:53:21     77] Setup Target Slack: user slack 0
[03/19 22:53:21     77] Hold Target Slack: user slack 0
[03/19 22:53:21     77] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/19 22:53:21     77] Opt: RC extraction mode changed to 'detail'
[03/19 22:53:22     77] Include MVT Delays for Hold Opt
[03/19 22:53:22     77] ** INFO : this run is activating 'postRoute' automaton
[03/19 22:53:22     77] 
[03/19 22:53:22     77] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/19 22:53:22     77] 
[03/19 22:53:22     77] Type 'man IMPOPT-3663' for more detail.
[03/19 22:53:22     77] 
[03/19 22:53:22     77] Power view               = WC_VIEW
[03/19 22:53:22     77] Number of VT partitions  = 2
[03/19 22:53:22     77] Standard cells in design = 811
[03/19 22:53:22     77] Instances in design      = 23048
[03/19 22:53:22     77] 
[03/19 22:53:22     77] Instance distribution across the VT partitions:
[03/19 22:53:22     77] 
[03/19 22:53:22     77]  LVT : inst = 713 (3.1%), cells = 335 (41%)
[03/19 22:53:22     77]    Lib tcbn65gpluswc        : inst = 713 (3.1%)
[03/19 22:53:22     77] 
[03/19 22:53:22     77]  HVT : inst = 22335 (96.9%), cells = 457 (56%)
[03/19 22:53:22     77]    Lib tcbn65gpluswc        : inst = 22335 (96.9%)
[03/19 22:53:22     77] 
[03/19 22:53:22     77] Reporting took 0 sec
[03/19 22:53:22     77] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 22:53:22     77] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/19 22:53:22     77] Extraction called for design 'core' of instances=48137 and nets=25615 using extraction engine 'postRoute' at effort level 'low' .
[03/19 22:53:22     77] PostRoute (effortLevel low) RC Extraction called for design core.
[03/19 22:53:22     77] RC Extraction called in multi-corner(2) mode.
[03/19 22:53:22     77] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 22:53:22     77] Process corner(s) are loaded.
[03/19 22:53:22     77]  Corner: Cmax
[03/19 22:53:22     77]  Corner: Cmin
[03/19 22:53:22     77] extractDetailRC Option : -outfile /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d  -extended
[03/19 22:53:22     77] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 22:53:22     77]       RC Corner Indexes            0       1   
[03/19 22:53:22     77] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 22:53:22     77] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 22:53:22     77] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 22:53:22     77] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 22:53:22     77] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 22:53:22     77] Shrink Factor                : 1.00000
[03/19 22:53:22     77] Initializing multi-corner capacitance tables ... 
[03/19 22:53:22     77] Initializing multi-corner resistance tables ...
[03/19 22:53:22     78] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1142.8M)
[03/19 22:53:22     78] Creating parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for storing RC.
[03/19 22:53:23     78] Extracted 10.0006% (CPU Time= 0:00:00.7  MEM= 1212.0M)
[03/19 22:53:23     78] Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1218.1M)
[03/19 22:53:23     78] Extracted 30.0005% (CPU Time= 0:00:01.1  MEM= 1225.1M)
[03/19 22:53:23     79] Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1232.1M)
[03/19 22:53:23     79] Extracted 50.0004% (CPU Time= 0:00:01.6  MEM= 1237.1M)
[03/19 22:53:24     79] Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1246.1M)
[03/19 22:53:24     80] Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1251.1M)
[03/19 22:53:25     81] Extracted 80.0003% (CPU Time= 0:00:03.4  MEM= 1253.1M)
[03/19 22:53:25     81] Extracted 90.0003% (CPU Time= 0:00:03.7  MEM= 1254.1M)
[03/19 22:53:26     82] Extracted 100% (CPU Time= 0:00:04.5  MEM= 1257.1M)
[03/19 22:53:26     82] Number of Extracted Resistors     : 596196
[03/19 22:53:26     82] Number of Extracted Ground Cap.   : 589014
[03/19 22:53:26     82] Number of Extracted Coupling Cap. : 1064072
[03/19 22:53:26     82] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:53:26     82] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 22:53:26     82]  Corner: Cmax
[03/19 22:53:26     82]  Corner: Cmin
[03/19 22:53:26     82] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1230.1M)
[03/19 22:53:26     82] Creating parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb_Filter.rcdb.d' for storing RC.
[03/19 22:53:27     82] Closing parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d'. 25555 times net's RC data read were performed.
[03/19 22:53:27     82] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1230.133M)
[03/19 22:53:27     82] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:53:27     82] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1230.133M)
[03/19 22:53:27     82] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.3  Real Time: 0:00:05.0  MEM: 1230.133M)
[03/19 22:53:27     82] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:53:27     82] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1230.1M)
[03/19 22:53:27     83] Initializing multi-corner capacitance tables ... 
[03/19 22:53:27     83] Initializing multi-corner resistance tables ...
[03/19 22:53:28     83] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:53:28     84] #################################################################################
[03/19 22:53:28     84] # Design Stage: PostRoute
[03/19 22:53:28     84] # Design Name: core
[03/19 22:53:28     84] # Design Mode: 65nm
[03/19 22:53:28     84] # Analysis Mode: MMMC OCV 
[03/19 22:53:28     84] # Parasitics Mode: SPEF/RCDB
[03/19 22:53:28     84] # Signoff Settings: SI On 
[03/19 22:53:28     84] #################################################################################
[03/19 22:53:28     84] Setting infinite Tws ...
[03/19 22:53:28     84] First Iteration Infinite Tw... 
[03/19 22:53:28     84] Calculate early delays in OCV mode...
[03/19 22:53:28     84] Calculate late delays in OCV mode...
[03/19 22:53:28     84] Topological Sorting (CPU = 0:00:00.1, MEM = 1239.7M, InitMEM = 1239.7M)
[03/19 22:53:31     95] AAE_INFO-618: Total number of nets in the design is 25615,  99.8 percent of the nets selected for SI analysis
[03/19 22:53:31     95] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/19 22:53:31     95] End delay calculation. (MEM=1793.4 CPU=0:00:09.7 REAL=0:00:02.0)
[03/19 22:53:31     95] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_gZvm1m/.AAE_26762/waveform.data...
[03/19 22:53:31     95] *** CDM Built up (cpu=0:00:11.5  real=0:00:03.0  mem= 1793.4M) ***
[03/19 22:53:31     97] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1793.4M)
[03/19 22:53:31     97] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:53:31     97] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1793.4M)
[03/19 22:53:31     97] Starting SI iteration 2
[03/19 22:53:31     97] Calculate early delays in OCV mode...
[03/19 22:53:31     97] Calculate late delays in OCV mode...
[03/19 22:53:31     98] AAE_INFO-618: Total number of nets in the design is 25615,  2.0 percent of the nets selected for SI analysis
[03/19 22:53:31     98] End delay calculation. (MEM=1840.07 CPU=0:00:01.0 REAL=0:00:00.0)
[03/19 22:53:31     98] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 1840.1M) ***
[03/19 22:53:32    100] *** Done Building Timing Graph (cpu=0:00:16.7 real=0:00:05.0 totSessionCpu=0:01:41 mem=1840.1M)
[03/19 22:53:32    100] ** Profile ** Start :  cpu=0:00:00.0, mem=1840.1M
[03/19 22:53:32    100] ** Profile ** Other data :  cpu=0:00:00.1, mem=1840.1M
[03/19 22:53:32    101] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1848.1M
[03/19 22:53:33    101] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1848.1M
[03/19 22:53:33    101] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  1.478  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  16849  |  9871   |  11089  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.996%
       (93.425% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1848.1M
[03/19 22:53:33    101] **optDesign ... cpu = 0:00:25, real = 0:00:12, mem = 1398.2M, totSessionCpu=0:01:42 **
[03/19 22:53:33    101] Setting latch borrow mode to budget during optimization.
[03/19 22:53:33    104] Glitch fixing enabled
[03/19 22:53:33    104] Leakage Power Opt: re-selecting buf/inv list 
[03/19 22:53:34    104] Summary for sequential cells idenfication: 
[03/19 22:53:34    104] Identified SBFF number: 199
[03/19 22:53:34    104] Identified MBFF number: 0
[03/19 22:53:34    104] Not identified SBFF number: 0
[03/19 22:53:34    104] Not identified MBFF number: 0
[03/19 22:53:34    104] Number of sequential cells which are not FFs: 104
[03/19 22:53:34    104] 
[03/19 22:53:34    104] **INFO: Num dontuse cells 97, Num usable cells 750
[03/19 22:53:34    104] optDesignOneStep: Leakage Power Flow
[03/19 22:53:34    104] **INFO: Num dontuse cells 97, Num usable cells 750
[03/19 22:53:34    104] **INFO: Start fixing DRV (Mem = 1473.00M) ...
[03/19 22:53:34    104] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/19 22:53:34    104] **INFO: Start fixing DRV iteration 1 ...
[03/19 22:53:34    104] Begin: GigaOpt DRV Optimization
[03/19 22:53:34    104] Glitch fixing enabled
[03/19 22:53:34    104] Info: 141 clock nets excluded from IPO operation.
[03/19 22:53:34    104] Summary for sequential cells idenfication: 
[03/19 22:53:34    104] Identified SBFF number: 199
[03/19 22:53:34    104] Identified MBFF number: 0
[03/19 22:53:34    104] Not identified SBFF number: 0
[03/19 22:53:34    104] Not identified MBFF number: 0
[03/19 22:53:34    104] Number of sequential cells which are not FFs: 104
[03/19 22:53:34    104] 
[03/19 22:53:34    104] DRV pessimism of 5.00% is used.
[03/19 22:53:34    104] PhyDesignGrid: maxLocalDensity 0.96
[03/19 22:53:34    104] #spOpts: N=65 mergeVia=F 
[03/19 22:53:35    106] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[03/19 22:53:35    106] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/19 22:53:38    108] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 22:53:38    108] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/19 22:53:38    108] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 22:53:38    108] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/19 22:53:38    108] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 22:53:38    108] DEBUG: @coeDRVCandCache::init.
[03/19 22:53:38    108] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 22:53:38    108] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 22:53:38    108] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 22:53:38    108] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  93.43  |            |           |
[03/19 22:53:38    108] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/19 22:53:38    108] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/19 22:53:38    108] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/19 22:53:38    109] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  93.43  |   0:00:00.0|    2342.4M|
[03/19 22:53:38    109] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/19 22:53:38    109] **** Begin NDR-Layer Usage Statistics ****
[03/19 22:53:38    109] Layer 3 has 141 constrained nets 
[03/19 22:53:38    109] **** End NDR-Layer Usage Statistics ****
[03/19 22:53:38    109] 
[03/19 22:53:38    109] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2342.4M) ***
[03/19 22:53:38    109] 
[03/19 22:53:38    109] Begin: glitch net info
[03/19 22:53:38    109] glitch slack range: number of glitch nets
[03/19 22:53:38    109] glitch slack < -0.32 : 0
[03/19 22:53:38    109] -0.32 < glitch slack < -0.28 : 0
[03/19 22:53:38    109] -0.28 < glitch slack < -0.24 : 0
[03/19 22:53:38    109] -0.24 < glitch slack < -0.2 : 0
[03/19 22:53:38    109] -0.2 < glitch slack < -0.16 : 0
[03/19 22:53:38    109] -0.16 < glitch slack < -0.12 : 0
[03/19 22:53:38    109] -0.12 < glitch slack < -0.08 : 0
[03/19 22:53:38    109] -0.08 < glitch slack < -0.04 : 0
[03/19 22:53:38    109] -0.04 < glitch slack : 0
[03/19 22:53:38    109] End: glitch net info
[03/19 22:53:38    109] DEBUG: @coeDRVCandCache::cleanup.
[03/19 22:53:38    109] drv optimizer changes nothing and skips refinePlace
[03/19 22:53:38    109] End: GigaOpt DRV Optimization
[03/19 22:53:38    109] **optDesign ... cpu = 0:00:33, real = 0:00:17, mem = 1615.8M, totSessionCpu=0:01:49 **
[03/19 22:53:38    109] *info:
[03/19 22:53:38    109] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1615.80M).
[03/19 22:53:38    109] Leakage Power Opt: resetting the buf/inv selection
[03/19 22:53:38    109] ** Profile ** Start :  cpu=0:00:00.0, mem=1615.8M
[03/19 22:53:38    109] ** Profile ** Other data :  cpu=0:00:00.1, mem=1615.8M
[03/19 22:53:38    110] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1697.2M
[03/19 22:53:39    110] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1697.2M
[03/19 22:53:39    110] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.07min mem=1615.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  1.478  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  16849  |  9871   |  11089  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.996%
       (93.425% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1697.2M
[03/19 22:53:39    110] **optDesign ... cpu = 0:00:34, real = 0:00:18, mem = 1615.8M, totSessionCpu=0:01:50 **
[03/19 22:53:39    110]   Timing Snapshot: (REF)
[03/19 22:53:39    110]      Weighted WNS: 0.000
[03/19 22:53:39    110]       All  PG WNS: 0.000
[03/19 22:53:39    110]       High PG WNS: 0.000
[03/19 22:53:39    110]       All  PG TNS: 0.000
[03/19 22:53:39    110]       High PG TNS: 0.000
[03/19 22:53:39    110]          Tran DRV: 0
[03/19 22:53:39    110]           Cap DRV: 0
[03/19 22:53:39    110]        Fanout DRV: 0
[03/19 22:53:39    110]            Glitch: 0
[03/19 22:53:39    110]   Timing Snapshot: (REF)
[03/19 22:53:39    110]      Weighted WNS: 0.000
[03/19 22:53:39    110]       All  PG WNS: 0.000
[03/19 22:53:39    110]       High PG WNS: 0.000
[03/19 22:53:39    110]       All  PG TNS: 0.000
[03/19 22:53:39    110]       High PG TNS: 0.000
[03/19 22:53:39    110]          Tran DRV: 0
[03/19 22:53:39    110]           Cap DRV: 0
[03/19 22:53:39    110]        Fanout DRV: 0
[03/19 22:53:39    110]            Glitch: 0
[03/19 22:53:39    110]    Category Slack: { [L, 0.011] [H, 0.011] }
[03/19 22:53:39    110] 
[03/19 22:53:39    110] ** Profile ** Start :  cpu=0:00:00.0, mem=1606.3M
[03/19 22:53:39    111] ** Profile ** Other data :  cpu=0:00:00.1, mem=1606.3M
[03/19 22:53:40    111] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1636.8M
[03/19 22:53:40    112] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1636.8M
[03/19 22:53:40    112] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  1.478  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  16849  |  9871   |  11089  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.996%
       (93.425% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1636.8M
[03/19 22:53:40    112] **optDesign ... cpu = 0:00:36, real = 0:00:19, mem = 1549.0M, totSessionCpu=0:01:52 **
[03/19 22:53:40    112] -routeWithEco false                      # bool, default=false
[03/19 22:53:40    112] -routeWithEco true                       # bool, default=false, user setting
[03/19 22:53:40    112] -routeSelectedNetOnly false              # bool, default=false
[03/19 22:53:40    112] -routeWithTimingDriven true              # bool, default=false, user setting
[03/19 22:53:40    112] -routeWithTimingDriven false             # bool, default=false, user setting
[03/19 22:53:40    112] -routeWithSiDriven true                  # bool, default=false, user setting
[03/19 22:53:40    112] -routeWithSiDriven false                 # bool, default=false, user setting
[03/19 22:53:40    112] 
[03/19 22:53:40    112] globalDetailRoute
[03/19 22:53:40    112] 
[03/19 22:53:40    112] #setNanoRouteMode -drouteAutoStop true
[03/19 22:53:40    112] #setNanoRouteMode -drouteFixAntenna true
[03/19 22:53:40    112] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/19 22:53:40    112] #setNanoRouteMode -routeWithEco true
[03/19 22:53:40    112] #setNanoRouteMode -routeWithSiDriven false
[03/19 22:53:40    112] #setNanoRouteMode -routeWithTimingDriven false
[03/19 22:53:40    112] #Start globalDetailRoute on Wed Mar 19 22:53:40 2025
[03/19 22:53:40    112] #
[03/19 22:53:40    112] Closing parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d'. 25555 times net's RC data read were performed.
[03/19 22:53:41    113] ### Net info: total nets: 25615
[03/19 22:53:41    113] ### Net info: dirty nets: 0
[03/19 22:53:41    113] ### Net info: marked as disconnected nets: 0
[03/19 22:53:42    114] ### Net info: fully routed nets: 25555
[03/19 22:53:42    114] ### Net info: trivial (single pin) nets: 0
[03/19 22:53:42    114] ### Net info: unrouted nets: 60
[03/19 22:53:42    114] ### Net info: re-extraction nets: 0
[03/19 22:53:42    114] ### Net info: ignored nets: 0
[03/19 22:53:42    114] ### Net info: skip routing nets: 0
[03/19 22:53:42    114] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/19 22:53:42    114] #Loading the last recorded routing design signature
[03/19 22:53:42    114] #No placement changes detected since last routing
[03/19 22:53:42    114] #Using multithreading with 8 threads.
[03/19 22:53:42    114] #Start routing data preparation.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/19 22:53:42    114] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/19 22:53:42    114] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/19 22:53:42    114] #Minimum voltage of a net in the design = 0.000.
[03/19 22:53:42    114] #Maximum voltage of a net in the design = 1.100.
[03/19 22:53:42    114] #Voltage range [0.000 - 0.000] has 1 net.
[03/19 22:53:42    114] #Voltage range [0.900 - 1.100] has 1 net.
[03/19 22:53:42    114] #Voltage range [0.000 - 1.100] has 25613 nets.
[03/19 22:53:44    122] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/19 22:53:44    122] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/19 22:53:44    122] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/19 22:53:44    122] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/19 22:53:44    122] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/19 22:53:44    122] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/19 22:53:44    122] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/19 22:53:44    122] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/19 22:53:44    123] #592/25555 = 2% of signal nets have been set as priority nets
[03/19 22:53:44    123] #Regenerating Ggrids automatically.
[03/19 22:53:44    123] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/19 22:53:44    123] #Using automatically generated G-grids.
[03/19 22:53:44    123] #Done routing data preparation.
[03/19 22:53:44    123] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1243.79 (MB), peak = 1510.13 (MB)
[03/19 22:53:44    123] #Merging special wires using 8 threads...
[03/19 22:53:44    123] #Found 0 nets for post-route si or timing fixing.
[03/19 22:53:45    123] #WARNING (NRGR-22) Design is already detail routed.
[03/19 22:53:45    124] #Cpu time = 00:00:09
[03/19 22:53:45    124] #Elapsed time = 00:00:02
[03/19 22:53:45    124] #Increased memory = 10.23 (MB)
[03/19 22:53:45    124] #Total memory = 1244.21 (MB)
[03/19 22:53:45    124] #Peak memory = 1510.13 (MB)
[03/19 22:53:45    124] #Using multithreading with 8 threads.
[03/19 22:53:46    124] #
[03/19 22:53:46    124] #Start Detail Routing..
[03/19 22:53:46    124] #start initial detail routing ...
[03/19 22:53:46    125] #    number of violations = 1
[03/19 22:53:46    125] #
[03/19 22:53:46    125] #    By Layer and Type :
[03/19 22:53:46    125] #	          SpacH   Totals
[03/19 22:53:46    125] #	M1            1        1
[03/19 22:53:46    125] #	Totals        1        1
[03/19 22:53:46    125] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.28 (MB), peak = 1510.13 (MB)
[03/19 22:53:46    125] #start 1st optimization iteration ...
[03/19 22:53:46    125] #    number of violations = 0
[03/19 22:53:46    125] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1261.57 (MB), peak = 1510.13 (MB)
[03/19 22:53:46    125] #Complete Detail Routing.
[03/19 22:53:46    125] #Total number of nets with non-default rule or having extra spacing = 145
[03/19 22:53:46    125] #Total wire length = 768039 um.
[03/19 22:53:46    125] #Total half perimeter of net bounding box = 585256 um.
[03/19 22:53:46    125] #Total wire length on LAYER M1 = 4795 um.
[03/19 22:53:46    125] #Total wire length on LAYER M2 = 224735 um.
[03/19 22:53:46    125] #Total wire length on LAYER M3 = 282417 um.
[03/19 22:53:46    125] #Total wire length on LAYER M4 = 190225 um.
[03/19 22:53:46    125] #Total wire length on LAYER M5 = 59863 um.
[03/19 22:53:46    125] #Total wire length on LAYER M6 = 6003 um.
[03/19 22:53:46    125] #Total wire length on LAYER M7 = 0 um.
[03/19 22:53:46    125] #Total wire length on LAYER M8 = 0 um.
[03/19 22:53:46    125] #Total number of vias = 217677
[03/19 22:53:46    125] #Total number of multi-cut vias = 143492 ( 65.9%)
[03/19 22:53:46    125] #Total number of single cut vias = 74185 ( 34.1%)
[03/19 22:53:46    125] #Up-Via Summary (total 217677):
[03/19 22:53:46    125] #                   single-cut          multi-cut      Total
[03/19 22:53:46    125] #-----------------------------------------------------------
[03/19 22:53:46    125] #  Metal 1       73596 ( 73.8%)     26133 ( 26.2%)      99729
[03/19 22:53:46    125] #  Metal 2         558 (  0.6%)     89306 ( 99.4%)      89864
[03/19 22:53:46    125] #  Metal 3          31 (  0.1%)     24744 ( 99.9%)      24775
[03/19 22:53:46    125] #  Metal 4           0 (  0.0%)      3034 (100.0%)       3034
[03/19 22:53:46    125] #  Metal 5           0 (  0.0%)       275 (100.0%)        275
[03/19 22:53:46    125] #-----------------------------------------------------------
[03/19 22:53:46    125] #                74185 ( 34.1%)    143492 ( 65.9%)     217677 
[03/19 22:53:46    125] #
[03/19 22:53:46    125] #Total number of DRC violations = 0
[03/19 22:53:46    126] #Cpu time = 00:00:02
[03/19 22:53:46    126] #Elapsed time = 00:00:02
[03/19 22:53:46    126] #Increased memory = 4.99 (MB)
[03/19 22:53:46    126] #Total memory = 1249.20 (MB)
[03/19 22:53:46    126] #Peak memory = 1510.13 (MB)
[03/19 22:53:46    126] #
[03/19 22:53:46    126] #start routing for process antenna violation fix ...
[03/19 22:53:47    126] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1251.79 (MB), peak = 1510.13 (MB)
[03/19 22:53:47    126] #
[03/19 22:53:47    126] #Total number of nets with non-default rule or having extra spacing = 145
[03/19 22:53:47    126] #Total wire length = 768039 um.
[03/19 22:53:47    126] #Total half perimeter of net bounding box = 585256 um.
[03/19 22:53:47    126] #Total wire length on LAYER M1 = 4795 um.
[03/19 22:53:47    126] #Total wire length on LAYER M2 = 224735 um.
[03/19 22:53:47    126] #Total wire length on LAYER M3 = 282417 um.
[03/19 22:53:47    126] #Total wire length on LAYER M4 = 190225 um.
[03/19 22:53:47    126] #Total wire length on LAYER M5 = 59863 um.
[03/19 22:53:47    126] #Total wire length on LAYER M6 = 6003 um.
[03/19 22:53:47    126] #Total wire length on LAYER M7 = 0 um.
[03/19 22:53:47    126] #Total wire length on LAYER M8 = 0 um.
[03/19 22:53:47    126] #Total number of vias = 217677
[03/19 22:53:47    126] #Total number of multi-cut vias = 143492 ( 65.9%)
[03/19 22:53:47    126] #Total number of single cut vias = 74185 ( 34.1%)
[03/19 22:53:47    126] #Up-Via Summary (total 217677):
[03/19 22:53:47    126] #                   single-cut          multi-cut      Total
[03/19 22:53:47    126] #-----------------------------------------------------------
[03/19 22:53:47    126] #  Metal 1       73596 ( 73.8%)     26133 ( 26.2%)      99729
[03/19 22:53:47    126] #  Metal 2         558 (  0.6%)     89306 ( 99.4%)      89864
[03/19 22:53:47    126] #  Metal 3          31 (  0.1%)     24744 ( 99.9%)      24775
[03/19 22:53:47    126] #  Metal 4           0 (  0.0%)      3034 (100.0%)       3034
[03/19 22:53:47    126] #  Metal 5           0 (  0.0%)       275 (100.0%)        275
[03/19 22:53:47    126] #-----------------------------------------------------------
[03/19 22:53:47    126] #                74185 ( 34.1%)    143492 ( 65.9%)     217677 
[03/19 22:53:47    126] #
[03/19 22:53:47    126] #Total number of DRC violations = 0
[03/19 22:53:47    126] #Total number of net violated process antenna rule = 0
[03/19 22:53:47    127] #
[03/19 22:53:49    128] #
[03/19 22:53:49    128] #Start Post Route via swapping..
[03/19 22:53:49    128] #0.03% of area are rerouted by ECO routing.
[03/19 22:53:49    128] #    number of violations = 0
[03/19 22:53:49    128] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1264.38 (MB), peak = 1510.13 (MB)
[03/19 22:53:49    129] #    number of violations = 0
[03/19 22:53:49    129] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1262.32 (MB), peak = 1510.13 (MB)
[03/19 22:53:49    129] #CELL_VIEW core,init has no DRC violation.
[03/19 22:53:49    129] #Total number of DRC violations = 0
[03/19 22:53:49    129] #Total number of net violated process antenna rule = 0
[03/19 22:53:49    129] #Post Route via swapping is done.
[03/19 22:53:49    129] #Total number of nets with non-default rule or having extra spacing = 145
[03/19 22:53:49    129] #Total wire length = 768039 um.
[03/19 22:53:49    129] #Total half perimeter of net bounding box = 585256 um.
[03/19 22:53:49    129] #Total wire length on LAYER M1 = 4795 um.
[03/19 22:53:49    129] #Total wire length on LAYER M2 = 224735 um.
[03/19 22:53:49    129] #Total wire length on LAYER M3 = 282417 um.
[03/19 22:53:49    129] #Total wire length on LAYER M4 = 190225 um.
[03/19 22:53:49    129] #Total wire length on LAYER M5 = 59863 um.
[03/19 22:53:49    129] #Total wire length on LAYER M6 = 6003 um.
[03/19 22:53:49    129] #Total wire length on LAYER M7 = 0 um.
[03/19 22:53:49    129] #Total wire length on LAYER M8 = 0 um.
[03/19 22:53:49    129] #Total number of vias = 217677
[03/19 22:53:49    129] #Total number of multi-cut vias = 143493 ( 65.9%)
[03/19 22:53:49    129] #Total number of single cut vias = 74184 ( 34.1%)
[03/19 22:53:49    129] #Up-Via Summary (total 217677):
[03/19 22:53:49    129] #                   single-cut          multi-cut      Total
[03/19 22:53:49    129] #-----------------------------------------------------------
[03/19 22:53:49    129] #  Metal 1       73595 ( 73.8%)     26134 ( 26.2%)      99729
[03/19 22:53:49    129] #  Metal 2         558 (  0.6%)     89306 ( 99.4%)      89864
[03/19 22:53:49    129] #  Metal 3          31 (  0.1%)     24744 ( 99.9%)      24775
[03/19 22:53:49    129] #  Metal 4           0 (  0.0%)      3034 (100.0%)       3034
[03/19 22:53:49    129] #  Metal 5           0 (  0.0%)       275 (100.0%)        275
[03/19 22:53:49    129] #-----------------------------------------------------------
[03/19 22:53:49    129] #                74184 ( 34.1%)    143493 ( 65.9%)     217677 
[03/19 22:53:49    129] #
[03/19 22:53:49    129] #detailRoute Statistics:
[03/19 22:53:49    129] #Cpu time = 00:00:06
[03/19 22:53:49    129] #Elapsed time = 00:00:05
[03/19 22:53:49    129] #Increased memory = 16.38 (MB)
[03/19 22:53:49    129] #Total memory = 1260.59 (MB)
[03/19 22:53:49    129] #Peak memory = 1510.13 (MB)
[03/19 22:53:49    129] #Updating routing design signature
[03/19 22:53:49    129] #Created 847 library cell signatures
[03/19 22:53:49    129] #Created 25615 NETS and 0 SPECIALNETS signatures
[03/19 22:53:49    129] #Created 48138 instance signatures
[03/19 22:53:49    129] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.03 (MB), peak = 1510.13 (MB)
[03/19 22:53:50    129] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1263.07 (MB), peak = 1510.13 (MB)
[03/19 22:53:50    130] #
[03/19 22:53:50    130] #globalDetailRoute statistics:
[03/19 22:53:50    130] #Cpu time = 00:00:18
[03/19 22:53:50    130] #Elapsed time = 00:00:10
[03/19 22:53:50    130] #Increased memory = -54.98 (MB)
[03/19 22:53:50    130] #Total memory = 1189.55 (MB)
[03/19 22:53:50    130] #Peak memory = 1510.13 (MB)
[03/19 22:53:50    130] #Number of warnings = 29
[03/19 22:53:50    130] #Total number of warnings = 29
[03/19 22:53:50    130] #Number of fails = 0
[03/19 22:53:50    130] #Total number of fails = 0
[03/19 22:53:50    130] #Complete globalDetailRoute on Wed Mar 19 22:53:50 2025
[03/19 22:53:50    130] #
[03/19 22:53:50    130] **optDesign ... cpu = 0:00:54, real = 0:00:29, mem = 1519.2M, totSessionCpu=0:02:11 **
[03/19 22:53:50    130] -routeWithEco false                      # bool, default=false
[03/19 22:53:50    130] -routeSelectedNetOnly false              # bool, default=false
[03/19 22:53:50    130] -routeWithTimingDriven true              # bool, default=false, user setting
[03/19 22:53:50    130] -routeWithSiDriven true                  # bool, default=false, user setting
[03/19 22:53:50    130] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/19 22:53:50    130] Extraction called for design 'core' of instances=48137 and nets=25615 using extraction engine 'postRoute' at effort level 'low' .
[03/19 22:53:50    130] PostRoute (effortLevel low) RC Extraction called for design core.
[03/19 22:53:50    130] RC Extraction called in multi-corner(2) mode.
[03/19 22:53:50    130] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 22:53:50    130] Process corner(s) are loaded.
[03/19 22:53:50    130]  Corner: Cmax
[03/19 22:53:50    130]  Corner: Cmin
[03/19 22:53:50    130] extractDetailRC Option : -outfile /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d -maxResLength 200  -extended
[03/19 22:53:50    130] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 22:53:50    130]       RC Corner Indexes            0       1   
[03/19 22:53:50    130] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/19 22:53:50    130] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/19 22:53:50    130] Resistance Scaling Factor    : 1.00000 1.00000 
[03/19 22:53:50    130] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/19 22:53:50    130] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/19 22:53:50    130] Shrink Factor                : 1.00000
[03/19 22:53:51    130] Initializing multi-corner capacitance tables ... 
[03/19 22:53:51    130] Initializing multi-corner resistance tables ...
[03/19 22:53:51    131] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1519.2M)
[03/19 22:53:51    131] Creating parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for storing RC.
[03/19 22:53:51    131] Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 1562.4M)
[03/19 22:53:51    131] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1562.4M)
[03/19 22:53:52    132] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 1562.4M)
[03/19 22:53:52    132] Extracted 40.0005% (CPU Time= 0:00:01.5  MEM= 1562.4M)
[03/19 22:53:52    132] Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1562.4M)
[03/19 22:53:53    133] Extracted 60.0003% (CPU Time= 0:00:02.2  MEM= 1569.4M)
[03/19 22:53:53    133] Extracted 70.0004% (CPU Time= 0:00:02.8  MEM= 1574.4M)
[03/19 22:53:54    134] Extracted 80.0005% (CPU Time= 0:00:03.7  MEM= 1577.4M)
[03/19 22:53:54    134] Extracted 90.0005% (CPU Time= 0:00:03.9  MEM= 1577.4M)
[03/19 22:53:55    135] Extracted 100% (CPU Time= 0:00:04.7  MEM= 1580.4M)
[03/19 22:53:55    135] Number of Extracted Resistors     : 596190
[03/19 22:53:55    135] Number of Extracted Ground Cap.   : 589011
[03/19 22:53:55    135] Number of Extracted Coupling Cap. : 1064072
[03/19 22:53:55    135] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:53:55    135] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 22:53:55    135]  Corner: Cmax
[03/19 22:53:55    135]  Corner: Cmin
[03/19 22:53:55    135] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1570.4M)
[03/19 22:53:55    135] Creating parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb_Filter.rcdb.d' for storing RC.
[03/19 22:53:56    136] Closing parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d'. 25555 times net's RC data read were performed.
[03/19 22:53:56    136] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1570.355M)
[03/19 22:53:56    136] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:53:56    136] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1570.355M)
[03/19 22:53:56    136] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1570.355M)
[03/19 22:53:56    136] **optDesign ... cpu = 0:01:00, real = 0:00:35, mem = 1534.2M, totSessionCpu=0:02:16 **
[03/19 22:53:56    136] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:53:56    136] Begin IPO call back ...
[03/19 22:53:56    136] End IPO call back ...
[03/19 22:53:56    136] #################################################################################
[03/19 22:53:56    136] # Design Stage: PostRoute
[03/19 22:53:56    136] # Design Name: core
[03/19 22:53:56    136] # Design Mode: 65nm
[03/19 22:53:56    136] # Analysis Mode: MMMC OCV 
[03/19 22:53:56    136] # Parasitics Mode: SPEF/RCDB
[03/19 22:53:56    136] # Signoff Settings: SI On 
[03/19 22:53:56    136] #################################################################################
[03/19 22:53:57    137] Setting infinite Tws ...
[03/19 22:53:57    137] First Iteration Infinite Tw... 
[03/19 22:53:57    137] Calculate early delays in OCV mode...
[03/19 22:53:57    137] Calculate late delays in OCV mode...
[03/19 22:53:57    137] Topological Sorting (CPU = 0:00:00.1, MEM = 1650.2M, InitMEM = 1646.6M)
[03/19 22:53:57    137] Initializing multi-corner capacitance tables ... 
[03/19 22:53:57    138] Initializing multi-corner resistance tables ...
[03/19 22:53:57    138] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:53:57    138] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1666.7M)
[03/19 22:53:57    138] AAE_INFO: 8 threads acquired from CTE.
[03/19 22:53:59    148] AAE_INFO-618: Total number of nets in the design is 25615,  99.8 percent of the nets selected for SI analysis
[03/19 22:53:59    148] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/19 22:53:59    148] End delay calculation. (MEM=2143.65 CPU=0:00:09.7 REAL=0:00:02.0)
[03/19 22:53:59    148] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_gZvm1m/.AAE_26762/waveform.data...
[03/19 22:53:59    148] *** CDM Built up (cpu=0:00:11.9  real=0:00:03.0  mem= 2143.6M) ***
[03/19 22:53:59    149] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2143.6M)
[03/19 22:53:59    149] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:53:59    149] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2143.6M)
[03/19 22:53:59    149] Starting SI iteration 2
[03/19 22:54:00    150] Calculate early delays in OCV mode...
[03/19 22:54:00    150] Calculate late delays in OCV mode...
[03/19 22:54:00    151] AAE_INFO-618: Total number of nets in the design is 25615,  2.0 percent of the nets selected for SI analysis
[03/19 22:54:00    151] End delay calculation. (MEM=2119.69 CPU=0:00:01.1 REAL=0:00:00.0)
[03/19 22:54:00    151] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 2119.7M) ***
[03/19 22:54:01    154] *** Done Building Timing Graph (cpu=0:00:17.7 real=0:00:05.0 totSessionCpu=0:02:34 mem=2119.7M)
[03/19 22:54:01    154] **optDesign ... cpu = 0:01:17, real = 0:00:40, mem = 1644.7M, totSessionCpu=0:02:34 **
[03/19 22:54:01    154] Latch borrow mode reset to max_borrow
[03/19 22:54:01    155] <optDesign CMD> Restore Using all VT Cells
[03/19 22:54:01    155] Reported timing to dir ./timingReports
[03/19 22:54:01    155] **optDesign ... cpu = 0:01:19, real = 0:00:40, mem = 1644.7M, totSessionCpu=0:02:36 **
[03/19 22:54:01    155] Begin: glitch net info
[03/19 22:54:01    155] glitch slack range: number of glitch nets
[03/19 22:54:01    155] glitch slack < -0.32 : 0
[03/19 22:54:01    155] -0.32 < glitch slack < -0.28 : 0
[03/19 22:54:01    155] -0.28 < glitch slack < -0.24 : 0
[03/19 22:54:01    155] -0.24 < glitch slack < -0.2 : 0
[03/19 22:54:01    155] -0.2 < glitch slack < -0.16 : 0
[03/19 22:54:01    155] -0.16 < glitch slack < -0.12 : 0
[03/19 22:54:01    155] -0.12 < glitch slack < -0.08 : 0
[03/19 22:54:01    155] -0.08 < glitch slack < -0.04 : 0
[03/19 22:54:01    155] -0.04 < glitch slack : 0
[03/19 22:54:01    155] End: glitch net info
[03/19 22:54:01    155] ** Profile ** Start :  cpu=0:00:00.0, mem=1702.0M
[03/19 22:54:01    156] ** Profile ** Other data :  cpu=0:00:00.1, mem=1702.0M
[03/19 22:54:02    156] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1744.5M
[03/19 22:54:02    157] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1664.0M
[03/19 22:54:03    157] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1664.0M
[03/19 22:54:03    157] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.011  |  0.011  |  1.478  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  16849  |  9871   |  11089  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.996%
       (93.425% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1664.0M
[03/19 22:54:03    157] **optDesign ... cpu = 0:01:21, real = 0:00:42, mem = 1662.0M, totSessionCpu=0:02:38 **
[03/19 22:54:03    157]  ReSet Options after AAE Based Opt flow 
[03/19 22:54:03    157] Opt: RC extraction mode changed to 'detail'
[03/19 22:54:03    157] *** Finished optDesign ***
[03/19 22:54:03    157] 
[03/19 22:54:03    157] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:24 real=0:00:44.8)
[03/19 22:54:03    157] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/19 22:54:03    157] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.4 real=0:00:11.2)
[03/19 22:54:03    157] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/19 22:54:03    157] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:20.9 real=0:00:06.2)
[03/19 22:54:03    157] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.8 real=0:00:05.8)
[03/19 22:54:03    157] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:00.7)
[03/19 22:54:03    157] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:18.4 real=0:00:10.3)
[03/19 22:54:03    157] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.7 real=0:00:04.8)
[03/19 22:54:03    157] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/19 22:54:03    157] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.8 real=0:00:00.5)
[03/19 22:54:03    157] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/19 22:54:03    157] Info: pop threads available for lower-level modules during optimization.
[03/19 22:54:03    158] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/19 22:54:21    162] <CMD> verifyGeometry
[03/19 22:54:21    162]  *** Starting Verify Geometry (MEM: 1662.0) ***
[03/19 22:54:21    162] 
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... Starting Verification
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... Initializing
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 22:54:21    162]                   ...... bin size: 2880
[03/19 22:54:21    162] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/19 22:54:21    162] Multi-CPU acceleration using 8 CPU(s).
[03/19 22:54:21    162] Saving Drc markers ...
[03/19 22:54:21    162] ... No Drc file written since there is no markers found.
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/19 22:54:21    162]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/19 22:54:29    184] VG: elapsed time: 8.00
[03/19 22:54:29    184] Begin Summary ...
[03/19 22:54:29    184]   Cells       : 0
[03/19 22:54:29    184]   SameNet     : 0
[03/19 22:54:29    184]   Wiring      : 0
[03/19 22:54:29    184]   Antenna     : 0
[03/19 22:54:29    184]   Short       : 0
[03/19 22:54:29    184]   Overlap     : 0
[03/19 22:54:29    184] End Summary
[03/19 22:54:29    184] 
[03/19 22:54:29    184]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 22:54:29    184] 
[03/19 22:54:29    184] **********End: VERIFY GEOMETRY**********
[03/19 22:54:29    184]  *** verify geometry (CPU: 0:00:22.1  MEM: 1183.6M)
[03/19 22:54:29    184] 
[03/19 22:55:47    204] <CMD> verifyGeometry
[03/19 22:55:47    204]  *** Starting Verify Geometry (MEM: 1662.0) ***
[03/19 22:55:47    204] 
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... Starting Verification
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... Initializing
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 22:55:47    204]                   ...... bin size: 2880
[03/19 22:55:47    204] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/19 22:55:47    204] Multi-CPU acceleration using 8 CPU(s).
[03/19 22:55:47    204] Saving Drc markers ...
[03/19 22:55:47    204] ... No Drc file written since there is no markers found.
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/19 22:55:47    204]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/19 22:55:55    227] VG: elapsed time: 8.00
[03/19 22:55:55    227] Begin Summary ...
[03/19 22:55:55    227]   Cells       : 0
[03/19 22:55:55    227]   SameNet     : 0
[03/19 22:55:55    227]   Wiring      : 0
[03/19 22:55:55    227]   Antenna     : 0
[03/19 22:55:55    227]   Short       : 0
[03/19 22:55:55    227]   Overlap     : 0
[03/19 22:55:55    227] End Summary
[03/19 22:55:55    227] 
[03/19 22:55:55    227]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 22:55:55    227] 
[03/19 22:55:55    227] **********End: VERIFY GEOMETRY**********
[03/19 22:55:55    227]  *** verify geometry (CPU: 0:00:22.1  MEM: 1183.6M)
[03/19 22:55:55    227] 
[03/19 22:55:55    227] <CMD> verifyConnectivity
[03/19 22:55:55    227] VERIFY_CONNECTIVITY use new engine.
[03/19 22:55:55    227] 
[03/19 22:55:55    227] ******** Start: VERIFY CONNECTIVITY ********
[03/19 22:55:55    227] Start Time: Wed Mar 19 22:55:55 2025
[03/19 22:55:55    227] 
[03/19 22:55:55    227] Design Name: core
[03/19 22:55:55    227] Database Units: 2000
[03/19 22:55:55    227] Design Boundary: (0.0000, 0.0000) (525.6000, 522.2000)
[03/19 22:55:55    227] Error Limit = 1000; Warning Limit = 50
[03/19 22:55:55    227] Check all nets
[03/19 22:55:55    227] Multi-CPU acceleration using 8 CPU(s).
[03/19 22:55:56    227] 
[03/19 22:55:56    227] Begin Summary 
[03/19 22:55:56    227]   Found no problems or warnings.
[03/19 22:55:56    227] End Summary
[03/19 22:55:56    227] 
[03/19 22:55:56    227] End Time: Wed Mar 19 22:55:56 2025
[03/19 22:55:56    227] Time Elapsed: 0:00:01.0
[03/19 22:55:56    227] 
[03/19 22:55:56    227] ******** End: VERIFY CONNECTIVITY ********
[03/19 22:55:56    227]   Verification Complete : 0 Viols.  0 Wrngs.
[03/19 22:55:56    227]   (CPU Time: 0:00:00.6  MEM: 0.500M)
[03/19 22:55:56    227] 
[03/19 22:55:56    227] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/19 22:55:56    229] <CMD> report_power -outfile core.post_route.power.rpt
[03/19 22:55:56    229] 
[03/19 22:55:56    229] Power Net Detected:
[03/19 22:55:56    229]     Voltage	    Name
[03/19 22:55:56    229]     0.00V	    VSS
[03/19 22:55:56    229]     0.90V	    VDD
[03/19 22:55:56    229] 
[03/19 22:55:56    229] Begin Power Analysis
[03/19 22:55:56    229] 
[03/19 22:55:56    229]     0.00V	    VSS
[03/19 22:55:56    229]     0.90V	    VDD
[03/19 22:55:56    229] Begin Processing Timing Library for Power Calculation
[03/19 22:55:56    229] 
[03/19 22:55:56    229] Begin Processing Timing Library for Power Calculation
[03/19 22:55:56    229] 
[03/19 22:55:56    229] 
[03/19 22:55:56    229] 
[03/19 22:55:56    229] Begin Processing Power Net/Grid for Power Calculation
[03/19 22:55:56    229] 
[03/19 22:55:56    229] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1392.72MB/1392.72MB)
[03/19 22:55:56    229] 
[03/19 22:55:56    229] Begin Processing Timing Window Data for Power Calculation
[03/19 22:55:56    229] 
[03/19 22:55:56    229] clk(285.714MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1393.95MB/1393.95MB)
[03/19 22:55:57    229] 
[03/19 22:55:57    229] Begin Processing User Attributes
[03/19 22:55:57    229] 
[03/19 22:55:57    229] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1393.98MB/1393.98MB)
[03/19 22:55:57    229] 
[03/19 22:55:57    229] Begin Processing Signal Activity
[03/19 22:55:57    229] 
[03/19 22:55:58    230] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1395.70MB/1395.70MB)
[03/19 22:55:58    230] 
[03/19 22:55:58    230] Begin Power Computation
[03/19 22:55:58    230] 
[03/19 22:55:58    230]       ----------------------------------------------------------
[03/19 22:55:58    230]       # of cell(s) missing both power/leakage table: 0
[03/19 22:55:58    230]       # of cell(s) missing power table: 0
[03/19 22:55:58    230]       # of cell(s) missing leakage table: 0
[03/19 22:55:58    230]       # of MSMV cell(s) missing power_level: 0
[03/19 22:55:58    230]       ----------------------------------------------------------
[03/19 22:55:58    230] 
[03/19 22:55:58    230] 
[03/19 22:55:59    233] Ended Power Computation: (cpu=0:00:02, real=0:00:00, mem(process/total)=1400.05MB/1400.05MB)
[03/19 22:55:59    233] 
[03/19 22:55:59    233] Begin Processing User Attributes
[03/19 22:55:59    233] 
[03/19 22:55:59    233] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1400.05MB/1400.05MB)
[03/19 22:55:59    233] 
[03/19 22:55:59    233] Ended Power Analysis: (cpu=0:00:04, real=0:00:02, mem(process/total)=1400.08MB/1400.08MB)
[03/19 22:55:59    233] 
[03/19 22:55:59    234] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/19 22:55:59    234] Start to collect the design information.
[03/19 22:55:59    234] Build netlist information for Cell core.
[03/19 22:55:59    234] Finished collecting the design information.
[03/19 22:55:59    234] Generating standard cells used in the design report.
[03/19 22:55:59    234] Analyze library ... 
[03/19 22:55:59    234] Analyze netlist ... 
[03/19 22:55:59    234] Generate no-driven nets information report.
[03/19 22:55:59    234] Analyze timing ... 
[03/19 22:55:59    234] Analyze floorplan/placement ... 
[03/19 22:56:00    234] Analysis Routing ...
[03/19 22:56:00    234] Report saved in file core.post_route.summary.rpt.
[03/19 22:56:00    234] <CMD> report_ccopt_worst_chain -file core.post_route.worst_chain.rpt
[03/19 22:56:00    234] Enabling path groups and categories... Effort level <high> specified for reg2reg path_group
[03/19 22:56:01    235] 
[03/19 22:56:01    235] Enabling path groups and categories done.
[03/19 22:56:01    236] Creating worst chain report... 
[03/19 22:56:01    236] Creating worst chain report done.
[03/19 22:56:41    246] <CMD> streamOut core.gds2
[03/19 22:56:41    246] Parse map file...
[03/19 22:56:41    246] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/19 22:56:41    246] Type 'man IMPOGDS-399' for more detail.
[03/19 22:56:41    246] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/19 22:56:41    246] Type 'man IMPOGDS-399' for more detail.
[03/19 22:56:41    246] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/19 22:56:41    246] Type 'man IMPOGDS-399' for more detail.
[03/19 22:56:41    246] Writing GDSII file ...
[03/19 22:56:41    246] 	****** db unit per micron = 2000 ******
[03/19 22:56:41    246] 	****** output gds2 file unit per micron = 2000 ******
[03/19 22:56:41    246] 	****** unit scaling factor = 1 ******
[03/19 22:56:41    246] Output for instance
[03/19 22:56:41    246] Output for bump
[03/19 22:56:41    246] Output for physical terminals
[03/19 22:56:41    246] Output for logical terminals
[03/19 22:56:41    246] Output for regular nets
[03/19 22:56:42    246] Output for special nets and metal fills
[03/19 22:56:42    246] Output for via structure generation
[03/19 22:56:42    246] Statistics for GDS generated (version 3)
[03/19 22:56:42    246] ----------------------------------------
[03/19 22:56:42    246] Stream Out Layer Mapping Information:
[03/19 22:56:42    246] GDS Layer Number          GDS Layer Name
[03/19 22:56:42    246] ----------------------------------------
[03/19 22:56:42    246]     170                             COMP
[03/19 22:56:42    246]     171                          DIEAREA
[03/19 22:56:42    246]     1                                 CO
[03/19 22:56:42    246]     2                                 CO
[03/19 22:56:42    246]     5                                 CO
[03/19 22:56:42    246]     3                                 CO
[03/19 22:56:42    246]     4                                 CO
[03/19 22:56:42    246]     6                                 CO
[03/19 22:56:42    246]     7                                 CO
[03/19 22:56:42    246]     8                                 M1
[03/19 22:56:42    246]     9                                 M1
[03/19 22:56:42    246]     10                                M1
[03/19 22:56:42    246]     11                                M1
[03/19 22:56:42    246]     14                                M1
[03/19 22:56:42    246]     12                                M1
[03/19 22:56:42    246]     13                                M1
[03/19 22:56:42    246]     15                                M1
[03/19 22:56:42    246]     16                                M1
[03/19 22:56:42    246]     17                                M1
[03/19 22:56:42    246]     22                              VIA1
[03/19 22:56:42    246]     23                              VIA1
[03/19 22:56:42    246]     26                              VIA1
[03/19 22:56:42    246]     24                              VIA1
[03/19 22:56:42    246]     25                              VIA1
[03/19 22:56:42    246]     27                              VIA1
[03/19 22:56:42    246]     28                              VIA1
[03/19 22:56:42    246]     29                                M2
[03/19 22:56:42    246]     30                                M2
[03/19 22:56:42    246]     31                                M2
[03/19 22:56:42    246]     32                                M2
[03/19 22:56:42    246]     35                                M2
[03/19 22:56:42    246]     33                                M2
[03/19 22:56:42    246]     34                                M2
[03/19 22:56:42    246]     36                                M2
[03/19 22:56:42    246]     37                                M2
[03/19 22:56:42    246]     38                                M2
[03/19 22:56:42    246]     43                              VIA2
[03/19 22:56:42    246]     44                              VIA2
[03/19 22:56:42    246]     47                              VIA2
[03/19 22:56:42    246]     45                              VIA2
[03/19 22:56:42    246]     46                              VIA2
[03/19 22:56:42    246]     48                              VIA2
[03/19 22:56:42    246]     49                              VIA2
[03/19 22:56:42    246]     50                                M3
[03/19 22:56:42    246]     51                                M3
[03/19 22:56:42    246]     52                                M3
[03/19 22:56:42    246]     53                                M3
[03/19 22:56:42    246]     56                                M3
[03/19 22:56:42    246]     54                                M3
[03/19 22:56:42    246]     55                                M3
[03/19 22:56:42    246]     57                                M3
[03/19 22:56:42    246]     58                                M3
[03/19 22:56:42    246]     59                                M3
[03/19 22:56:42    246]     64                              VIA3
[03/19 22:56:42    246]     65                              VIA3
[03/19 22:56:42    246]     68                              VIA3
[03/19 22:56:42    246]     66                              VIA3
[03/19 22:56:42    246]     67                              VIA3
[03/19 22:56:42    246]     69                              VIA3
[03/19 22:56:42    246]     70                              VIA3
[03/19 22:56:42    246]     71                                M4
[03/19 22:56:42    246]     72                                M4
[03/19 22:56:42    246]     73                                M4
[03/19 22:56:42    246]     74                                M4
[03/19 22:56:42    246]     77                                M4
[03/19 22:56:42    246]     75                                M4
[03/19 22:56:42    246]     76                                M4
[03/19 22:56:42    246]     78                                M4
[03/19 22:56:42    246]     79                                M4
[03/19 22:56:42    246]     80                                M4
[03/19 22:56:42    246]     85                              VIA4
[03/19 22:56:42    246]     86                              VIA4
[03/19 22:56:42    246]     89                              VIA4
[03/19 22:56:42    246]     87                              VIA4
[03/19 22:56:42    246]     88                              VIA4
[03/19 22:56:42    246]     90                              VIA4
[03/19 22:56:42    246]     91                              VIA4
[03/19 22:56:42    246]     92                                M5
[03/19 22:56:42    246]     93                                M5
[03/19 22:56:42    246]     94                                M5
[03/19 22:56:42    246]     95                                M5
[03/19 22:56:42    246]     98                                M5
[03/19 22:56:42    246]     96                                M5
[03/19 22:56:42    246]     97                                M5
[03/19 22:56:42    246]     99                                M5
[03/19 22:56:42    246]     100                               M5
[03/19 22:56:42    246]     101                               M5
[03/19 22:56:42    246]     106                             VIA5
[03/19 22:56:42    246]     107                             VIA5
[03/19 22:56:42    246]     110                             VIA5
[03/19 22:56:42    246]     108                             VIA5
[03/19 22:56:42    246]     109                             VIA5
[03/19 22:56:42    246]     111                             VIA5
[03/19 22:56:42    246]     112                             VIA5
[03/19 22:56:42    246]     113                               M6
[03/19 22:56:42    246]     114                               M6
[03/19 22:56:42    246]     115                               M6
[03/19 22:56:42    246]     116                               M6
[03/19 22:56:42    246]     119                               M6
[03/19 22:56:42    246]     117                               M6
[03/19 22:56:42    246]     118                               M6
[03/19 22:56:42    246]     120                               M6
[03/19 22:56:42    246]     121                               M6
[03/19 22:56:42    246]     122                               M6
[03/19 22:56:42    246]     127                             VIA6
[03/19 22:56:42    246]     128                             VIA6
[03/19 22:56:42    246]     131                             VIA6
[03/19 22:56:42    246]     129                             VIA6
[03/19 22:56:42    246]     130                             VIA6
[03/19 22:56:42    246]     132                             VIA6
[03/19 22:56:42    246]     133                             VIA6
[03/19 22:56:42    246]     134                               M7
[03/19 22:56:42    246]     135                               M7
[03/19 22:56:42    246]     136                               M7
[03/19 22:56:42    246]     137                               M7
[03/19 22:56:42    246]     140                               M7
[03/19 22:56:42    246]     138                               M7
[03/19 22:56:42    246]     139                               M7
[03/19 22:56:42    246]     141                               M7
[03/19 22:56:42    246]     142                               M7
[03/19 22:56:42    246]     143                               M7
[03/19 22:56:42    246]     148                             VIA7
[03/19 22:56:42    246]     149                             VIA7
[03/19 22:56:42    246]     152                             VIA7
[03/19 22:56:42    246]     150                             VIA7
[03/19 22:56:42    246]     151                             VIA7
[03/19 22:56:42    246]     153                             VIA7
[03/19 22:56:42    246]     154                             VIA7
[03/19 22:56:42    246]     155                               M8
[03/19 22:56:42    246]     156                               M8
[03/19 22:56:42    246]     157                               M8
[03/19 22:56:42    246]     158                               M8
[03/19 22:56:42    246]     161                               M8
[03/19 22:56:42    246]     159                               M8
[03/19 22:56:42    246]     160                               M8
[03/19 22:56:42    246]     162                               M8
[03/19 22:56:42    246]     163                               M8
[03/19 22:56:42    246]     164                               M8
[03/19 22:56:42    246]     18                                M1
[03/19 22:56:42    246]     19                                M1
[03/19 22:56:42    246]     20                                M1
[03/19 22:56:42    246]     21                                M1
[03/19 22:56:42    246]     39                                M2
[03/19 22:56:42    246]     40                                M2
[03/19 22:56:42    246]     41                                M2
[03/19 22:56:42    246]     42                                M2
[03/19 22:56:42    246]     60                                M3
[03/19 22:56:42    246]     61                                M3
[03/19 22:56:42    246]     62                                M3
[03/19 22:56:42    246]     63                                M3
[03/19 22:56:42    246]     81                                M4
[03/19 22:56:42    246]     82                                M4
[03/19 22:56:42    246]     83                                M4
[03/19 22:56:42    246]     84                                M4
[03/19 22:56:42    246]     102                               M5
[03/19 22:56:42    246]     103                               M5
[03/19 22:56:42    246]     104                               M5
[03/19 22:56:42    246]     105                               M5
[03/19 22:56:42    246]     123                               M6
[03/19 22:56:42    246]     124                               M6
[03/19 22:56:42    246]     125                               M6
[03/19 22:56:42    246]     126                               M6
[03/19 22:56:42    246]     144                               M7
[03/19 22:56:42    246]     145                               M7
[03/19 22:56:42    246]     146                               M7
[03/19 22:56:42    246]     147                               M7
[03/19 22:56:42    246]     165                               M8
[03/19 22:56:42    246]     166                               M8
[03/19 22:56:42    246]     167                               M8
[03/19 22:56:42    246]     168                               M8
[03/19 22:56:42    246] 
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Stream Out Information Processed for GDS version 3:
[03/19 22:56:42    246] Units: 2000 DBU
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Object                             Count
[03/19 22:56:42    246] ----------------------------------------
[03/19 22:56:42    246] Instances                          48137
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Ports/Pins                           266
[03/19 22:56:42    246]     metal layer M3                   266
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Nets                              377565
[03/19 22:56:42    246]     metal layer M1                  6708
[03/19 22:56:42    246]     metal layer M2                199997
[03/19 22:56:42    246]     metal layer M3                128033
[03/19 22:56:42    246]     metal layer M4                 38955
[03/19 22:56:42    246]     metal layer M5                  3673
[03/19 22:56:42    246]     metal layer M6                   199
[03/19 22:56:42    246] 
[03/19 22:56:42    246]     Via Instances                 217677
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Special Nets                         881
[03/19 22:56:42    246]     metal layer M1                   843
[03/19 22:56:42    246]     metal layer M2                     3
[03/19 22:56:42    246]     metal layer M4                    35
[03/19 22:56:42    246] 
[03/19 22:56:42    246]     Via Instances                  15904
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Metal Fills                            0
[03/19 22:56:42    246] 
[03/19 22:56:42    246]     Via Instances                      0
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Metal FillOPCs                         0
[03/19 22:56:42    246] 
[03/19 22:56:42    246]     Via Instances                      0
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Text                               25819
[03/19 22:56:42    246]     metal layer M1                  2441
[03/19 22:56:42    246]     metal layer M2                 20179
[03/19 22:56:42    246]     metal layer M3                  3008
[03/19 22:56:42    246]     metal layer M4                   180
[03/19 22:56:42    246]     metal layer M5                    11
[03/19 22:56:42    246] 
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Blockages                              0
[03/19 22:56:42    246] 
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Custom Text                            0
[03/19 22:56:42    246] 
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Custom Box                             0
[03/19 22:56:42    246] 
[03/19 22:56:42    246] Trim Metal                             0
[03/19 22:56:42    246] 
[03/19 22:56:42    246] ######Streamout is finished!
[03/19 22:56:42    246] <CMD> write_lef_abstract core.lef
[03/19 22:56:42    246] <CMD> defOut -netlist -routing core.def
[03/19 22:56:42    246] Writing DEF file 'core.def', current time is Wed Mar 19 22:56:42 2025 ...
[03/19 22:56:42    246] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/19 22:56:43    247] DEF file 'core.def' is written, current time is Wed Mar 19 22:56:43 2025 ...
[03/19 22:56:43    247] <CMD> saveNetlist core.pnr.v
[03/19 22:56:43    247] Writing Netlist "core.pnr.v" ...
[03/19 22:56:43    247] <CMD> setAnalysisMode -setup
[03/19 22:56:43    247] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/19 22:56:43    247] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/19 22:56:43    247] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'TC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 22:56:44    248] **WARN: analysis view WC_VIEW not found, use default_view_setup
[03/19 22:56:44    248] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 22:56:44    248] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/19 22:56:44    248] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:56:44    248] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:56:44    248] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:56:44    248] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:56:44    248] Importing multi-corner RC tables ... 
[03/19 22:56:44    248] Summary of Active RC-Corners : 
[03/19 22:56:44    248]  
[03/19 22:56:44    248]  Analysis View: WC_VIEW
[03/19 22:56:44    248]     RC-Corner Name        : Cmax
[03/19 22:56:44    248]     RC-Corner Index       : 0
[03/19 22:56:44    248]     RC-Corner Temperature : 125 Celsius
[03/19 22:56:44    248]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/19 22:56:44    248]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:56:44    248]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:56:44    248]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:56:44    248]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:56:44    248]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:56:44    248]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:56:44    248]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:56:44    248]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:56:44    248]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:56:44    248] Closing parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d'. 25555 times net's RC data read were performed.
[03/19 22:56:44    248] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/19 22:56:44    248] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1656.879M)
[03/19 22:56:44    248] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:44    248] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1666.863M)
[03/19 22:56:44    248] *Info: initialize multi-corner CTS.
[03/19 22:56:44    248] Reading timing constraints file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.mmmcU8tGDd/modes/CON/CON.sdc' ...
[03/19 22:56:44    249] Current (total cpu=0:04:09, real=0:05:41, peak res=1059.5M, current mem=1360.4M)
[03/19 22:56:44    249] INFO (CTE): Constraints read successfully.
[03/19 22:56:44    249] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=722.5M, current mem=1370.2M)
[03/19 22:56:44    249] Current (total cpu=0:04:09, real=0:05:41, peak res=1059.5M, current mem=1370.2M)
[03/19 22:56:45    249] Summary for sequential cells idenfication: 
[03/19 22:56:45    249] Identified SBFF number: 199
[03/19 22:56:45    249] Identified MBFF number: 0
[03/19 22:56:45    249] Not identified SBFF number: 0
[03/19 22:56:45    249] Not identified MBFF number: 0
[03/19 22:56:45    249] Number of sequential cells which are not FFs: 104
[03/19 22:56:45    249] 
[03/19 22:56:45    249] Total number of combinational cells: 492
[03/19 22:56:45    249] Total number of sequential cells: 303
[03/19 22:56:45    249] Total number of tristate cells: 11
[03/19 22:56:45    249] Total number of level shifter cells: 0
[03/19 22:56:45    249] Total number of power gating cells: 0
[03/19 22:56:45    249] Total number of isolation cells: 0
[03/19 22:56:45    249] Total number of power switch cells: 0
[03/19 22:56:45    249] Total number of pulse generator cells: 0
[03/19 22:56:45    249] Total number of always on buffers: 0
[03/19 22:56:45    249] Total number of retention cells: 0
[03/19 22:56:45    249] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 22:56:45    249] Total number of usable buffers: 18
[03/19 22:56:45    249] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 22:56:45    249] Total number of unusable buffers: 9
[03/19 22:56:45    249] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 22:56:45    249] Total number of usable inverters: 18
[03/19 22:56:45    249] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 22:56:45    249] Total number of unusable inverters: 9
[03/19 22:56:45    249] List of identified usable delay cells:
[03/19 22:56:45    249] Total number of identified usable delay cells: 0
[03/19 22:56:45    249] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 22:56:45    249] Total number of identified unusable delay cells: 9
[03/19 22:56:45    249] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 22:56:45    249] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/19 22:56:45    249] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:56:45    249] Begin IPO call back ...
[03/19 22:56:45    249] End IPO call back ...
[03/19 22:56:45    249] #################################################################################
[03/19 22:56:45    249] # Design Stage: PostRoute
[03/19 22:56:45    249] # Design Name: core
[03/19 22:56:45    249] # Design Mode: 65nm
[03/19 22:56:45    249] # Analysis Mode: MMMC OCV 
[03/19 22:56:45    249] # Parasitics Mode: SPEF/RCDB
[03/19 22:56:45    249] # Signoff Settings: SI On 
[03/19 22:56:45    249] #################################################################################
[03/19 22:56:45    250] Setting infinite Tws ...
[03/19 22:56:45    250] First Iteration Infinite Tw... 
[03/19 22:56:46    250] Topological Sorting (CPU = 0:00:00.1, MEM = 1559.3M, InitMEM = 1555.8M)
[03/19 22:56:46    251] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:46    251] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:46    251] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:46    251] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:46    251] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:46    251] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:46    251] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:46    251] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:46    251] Start delay calculation Using EOS (native with SI)(mem=1567.410M)...
[03/19 22:56:46    251] delayCal using detail RC...
[03/19 22:56:46    251] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:46    251] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:46    251] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:46    251] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:46    251] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_d8CLNV/.AAE_26762/waveform.data...
[03/19 22:56:46    251] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 1567.4M) ***
[03/19 22:56:47    252] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1623.5M)
[03/19 22:56:47    252] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:56:47    252] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1623.5M)
[03/19 22:56:47    252] Starting SI iteration 2
[03/19 22:56:47    252] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:47    252] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:47    252] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:47    252] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:47    252] Start delay calculation Using EOS (native with SI)(mem=1623.461M)...
[03/19 22:56:47    252] delayCal using detail RC...
[03/19 22:56:47    252] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:47    252] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:47    252] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:47    252] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:47    252] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1623.5M) ***
[03/19 22:56:47    252] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 22:56:47    252] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:47    252] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:47    252] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:47    252] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:48    253] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/19 22:56:48    253] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/19 22:56:48    253] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:56:49    253] #################################################################################
[03/19 22:56:49    253] # Design Stage: PostRoute
[03/19 22:56:49    253] # Design Name: core
[03/19 22:56:49    253] # Design Mode: 65nm
[03/19 22:56:49    253] # Analysis Mode: MMMC OCV 
[03/19 22:56:49    253] # Parasitics Mode: SPEF/RCDB
[03/19 22:56:49    253] # Signoff Settings: SI On 
[03/19 22:56:49    253] #################################################################################
[03/19 22:56:49    255] Setting infinite Tws ...
[03/19 22:56:49    255] First Iteration Infinite Tw... 
[03/19 22:56:49    255] Topological Sorting (CPU = 0:00:00.1, MEM = 2152.1M, InitMEM = 2152.1M)
[03/19 22:56:49    255] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:49    255] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:49    255] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:49    255] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:49    255] Start delay calculation Using EOS (native with SI)(mem=2141.109M)...
[03/19 22:56:49    255] delayCal using detail RC...
[03/19 22:56:49    255] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:49    255] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:49    255] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_d8CLNV/.AAE_26762/waveform.data...
[03/19 22:56:49    255] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 2141.1M) ***
[03/19 22:56:49    255] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2141.1M)
[03/19 22:56:49    255] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:56:49    255] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2141.1M)
[03/19 22:56:49    255] Starting SI iteration 2
[03/19 22:56:49    255] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:49    255] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:49    255] Start delay calculation Using EOS (native with SI)(mem=2141.109M)...
[03/19 22:56:49    255] delayCal using detail RC...
[03/19 22:56:49    255] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:49    255] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed with system error 'No such file or directory'.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/19 22:56:49    255] **ERROR: (IMPEXT-3185):	Call extractRC again.
[03/19 22:56:49    255] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2141.1M) ***
[03/19 22:56:50    257] <CMD> setAnalysisMode -setup
[03/19 22:56:50    257] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/19 22:56:50    257] <CMD> set_analysis_view -setup TC_VIEW -hold TC_VIEW
[03/19 22:56:50    257] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'TC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 22:56:50    257] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 22:56:50    257] **WARN: analysis view TC_VIEW not found, use default_view_setup
[03/19 22:56:51    257] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 22:56:51    257] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/19 22:56:51    257] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:56:51    257] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:56:51    257] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:56:51    257] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:56:51    257] Importing multi-corner RC tables ... 
[03/19 22:56:51    257] Summary of Active RC-Corners : 
[03/19 22:56:51    257]  
[03/19 22:56:51    257]  Analysis View: TC_VIEW
[03/19 22:56:51    257]     RC-Corner Name        : Cmin
[03/19 22:56:51    257]     RC-Corner Index       : 0
[03/19 22:56:51    257]     RC-Corner Temperature : -40 Celsius
[03/19 22:56:51    257]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/19 22:56:51    257]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:56:51    257]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:56:51    257]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:56:51    257]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:56:51    257]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:56:51    257]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:56:51    257]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:56:51    257]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:56:51    257]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:56:51    257] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/19 22:56:51    257] *Info: initialize multi-corner CTS.
[03/19 22:56:51    257] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/19 22:56:51    259] Reading TC_LIB timing library /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplustc.lib.
[03/19 22:56:51    259] Read 811 cells in  tcbn65gplustc.
[03/19 22:56:51    259] Library reading multithread flow ended.
[03/19 22:56:52    260] Reading timing constraints file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.mmmcDLXdRb/modes/CON/CON.sdc' ...
[03/19 22:56:52    260] Current (total cpu=0:04:20, real=0:05:49, peak res=1059.5M, current mem=1515.7M)
[03/19 22:56:52    260] INFO (CTE): Constraints read successfully.
[03/19 22:56:52    260] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=753.7M, current mem=1525.4M)
[03/19 22:56:52    260] Current (total cpu=0:04:20, real=0:05:49, peak res=1059.5M, current mem=1525.4M)
[03/19 22:56:52    260] Summary for sequential cells idenfication: 
[03/19 22:56:52    260] Identified SBFF number: 199
[03/19 22:56:52    260] Identified MBFF number: 0
[03/19 22:56:52    260] Not identified SBFF number: 0
[03/19 22:56:52    260] Not identified MBFF number: 0
[03/19 22:56:52    260] Number of sequential cells which are not FFs: 104
[03/19 22:56:52    260] 
[03/19 22:56:52    260] Total number of combinational cells: 492
[03/19 22:56:52    260] Total number of sequential cells: 303
[03/19 22:56:52    260] Total number of tristate cells: 11
[03/19 22:56:52    260] Total number of level shifter cells: 0
[03/19 22:56:52    260] Total number of power gating cells: 0
[03/19 22:56:52    260] Total number of isolation cells: 0
[03/19 22:56:52    260] Total number of power switch cells: 0
[03/19 22:56:52    260] Total number of pulse generator cells: 0
[03/19 22:56:52    260] Total number of always on buffers: 0
[03/19 22:56:52    260] Total number of retention cells: 0
[03/19 22:56:52    260] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 22:56:52    260] Total number of usable buffers: 18
[03/19 22:56:52    260] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 22:56:52    260] Total number of unusable buffers: 9
[03/19 22:56:52    260] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 22:56:52    260] Total number of usable inverters: 18
[03/19 22:56:52    260] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 22:56:52    260] Total number of unusable inverters: 9
[03/19 22:56:52    260] List of identified usable delay cells:
[03/19 22:56:52    260] Total number of identified usable delay cells: 0
[03/19 22:56:52    260] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 22:56:52    260] Total number of identified unusable delay cells: 9
[03/19 22:56:52    260] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 22:56:52    260] <CMD> do_extract_model -view TC_VIEW -format dotlib ${design}_TC.lib
[03/19 22:56:52    260] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:56:52    260] #################################################################################
[03/19 22:56:52    260] # Design Stage: PostRoute
[03/19 22:56:52    260] # Design Name: core
[03/19 22:56:52    260] # Design Mode: 65nm
[03/19 22:56:52    260] # Analysis Mode: MMMC OCV 
[03/19 22:56:52    260] # Parasitics Mode: No SPEF/RCDB
[03/19 22:56:52    260] # Signoff Settings: SI On 
[03/19 22:56:52    260] #################################################################################
[03/19 22:56:52    260] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/19 22:56:52    260] Extraction called for design 'core' of instances=48137 and nets=25615 using extraction engine 'postRoute' at effort level 'low' .
[03/19 22:56:52    260] PostRoute (effortLevel low) RC Extraction called for design core.
[03/19 22:56:52    260] RC Extraction called in multi-corner(1) mode.
[03/19 22:56:52    260] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/19 22:56:52    260] Process corner(s) are loaded.
[03/19 22:56:52    260]  Corner: Cmin
[03/19 22:56:52    260] extractDetailRC Option : -outfile /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d -maxResLength 200  -extended
[03/19 22:56:52    260] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/19 22:56:52    260]       RC Corner Indexes            0   
[03/19 22:56:52    260] Capacitance Scaling Factor   : 1.00000 
[03/19 22:56:52    260] Coupling Cap. Scaling Factor : 1.00000 
[03/19 22:56:52    260] Resistance Scaling Factor    : 1.00000 
[03/19 22:56:52    260] Clock Cap. Scaling Factor    : 1.00000 
[03/19 22:56:52    260] Clock Res. Scaling Factor    : 1.00000 
[03/19 22:56:52    260] Shrink Factor                : 1.00000
[03/19 22:56:53    261] Initializing multi-corner capacitance tables ... 
[03/19 22:56:53    261] Initializing multi-corner resistance tables ...
[03/19 22:56:53    261] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1554.1M)
[03/19 22:56:53    261] Creating parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for storing RC.
[03/19 22:56:53    261] Extracted 10.0003% (CPU Time= 0:00:00.7  MEM= 1597.2M)
[03/19 22:56:53    261] Extracted 20.0004% (CPU Time= 0:00:00.8  MEM= 1597.2M)
[03/19 22:56:53    262] Extracted 30.0005% (CPU Time= 0:00:01.0  MEM= 1597.2M)
[03/19 22:56:54    262] Extracted 40.0005% (CPU Time= 0:00:01.2  MEM= 1597.2M)
[03/19 22:56:54    262] Extracted 50.0006% (CPU Time= 0:00:01.4  MEM= 1597.2M)
[03/19 22:56:54    262] Extracted 60.0003% (CPU Time= 0:00:01.8  MEM= 1601.3M)
[03/19 22:56:55    263] Extracted 70.0004% (CPU Time= 0:00:02.3  MEM= 1601.3M)
[03/19 22:56:56    264] Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1601.3M)
[03/19 22:56:56    264] Extracted 90.0005% (CPU Time= 0:00:03.4  MEM= 1601.3M)
[03/19 22:56:56    265] Extracted 100% (CPU Time= 0:00:04.1  MEM= 1601.3M)
[03/19 22:56:57    265] Number of Extracted Resistors     : 596190
[03/19 22:56:57    265] Number of Extracted Ground Cap.   : 589011
[03/19 22:56:57    265] Number of Extracted Coupling Cap. : 1064072
[03/19 22:56:57    265] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:57    265] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/19 22:56:57    265]  Corner: Cmin
[03/19 22:56:57    265] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1589.2M)
[03/19 22:56:57    265] Creating parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb_Filter.rcdb.d' for storing RC.
[03/19 22:56:57    265] Closing parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d'. 25555 times net's RC data read were performed.
[03/19 22:56:57    265] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1589.238M)
[03/19 22:56:57    265] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:57    265] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1589.238M)
[03/19 22:56:57    265] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.0  Real Time: 0:00:05.0  MEM: 1589.238M)
[03/19 22:56:58    266] Setting infinite Tws ...
[03/19 22:56:58    266] First Iteration Infinite Tw... 
[03/19 22:56:58    267] Topological Sorting (CPU = 0:00:00.1, MEM = 1720.3M, InitMEM = 1716.7M)
[03/19 22:56:58    267] Initializing multi-corner capacitance tables ... 
[03/19 22:56:58    267] Initializing multi-corner resistance tables ...
[03/19 22:56:59    268] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:56:59    268] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1728.3M)
[03/19 22:57:01    278] AAE_INFO-618: Total number of nets in the design is 25615,  99.8 percent of the nets selected for SI analysis
[03/19 22:57:01    278] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/19 22:57:01    278] End delay calculation. (MEM=2224.34 CPU=0:00:09.7 REAL=0:00:02.0)
[03/19 22:57:01    278] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_YhokRO/.AAE_26762/waveform.data...
[03/19 22:57:01    278] *** CDM Built up (cpu=0:00:17.7  real=0:00:09.0  mem= 2224.3M) ***
[03/19 22:57:02    279] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2224.3M)
[03/19 22:57:02    279] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:57:02    279] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2224.3M)
[03/19 22:57:02    279] Starting SI iteration 2
[03/19 22:57:02    280] AAE_INFO-618: Total number of nets in the design is 25615,  0.0 percent of the nets selected for SI analysis
[03/19 22:57:02    280] End delay calculation. (MEM=2211.42 CPU=0:00:00.2 REAL=0:00:00.0)
[03/19 22:57:02    280] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2211.4M) ***
[03/19 22:57:03    281] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 22:57:14    292] <CMD> write_sdf -view TC_VIEW ${design}_TC.sdf
[03/19 22:57:14    292] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/19 22:57:15    292] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:57:15    293] #################################################################################
[03/19 22:57:15    293] # Design Stage: PostRoute
[03/19 22:57:15    293] # Design Name: core
[03/19 22:57:15    293] # Design Mode: 65nm
[03/19 22:57:15    293] # Analysis Mode: MMMC OCV 
[03/19 22:57:15    293] # Parasitics Mode: SPEF/RCDB
[03/19 22:57:15    293] # Signoff Settings: SI On 
[03/19 22:57:15    293] #################################################################################
[03/19 22:57:15    294] Setting infinite Tws ...
[03/19 22:57:15    294] First Iteration Infinite Tw... 
[03/19 22:57:15    294] Topological Sorting (CPU = 0:00:00.1, MEM = 2213.3M, InitMEM = 2213.3M)
[03/19 22:57:17    303] AAE_INFO-618: Total number of nets in the design is 25615,  99.8 percent of the nets selected for SI analysis
[03/19 22:57:17    303] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/19 22:57:17    303] End delay calculation. (MEM=2253.42 CPU=0:00:09.0 REAL=0:00:01.0)
[03/19 22:57:17    303] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_YhokRO/.AAE_26762/waveform.data...
[03/19 22:57:17    303] *** CDM Built up (cpu=0:00:10.6  real=0:00:02.0  mem= 2253.4M) ***
[03/19 22:57:17    304] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2253.4M)
[03/19 22:57:17    304] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:57:18    304] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2253.4M)
[03/19 22:57:18    304] Starting SI iteration 2
[03/19 22:57:18    305] AAE_INFO-618: Total number of nets in the design is 25615,  0.0 percent of the nets selected for SI analysis
[03/19 22:57:18    305] End delay calculation. (MEM=2221.42 CPU=0:00:00.2 REAL=0:00:00.0)
[03/19 22:57:18    305] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2221.4M) ***
[03/19 22:57:19    308] <CMD> setAnalysisMode -hold
[03/19 22:57:19    308] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/19 22:57:19    308] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/19 22:57:19    308] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 22:57:19    308] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 22:57:19    308] **WARN: analysis view BC_VIEW not found, use default_view_hold
[03/19 22:57:19    308] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 22:57:19    308] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/19 22:57:19    308] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:57:19    308] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/19 22:57:19    308] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/19 22:57:19    308] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/19 22:57:19    308] Importing multi-corner RC tables ... 
[03/19 22:57:19    308] Summary of Active RC-Corners : 
[03/19 22:57:19    308]  
[03/19 22:57:19    308]  Analysis View: BC_VIEW
[03/19 22:57:19    308]     RC-Corner Name        : Cmin
[03/19 22:57:19    308]     RC-Corner Index       : 0
[03/19 22:57:19    308]     RC-Corner Temperature : -40 Celsius
[03/19 22:57:19    308]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/19 22:57:19    308]     RC-Corner PreRoute Res Factor         : 1
[03/19 22:57:19    308]     RC-Corner PreRoute Cap Factor         : 1
[03/19 22:57:19    308]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 22:57:19    308]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 22:57:19    308]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 22:57:19    308]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 22:57:19    308]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:57:19    308]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/19 22:57:19    308]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/19 22:57:19    309] Closing parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d'. 51650 times net's RC data read were performed.
[03/19 22:57:19    309] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[03/19 22:57:19    309] *Info: initialize multi-corner CTS.
[03/19 22:57:20    309] Reading timing constraints file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.mmmck01ELX/modes/CON/CON.sdc' ...
[03/19 22:57:20    309] Current (total cpu=0:05:10, real=0:06:17, peak res=1059.5M, current mem=1738.1M)
[03/19 22:57:20    309] INFO (CTE): Constraints read successfully.
[03/19 22:57:20    309] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=753.5M, current mem=1747.9M)
[03/19 22:57:20    309] Current (total cpu=0:05:10, real=0:06:17, peak res=1059.5M, current mem=1747.9M)
[03/19 22:57:20    309] Summary for sequential cells idenfication: 
[03/19 22:57:20    309] Identified SBFF number: 199
[03/19 22:57:20    309] Identified MBFF number: 0
[03/19 22:57:20    309] Not identified SBFF number: 0
[03/19 22:57:20    309] Not identified MBFF number: 0
[03/19 22:57:20    309] Number of sequential cells which are not FFs: 104
[03/19 22:57:20    309] 
[03/19 22:57:20    309] Total number of combinational cells: 492
[03/19 22:57:20    309] Total number of sequential cells: 303
[03/19 22:57:20    309] Total number of tristate cells: 11
[03/19 22:57:20    309] Total number of level shifter cells: 0
[03/19 22:57:20    309] Total number of power gating cells: 0
[03/19 22:57:20    309] Total number of isolation cells: 0
[03/19 22:57:20    309] Total number of power switch cells: 0
[03/19 22:57:20    309] Total number of pulse generator cells: 0
[03/19 22:57:20    309] Total number of always on buffers: 0
[03/19 22:57:20    309] Total number of retention cells: 0
[03/19 22:57:20    309] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/19 22:57:20    309] Total number of usable buffers: 18
[03/19 22:57:20    309] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/19 22:57:20    309] Total number of unusable buffers: 9
[03/19 22:57:20    309] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/19 22:57:20    309] Total number of usable inverters: 18
[03/19 22:57:20    309] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/19 22:57:20    309] Total number of unusable inverters: 9
[03/19 22:57:20    309] List of identified usable delay cells:
[03/19 22:57:20    309] Total number of identified usable delay cells: 0
[03/19 22:57:20    309] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/19 22:57:20    309] Total number of identified unusable delay cells: 9
[03/19 22:57:20    309] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/19 22:57:20    309] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/19 22:57:20    309] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:57:20    310] #################################################################################
[03/19 22:57:20    310] # Design Stage: PostRoute
[03/19 22:57:20    310] # Design Name: core
[03/19 22:57:20    310] # Design Mode: 65nm
[03/19 22:57:20    310] # Analysis Mode: MMMC OCV 
[03/19 22:57:20    310] # Parasitics Mode: SPEF/RCDB
[03/19 22:57:20    310] # Signoff Settings: SI On 
[03/19 22:57:20    310] #################################################################################
[03/19 22:57:21    311] Setting infinite Tws ...
[03/19 22:57:21    311] First Iteration Infinite Tw... 
[03/19 22:57:21    311] Topological Sorting (CPU = 0:00:00.1, MEM = 1934.5M, InitMEM = 1931.0M)
[03/19 22:57:21    311] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/19 22:57:22    312] Opening parasitic data file '/tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/core_26762_egu7YH.rcdb.d' for reading.
[03/19 22:57:22    312] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1942.6M)
[03/19 22:57:25    322] AAE_INFO-618: Total number of nets in the design is 25615,  99.8 percent of the nets selected for SI analysis
[03/19 22:57:25    323] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[03/19 22:57:25    323] End delay calculation. (MEM=2443.55 CPU=0:00:10.2 REAL=0:00:03.0)
[03/19 22:57:25    323] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_lXZ8qj/.AAE_26762/waveform.data...
[03/19 22:57:25    323] *** CDM Built up (cpu=0:00:13.1  real=0:00:05.0  mem= 2443.5M) ***
[03/19 22:57:25    324] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2443.5M)
[03/19 22:57:25    324] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:57:25    324] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2443.5M)
[03/19 22:57:25    324] Starting SI iteration 2
[03/19 22:57:25    324] AAE_INFO-618: Total number of nets in the design is 25615,  0.0 percent of the nets selected for SI analysis
[03/19 22:57:25    324] End delay calculation. (MEM=2430.62 CPU=0:00:00.2 REAL=0:00:00.0)
[03/19 22:57:25    324] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2430.6M) ***
[03/19 22:57:26    326] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 22:57:40    339] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/19 22:57:40    339] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/19 22:57:40    339] Starting SI iteration 1 using Infinite Timing Windows
[03/19 22:57:40    339] #################################################################################
[03/19 22:57:40    339] # Design Stage: PostRoute
[03/19 22:57:40    339] # Design Name: core
[03/19 22:57:40    339] # Design Mode: 65nm
[03/19 22:57:40    339] # Analysis Mode: MMMC OCV 
[03/19 22:57:40    339] # Parasitics Mode: SPEF/RCDB
[03/19 22:57:40    339] # Signoff Settings: SI On 
[03/19 22:57:40    339] #################################################################################
[03/19 22:57:41    341] Setting infinite Tws ...
[03/19 22:57:41    341] First Iteration Infinite Tw... 
[03/19 22:57:41    341] Topological Sorting (CPU = 0:00:00.1, MEM = 2483.8M, InitMEM = 2483.8M)
[03/19 22:57:43    351] AAE_INFO-618: Total number of nets in the design is 25615,  99.8 percent of the nets selected for SI analysis
[03/19 22:57:43    352] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[03/19 22:57:43    352] End delay calculation. (MEM=2485.7 CPU=0:00:10.3 REAL=0:00:02.0)
[03/19 22:57:43    352] Save waveform /tmp/innovus_temp_26762_ieng6-ece-10.ucsd.edu_zhbian_3D2Mh4/.AAE_lXZ8qj/.AAE_26762/waveform.data...
[03/19 22:57:43    352] *** CDM Built up (cpu=0:00:12.4  real=0:00:03.0  mem= 2485.7M) ***
[03/19 22:57:43    353] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2485.7M)
[03/19 22:57:43    353] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/19 22:57:43    353] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2485.7M)
[03/19 22:57:43    353] Starting SI iteration 2
[03/19 22:57:43    353] AAE_INFO-618: Total number of nets in the design is 25615,  0.0 percent of the nets selected for SI analysis
[03/19 22:57:43    353] End delay calculation. (MEM=2453.7 CPU=0:00:00.2 REAL=0:00:00.0)
[03/19 22:57:43    353] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2453.7M) ***
[03/19 23:53:05   1223] <CMD> saveDesign route.enc
[03/19 23:53:05   1223] The in-memory database contained RC information but was not saved. To save 
[03/19 23:53:05   1223] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/19 23:53:05   1223] so it should only be saved when it is really desired.
[03/19 23:53:06   1223] Writing Netlist "route.enc.dat/core.v.gz" ...
[03/19 23:53:06   1223] Saving AAE Data ...
[03/19 23:53:06   1223] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'TC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 23:53:06   1223] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/19 23:53:06   1224] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/19 23:53:06   1224] Saving mode setting ...
[03/19 23:53:06   1224] Saving global file ...
[03/19 23:53:06   1224] Saving floorplan file ...
[03/19 23:53:06   1224] Saving Drc markers ...
[03/19 23:53:06   1224] ... No Drc file written since there is no markers found.
[03/19 23:53:06   1224] Saving placement file ...
[03/19 23:53:06   1224] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2524.6M) ***
[03/19 23:53:06   1224] Saving route file ...
[03/19 23:53:08   1224] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:02.0 mem=2524.6M) ***
[03/19 23:53:08   1224] Saving DEF file ...
[03/19 23:53:08   1225] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/19 23:53:08   1225] 
[03/19 23:53:08   1225] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/19 23:53:08   1225] 
[03/19 23:53:08   1225] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/19 23:53:09   1225] Generated self-contained design route.enc.dat
[03/19 23:53:09   1225] 
[03/19 23:53:09   1225] *** Summary of all messages that are not suppressed in this session:
[03/19 23:53:09   1225] Severity  ID               Count  Summary                                  
[03/19 23:53:09   1225] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/19 23:53:09   1225] ERROR     IMPOAX-142           2  %s                                       
[03/19 23:53:09   1225] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[03/19 23:53:09   1225] *** Message Summary: 2 warning(s), 3 error(s)
[03/19 23:53:09   1225] 
[03/20 00:31:51   1834] 
[03/20 00:31:51   1834] *** Memory Usage v#1 (Current mem = 2303.570M, initial mem = 149.258M) ***
[03/20 00:31:51   1834] 
[03/20 00:31:51   1834] *** Summary of all messages that are not suppressed in this session:
[03/20 00:31:51   1834] Severity  ID               Count  Summary                                  
[03/20 00:31:51   1834] WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/20 00:31:51   1834] WARNING   IMPFP-3961           4  The techSite '%s' has no related cells i...
[03/20 00:31:51   1834] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/20 00:31:51   1834] WARNING   IMPOGDS-399          3   Only %d layer(s) (%s) of a %s object is...
[03/20 00:31:51   1834] ERROR     IMPEXT-1029         11  Input or Output to a file, a directory o...
[03/20 00:31:51   1834] ERROR     IMPEXT-3165         11  Access to parasitic database '%s' failed...
[03/20 00:31:51   1834] ERROR     IMPEXT-3185         11  Call extractRC again.                    
[03/20 00:31:51   1834] WARNING   IMPEXT-2710          7  Basic Cap table for layer M%d is ignored...
[03/20 00:31:51   1834] WARNING   IMPEXT-2760          7  Layer M%d specified in the cap table is ...
[03/20 00:31:51   1834] WARNING   IMPEXT-2771          7  Via %s specified in the cap table is ign...
[03/20 00:31:51   1834] WARNING   IMPEXT-2801          7  Resistance values are not provided in th...
[03/20 00:31:51   1834] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[03/20 00:31:51   1834] WARNING   IMPEXT-3503          1  The corner setup has changed in the MMMC...
[03/20 00:31:51   1834] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[03/20 00:31:51   1834] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/20 00:31:51   1834] WARNING   IMPVL-159         3244  Pin '%s' of cell '%s' is defined in LEF ...
[03/20 00:31:51   1834] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[03/20 00:31:51   1834] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/20 00:31:51   1834] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/20 00:31:51   1834] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/20 00:31:51   1834] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/20 00:31:51   1834] ERROR     IMPOAX-142           5  %s                                       
[03/20 00:31:51   1834] ERROR     IMPOAX-820           3  The OA features are disabled in the curr...
[03/20 00:31:51   1834] ERROR     IMPOAX-850           3  %s command cannot be run as OA features ...
[03/20 00:31:51   1834] WARNING   IMPCTE-104           7  The constraint mode of this inactive vie...
[03/20 00:31:51   1834] WARNING   IMPTCM-70            3  Option "%s" for command %s is obsolete a...
[03/20 00:31:51   1834] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/20 00:31:51   1834] *** Message Summary: 3904 warning(s), 45 error(s)
[03/20 00:31:51   1834] 
[03/20 00:31:51   1834] --- Ending "Innovus" (totcpu=0:30:35, real=1:40:48, mem=2303.6M) ---
