	component unsaved is
		port (
			clk_clk                             : in  std_logic                    := 'X'; -- clk
			reset_reset_n                       : in  std_logic                    := 'X'; -- reset_n
			eightbitstosevenseg_0_led_pins_led0 : out std_logic_vector(6 downto 0);        -- led0
			eightbitstosevenseg_0_led_pins_led1 : out std_logic_vector(6 downto 0)         -- led1
		);
	end component unsaved;

