Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug 19 15:50:14 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |             128 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal               |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                                           |                                                       |                2 |              2 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                           | craft_encrypt_inst/craft_round_constants_inst_0/SR[0] |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG |                                           | CPU_RESETN_IBUF                                       |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | craft_encrypt_inst/r[7]_i_1_n_0           | craft_encrypt_inst/craft_round_constants_inst_0/SR[0] |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | craft_encrypt_inst/state[63]_i_1_n_0      |                                                       |               21 |             64 |         3.05 |
|  CLK100MHZ_IBUF_BUFG | craft_encrypt_inst/ciphertext[63]_i_1_n_0 |                                                       |               21 |             64 |         3.05 |
+----------------------+-------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


