library ieee;
use ieee.std_logic_1164.all;

entity DisplayDemo is 
	port(SW : in std_logic_vector(3 downto 0);
		  KEY : in std_logic;
		  HEX : out std_logic;
end DisplayDemo;

	
architecture Shell of DisplayDemo is 
begin 
	system_core : entity	work.Bin7SegDecoder(Behavioral) 
					  port map(enable => KEY(0), 
								  binInput => SW(3 downto 0), 
								  decOut_n => HEX(0)); 
end Shell; 