# Commented out as added to skiplist without comment specifying reason
# sv2v:core/interface_array_slice.sv
# sv2v:error/include_loop_1.sv
# sv2v:error/include_loop_2.sv
# sv2v:lex/macro_ifdef.sv
# UHDM-integration-tests:assignment-pattern/top.sv
# UHDM-integration-tests:AssignToUnpackedUnionFieldAndReadOtherField/top.sv
# UHDM-integration-tests:BitSelectPartSelectInFunction/top.sv
# UHDM-integration-tests:Continue/top.sv
# UHDM-integration-tests:Disable/top.sv
# UHDM-integration-tests:DpiChandle/top.sv
# UHDM-integration-tests:EnumFirstInInitial/top.sv
# UHDM-integration-tests:EnumFirst/top.sv
# UHDM-integration-tests:Forever/top.sv
# UHDM-integration-tests:ForkJoinTypes/top.sv
# UHDM-integration-tests:Fork/top.sv
# UHDM-integration-tests:FunctionOutputArgument/top.sv
# UHDM-integration-tests:FunctionWithOverriddenParameter/top.sv
# UHDM-integration-tests:GetC/top.sv
# UHDM-integration-tests:hello-uvm/top.sv
# UHDM-integration-tests:ImportFunction/top.sv
# UHDM-integration-tests:ImportPackageWithFunction/top.sv
# UHDM-integration-tests:IndexedPartSelectInFor/top.sv
# UHDM-integration-tests:MultiplePrints/top.sv
# UHDM-integration-tests:NestedPatternPassedAsPort/top.sv
# UHDM-integration-tests:NestedStructArrayParameterInitializedByPatternPassedAsPort/top.sv
# UHDM-integration-tests:OneClass/top.sv
# UHDM-integration-tests:OneThis/top.sv
# UHDM-integration-tests:OutputSizeWithParameterOfInstanceInitializedByStructMember/top.sv
# UHDM-integration-tests:ParameterDoubleUnderscoreInSvFrontend/top.sv
# UHDM-integration-tests:ParameterOfSizeOfParametrizedPortInSubmodule/top.sv
# UHDM-integration-tests:ParameterOfSizeOfParametrizedPort/top.sv
# UHDM-integration-tests:ParameterPackedArray/top.sv
# UHDM-integration-tests:PartSelectInFor/top.sv
# UHDM-integration-tests:ibex/module_tests/prim_secded/prim_secded_top.sv
# UHDM-integration-tests:PutC/top.sv
# UHDM-integration-tests:RealValue/top.sv
# UHDM-integration-tests:SelectFromUnpackedInFunction/top.sv
# UHDM-integration-tests:SelectGivenBySelectOnParameterInFunction/top.sv
# UHDM-integration-tests:SelfSelectsInBitSelectAfterBitSelect/top.sv
# UHDM-integration-tests:StringAssignConcatenation/top.sv
# UHDM-integration-tests:StringAssignment/top.sv
# UHDM-integration-tests:StringLocalParamInitByConcatenation/top.sv
# UHDM-integration-tests:StringWithBackslash/top.sv
# UHDM-integration-tests:StructArrayParameterInitializedByPatternPassedAsPort/top.sv
# UHDM-integration-tests:synthesis/dff_tb.v
# UHDM-integration-tests:SystemFunctions/top.sv
# UHDM-integration-tests:TypedefOnFileLevel/top.sv
# UHDM-integration-tests:ibex/uvm/ibex_decoder_tb.sv
# UHDM-integration-tests:VoidFunction2Returns/top.sv
# UHDM-integration-tests:VoidFunction/top.sv
# UHDM-integration-tests:VoidFunctionWithoutReturn/top.sv
########################################################################################
# This test sometimes fails due to how yosys assigns
# wires to cells and the fact, that currently formal verification
# requires the same order of assignments
yosys:opt/opt_lut.v
########################################################################################
# Type parameters in top modules cause the modules to be renamed
# and handled incorrectly in verification scripts.
sv2v:core/paramtype_param_default.sv
sv2v:core/paramtype_stagger.sv
########################################################################################
