$date
	Thu Jan 11 00:45:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % clk $end
$var wire 1 ' reg_1_Input $end
$var wire 1 ( reg_2_Input $end
$var wire 1 & reset $end
$var wire 1 ! z $end
$var reg 1 ) reg_1 $end
$var reg 1 * reg_2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
1(
x'
1&
1%
x$
x#
x"
1!
$end
#50
0%
#100
0!
1*
0'
1%
0$
0#
0"
0&
#150
0%
#200
1%
1$
#250
0%
#300
1%
0$
1#
#350
0%
#400
0(
1)
1'
1%
1$
#450
0%
#500
1!
1(
0*
0)
0'
1%
0$
0#
1"
#550
0%
#600
0!
0(
1*
1)
1'
1%
1$
#650
0%
#700
1!
1(
0*
0)
0'
1%
0$
1#
#750
0%
#800
0!
0(
1*
1)
1'
1%
1$
#850
0%
#900
1!
0*
1%
