Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 14:10:09 2023
| Host         : gs21-10 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/mire_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.561ns (42.253%)  route 4.867ns (57.747%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.856     9.401    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.561ns (42.253%)  route 4.867ns (57.747%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.856     9.401    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[11]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.561ns (42.253%)  route 4.867ns (57.747%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.856     9.401    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[8]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.561ns (42.253%)  route 4.867ns (57.747%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.856     9.401    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y38         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[9]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 3.561ns (42.939%)  route 4.732ns (57.061%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.722     9.266    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 3.561ns (42.939%)  route 4.732ns (57.061%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.722     9.266    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 3.561ns (42.939%)  route 4.732ns (57.061%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.722     9.266    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 3.561ns (42.939%)  route 4.732ns (57.061%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.722     9.266    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y36         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y36         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 3.561ns (42.988%)  route 4.723ns (57.012%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.712     9.257    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y40         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y40         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 3.561ns (42.988%)  route 4.723ns (57.012%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_392_reg__0/P[0]
                         net (fo=2, routed)           0.810     2.217    bd_0_i/hls_inst/U0/bound_reg_392_reg__0_n_105
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     2.341 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.341    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_93_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.874 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.874    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_74_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.991 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_73_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.108 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.108    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_56_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.225 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.225    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_55_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.342 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.342    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_54_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.459 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.459    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_36_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.576 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.576    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_35_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.693 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.693    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_34_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.810 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.810    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.927 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.001     3.928    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_23_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.045    bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_22_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.264 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.967     5.231    bd_0_i/hls_inst/U0/bound_reg_392_reg__1[60]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.295     5.526 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.526    bd_0_i/hls_inst/U0/val_assign_1_reg_145[30]_i_10_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.983 r  bd_0_i/hls_inst/U0/val_assign_1_reg_145_reg[30]_i_5/CO[1]
                         net (fo=8, routed)           1.232     7.215    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.329     7.544 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_1_reg_145[30]_i_1/O
                         net (fo=95, routed)          1.712     9.257    bd_0_i/hls_inst/U0/indvar_flatten_reg_123
    SLICE_X34Y40         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=359, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y40         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[17]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  1.108    




