,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_16_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/Y_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_16_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_16_8:1,WRITE_1_7,< -2.31,-3.04,"< (-0.7 * VAR(""VDDW""))",,pass,-3.152,-2.792,< -2.31,-3.095,< -2.31,-3.001,< -2.31,-2.792,< -2.31,-3.152
THESIS:TB_TOP_128_16_8:1,WRITE_1_6,> 2.31,2.567,"> (0.7 * VAR(""VDDW""))",,pass,2.479,2.612,> 2.31,2.585,> 2.31,2.522,> 2.31,2.479,> 2.31,2.612
THESIS:TB_TOP_128_16_8:1,WRITE_1_5,< -2.31,-2.986,"< (-0.7 * VAR(""VDDW""))",,pass,-3.123,-2.694,< -2.31,-3.038,< -2.31,-2.93,< -2.31,-2.694,< -2.31,-3.123
THESIS:TB_TOP_128_16_8:1,WRITE_1_4,> 2.31,2.566,"> (0.7 * VAR(""VDDW""))",,pass,2.474,2.611,> 2.31,2.582,> 2.31,2.52,> 2.31,2.474,> 2.31,2.611
THESIS:TB_TOP_128_16_8:1,WRITE_1_3,< -2.31,-2.989,"< (-0.7 * VAR(""VDDW""))",,pass,-3.125,-2.7,< -2.31,-3.042,< -2.31,-2.934,< -2.31,-2.7,< -2.31,-3.125
THESIS:TB_TOP_128_16_8:1,WRITE_1_2,> 2.31,2.567,"> (0.7 * VAR(""VDDW""))",,pass,2.477,2.613,> 2.31,2.585,> 2.31,2.521,> 2.31,2.477,> 2.31,2.613
THESIS:TB_TOP_128_16_8:1,WRITE_1_1,< -2.31,-2.998,"< (-0.7 * VAR(""VDDW""))",,pass,-3.128,-2.715,< -2.31,-3.047,< -2.31,-2.945,< -2.31,-2.715,< -2.31,-3.128
THESIS:TB_TOP_128_16_8:1,WRITE_1_0,> 2.31,2.586,"> (0.7 * VAR(""VDDW""))",,pass,2.513,2.622,> 2.31,2.605,> 2.31,2.552,> 2.31,2.513,> 2.31,2.622
THESIS:TB_TOP_128_16_8:1,WRITE_2_7,> 2.31,2.586,"> (0.7 * VAR(""VDDW""))",,pass,2.513,2.624,> 2.31,2.618,> 2.31,2.555,> 2.31,2.513,> 2.31,2.624
THESIS:TB_TOP_128_16_8:1,WRITE_2_6,< -2.31,-2.999,"< (-0.7 * VAR(""VDDW""))",,pass,-3.16,-2.663,< -2.31,-3.097,< -2.31,-2.952,< -2.31,-2.663,< -2.31,-3.16
THESIS:TB_TOP_128_16_8:1,WRITE_2_5,> 2.31,2.568,"> (0.7 * VAR(""VDDW""))",,pass,2.466,2.622,> 2.31,2.606,> 2.31,2.524,> 2.31,2.466,> 2.31,2.622
THESIS:TB_TOP_128_16_8:1,WRITE_2_4,< -2.31,-2.992,"< (-0.7 * VAR(""VDDW""))",,pass,-3.16,-2.651,< -2.31,-3.089,< -2.31,-2.94,< -2.31,-2.651,< -2.31,-3.16
THESIS:TB_TOP_128_16_8:1,WRITE_2_3,> 2.31,2.569,"> (0.7 * VAR(""VDDW""))",,pass,2.465,2.623,> 2.31,2.608,> 2.31,2.525,> 2.31,2.465,> 2.31,2.623
THESIS:TB_TOP_128_16_8:1,WRITE_2_2,< -2.31,-2.996,"< (-0.7 * VAR(""VDDW""))",,pass,-3.162,-2.658,< -2.31,-3.094,< -2.31,-2.944,< -2.31,-2.658,< -2.31,-3.162
THESIS:TB_TOP_128_16_8:1,WRITE_2_1,> 2.31,2.574,"> (0.7 * VAR(""VDDW""))",,pass,2.473,2.626,> 2.31,2.616,> 2.31,2.532,> 2.31,2.473,> 2.31,2.626
THESIS:TB_TOP_128_16_8:1,WRITE_2_0,< -2.31,-3.05,"< (-0.7 * VAR(""VDDW""))",,pass,-3.18,-2.781,< -2.31,-3.137,< -2.31,-3.016,< -2.31,-2.781,< -2.31,-3.18
THESIS:TB_TOP_128_16_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_1,,-211.7e-9,< 0.3,,fail,-50.62e-6,1.799,,1.799,,-877.2e-9,,-50.62e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_3,,-2.42e-6,< 0.3,,fail,-7.064e-6,1.799,,-7.064e-6,,-1.089e-6,,-757.8e-9,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_5,,-26.01e-6,< 0.3,,pass,-26.01e-6,45.29e-6,,45.29e-6,,-18.88e-6,,-24.25e-6,,33.89e-6
THESIS:TB_TOP_128_16_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1_7,,14.16e-6,< 0.3,,pass,-3.803e-6,14.16e-6,,7.533e-6,,11.47e-6,,3.56e-6,,-3.803e-6
THESIS:TB_TOP_128_16_8:1,READ_2_0,,-1.783e-6,< 0.3,,pass,-36.1e-6,6.091e-6,,-25.54e-6,,433.8e-9,,6.091e-6,,-36.1e-6
THESIS:TB_TOP_128_16_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_2,,-4.173e-6,< 0.3,,fail,-4.173e-6,1.799,,11.77e-6,,31.53e-6,,-2.636e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_4,,-4.99e-6,< 0.3,,fail,-14.02e-6,1.799,,10.46e-6,,-143.7e-9,,-14.02e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_6,,-13.76e-6,< 0.3,,fail,-13.76e-6,1.799,,1.799,,-700.1e-9,,-9.392e-6,,1.799
THESIS:TB_TOP_128_16_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_16_8:1,READ_1,,5,,,,5,15,,7,,5,,5,,15

