 
****************************************
check_design summary:
Version:     M-2016.12-SP5-3
Date:        Wed Jul  8 21:39:09 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     91
    Unconnected ports (LINT-28)                                    75
    Feedthrough (LINT-29)                                           8
    Constant outputs (LINT-52)                                      8

Cells                                                             133
    Cells do not drive (LINT-1)                                   109
    Connected to power or ground (LINT-32)                         16
    Nets connected to multiple pins on same cell (LINT-33)          8

Nets                                                               56
    Unloaded nets (LINT-2)                                         56
--------------------------------------------------------------------------------

Warning: In design 'bank_top', cell 'C17234' does not drive any nets. (LINT-1)
Warning: In design 'bank_top', cell 'C17235' does not drive any nets. (LINT-1)
Warning: In design 'bank_top', cell 'C17251' does not drive any nets. (LINT-1)
Warning: In design 'bank_top', cell 'C17258' does not drive any nets. (LINT-1)
Warning: In design 'bank_top', cell 'B_270' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_7', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_7', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_7', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_7', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_7', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_7', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_0', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_1', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_2', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_3', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_4', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_5', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C203' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C207' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C211' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C215' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C219' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C223' does not drive any nets. (LINT-1)
Warning: In design 'NORM_stage_6', cell 'C227' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_0', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_1', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_2', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_3', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_4', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_5', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'MUL_OPT_6', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_0', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_0', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_0', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_0', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_1', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_1', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_1', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_1', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_2', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_2', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_2', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_2', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_3', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_3', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_3', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_3', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_4', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_4', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_4', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_4', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_5', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_5', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_5', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_5', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_6', cell 'C502' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_6', cell 'C503' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_6', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ADD_module_OPT_6', cell 'B_35' does not drive any nets. (LINT-1)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/exp_large_0_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/exp_large[0]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/exp_large_1_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/exp_large[1]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/exp_large_2_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/exp_large[2]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/exp_large_3_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/exp_large[3]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/exp_large_4_' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/exp_large[4]' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/is_unf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/is_unf' has no loads. (LINT-2)
Warning: In design 'PIM_ALU_SYN_top', net 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/is_ovf' driven by pin 'U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/U0_ADD_STAGE/is_ovf' has no loads. (LINT-2)
Warning: In design 'bank_top', port 'rd_cmd' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'wr_cmd' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'req_row[1]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'req_row[0]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'req_col[3]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'req_col[2]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'req_col[1]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'req_col[0]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[63]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[62]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[61]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[60]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[59]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[58]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[57]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[56]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[55]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[54]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[53]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[52]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[51]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[50]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[49]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[48]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[47]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[46]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[45]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[44]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[43]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[42]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[41]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[40]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[39]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[38]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[37]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[36]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[35]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[34]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[33]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[32]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[31]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[30]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[29]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[28]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[27]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[26]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[25]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[24]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[23]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[22]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[21]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[20]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[19]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[18]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[17]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[16]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[15]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[14]' is not connected to any nets. (LINT-28)
Warning: In design 'bank_top', port 'bank_config[13]' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_7', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_7', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_0', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_0', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_1', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_1', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_2', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_2', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_3', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_3', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_4', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_4', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_5', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_5', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_6', port 'is_MAC' is not connected to any nets. (LINT-28)
Warning: In design 'bfloat_MAC_pipe_OPT_6', port 'is_MUL' is not connected to any nets. (LINT-28)
Warning: In design 'NORM_stage_7', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_0', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_1', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_2', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_3', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_4', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_5', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'NORM_stage_6', input port 'in_sign' is connected directly to output port 'out[15]'. (LINT-29)
Warning: In design 'bfloat_MAC_pipe_OPT_7', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_7', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_0', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_0', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_1', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_1', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_2', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_2', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_3', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_3', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_4', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_4', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_5', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_5', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_6', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_ovf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_6', a pin on submodule 'U_MUL0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_unf' is connected to logic 0. 
Warning: In design 'bfloat_MAC_pipe_OPT_7', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_0', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_1', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_2', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_3', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_4', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_5', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'bfloat_MAC_pipe_OPT_6', the same net is connected to more than one pin on submodule 'U_MUL0'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'is_ovf', 'is_unf''.
Warning: In design 'ADD_module_OPT_7', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_0', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_1', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_2', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_3', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_4', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_5', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ADD_module_OPT_6', output port 'is_unf' is connected directly to 'logic 0'. (LINT-52)
1
