{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 13:26:53 2013 " "Info: Processing started: Thu Oct 03 13:26:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design4TJN -c design4TJN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off design4TJN -c design4TJN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design4TJN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file design4TJN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 design4TJN " "Info: Found entity 1: design4TJN" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "design4TJN " "Info: Elaborating entity \"design4TJN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Start_Bit " "Warning: Pin \"Start_Bit\" is missing source" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 208 1392 1568 224 "Start_Bit" "" } { 200 1320 1392 216 "start_bit" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Stop_Bit " "Warning: Pin \"Stop_Bit\" is missing source" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 168 1392 1568 184 "Stop_Bit" "" } { 160 1320 1392 176 "stop_bit" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst18 " "Warning: Port \"CLK\" of type DFF and instance \"inst18\" is missing source signal" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 240 192 256 320 "inst18" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst17 " "Warning: Primitive \"AND2\" of instance \"inst17\" not used" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 208 608 672 256 "inst17" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Delay_Function.bdf 1 1 " "Warning: Using design file Delay_Function.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_Function " "Info: Found entity 1: Delay_Function" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_Function Delay_Function:inst15 " "Info: Elaborating entity \"Delay_Function\" for hierarchy \"Delay_Function:inst15\"" {  } { { "design4TJN.bdf" "inst15" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 208 440 576 304 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "Input_Pulse " "Warning: Pin \"Input_Pulse\" not connected" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 120 112 280 136 "Input_Pulse" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst " "Warning: Primitive \"DFF\" of instance \"inst\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 376 440 184 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst17 " "Warning: Primitive \"DFF\" of instance \"inst17\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 200 376 440 280 "inst17" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst20 " "Warning: Primitive \"DFF\" of instance \"inst20\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 472 536 184 "inst20" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst21 " "Warning: Primitive \"DFF\" of instance \"inst21\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 200 472 536 280 "inst21" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst24 " "Warning: Primitive \"DFF\" of instance \"inst24\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 568 632 184 "inst24" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst28 " "Warning: Primitive \"DFF\" of instance \"inst28\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 664 728 184 "inst28" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst32 " "Warning: Primitive \"DFF\" of instance \"inst32\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 752 816 184 "inst32" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst36 " "Warning: Primitive \"DFF\" of instance \"inst36\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 848 912 184 "inst36" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst40 " "Warning: Primitive \"DFF\" of instance \"inst40\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 944 1008 184 "inst40" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst44 " "Warning: Primitive \"DFF\" of instance \"inst44\" not used" {  } { { "Delay_Function.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/Delay_Function.bdf" { { 104 1040 1104 184 "inst44" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Output_UN0 GND " "Warning (13410): Pin \"Output_UN0\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 280 1392 1568 296 "Output_UN0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_UN2 GND " "Warning (13410): Pin \"Output_UN2\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 328 1392 1568 344 "Output_UN2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_UN3 GND " "Warning (13410): Pin \"Output_UN3\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 352 1392 1568 368 "Output_UN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_UN1 GND " "Warning (13410): Pin \"Output_UN1\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 304 1392 1568 320 "Output_UN1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_LN0 GND " "Warning (13410): Pin \"Output_LN0\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 392 1392 1568 408 "Output_LN0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_LN1 GND " "Warning (13410): Pin \"Output_LN1\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 416 1392 1568 432 "Output_LN1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_LN2 GND " "Warning (13410): Pin \"Output_LN2\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 440 1392 1568 456 "Output_LN2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Output_LN3 GND " "Warning (13410): Pin \"Output_LN3\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 464 1392 1568 480 "Output_LN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Status_Light GND " "Warning (13410): Pin \"Status_Light\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 504 1392 1568 520 "Status_Light" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Start_Bit GND " "Warning (13410): Pin \"Start_Bit\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 208 1392 1568 224 "Start_Bit" "" } { 200 1320 1392 216 "start_bit" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Stop_Bit GND " "Warning (13410): Pin \"Stop_Bit\" is stuck at GND" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 168 1392 1568 184 "Stop_Bit" "" } { 160 1320 1392 176 "stop_bit" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "Warning (15610): No output dependent on input pin \"Clock\"" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 544 1312 1480 560 "Clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "Warning (15610): No output dependent on input pin \"UART_RX\"" {  } { { "design4TJN.bdf" "" { Schematic "C:/altera/90sp2/ENGN_3050_Project4.1/design4TJN.bdf" { { 576 1312 1480 592 "UART_RX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Info: Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 13:26:53 2013 " "Info: Processing ended: Thu Oct 03 13:26:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
