INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:21:31 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.476ns (19.853%)  route 5.959ns (80.147%))
  Logic Levels:           18  (CARRY4=7 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3148, unset)         0.537     0.537    addf0/ip/roundingAdder/clk
                         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  addf0/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  addf0/ip/roundingAdder/transmitValue_reg_i_15/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    addf0/ip/roundingAdder/transmitValue_reg_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  addf0/ip/roundingAdder/transmitValue_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    addf0/ip/roundingAdder/transmitValue_reg_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_46/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    addf0/ip/roundingAdder/out0_valid_INST_0_i_46_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.863 r  addf0/ip/roundingAdder/transmitValue_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.863    addf0/ip/roundingAdder/transmitValue_reg_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.917 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.917    addf0/ip/roundingAdder/out0_valid_INST_0_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.971 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    addf0/ip/roundingAdder/out0_valid_INST_0_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.144 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_24/O[1]
                         net (fo=4, unplaced)         0.409     2.553    addf0/ip/roundingAdder/ip_result__0[24]
                         LUT4 (Prop_lut4_I0_O)        0.125     2.678 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_45/O
                         net (fo=14, unplaced)        0.458     3.136    addf0/ip/roundingAdder/out0_valid_INST_0_i_45_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.179 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_40/O
                         net (fo=1, unplaced)         0.742     3.921    addf0/ip/roundingAdder/addf0_result[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.964 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_23/O
                         net (fo=1, unplaced)         0.407     4.371    addf0/ip/roundingAdder/out0_valid_INST_0_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.414 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_14/O
                         net (fo=1, unplaced)         0.270     4.684    addf0/ip/roundingAdder/cmpf0/operator/ip_lhs[32]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.727 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_9/O
                         net (fo=14, unplaced)        0.321     5.048    fork48/control/generateBlocks[2].regblock/out0_valid
                         LUT6 (Prop_lut6_I0_O)        0.043     5.091 f  fork48/control/generateBlocks[2].regblock/out0_valid_INST_0_i_2/O
                         net (fo=3, unplaced)         0.425     5.516    control_merge0/fork_valid/generateBlocks[1].regblock/outs_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.559 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_5/O
                         net (fo=58, unplaced)        0.356     5.915    divf0/ip/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     5.958 r  divf0/ip/dataReg[27]_i_1/O
                         net (fo=17, unplaced)        0.326     6.284    buffer4/control/mux1_outs[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     6.327 r  buffer4/control/Mint_i_65/O
                         net (fo=3, unplaced)         0.760     7.087    buffer5/fifo/control/Mint[1]
                         LUT6 (Prop_lut6_I4_O)        0.043     7.130 f  buffer5/fifo/control/Mint_i_59/O
                         net (fo=23, unplaced)        0.333     7.463    buffer5/fifo/control/mulf0/ieee2nfloat_rhs/sfracX1__0
                         LUT4 (Prop_lut4_I3_O)        0.043     7.506 r  buffer5/fifo/control/Mint_i_40/O
                         net (fo=2, unplaced)         0.466     7.972    mulf0/ip/SignificandMultiplication/tile_0_mult/A[0]
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3148, unset)         0.510    10.510    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.655     7.820    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                 -0.152    




