<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">ol{margin:0;padding:0}table td,table th{padding:0}.c3{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Times New Roman";font-style:normal}.c11{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Times New Roman";font-style:normal}.c1{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Times New Roman";font-style:normal}.c6{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:justify}.c2{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:left}.c17{padding-top:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:center}.c0{-webkit-text-decoration-skip:none;color:#1155cc;font-weight:400;text-decoration:underline;text-decoration-skip-ink:none;font-family:"Times New Roman"}.c12{padding-top:0pt;padding-bottom:0pt;line-height:0.3;orphans:2;widows:2;text-align:center}.c18{color:#000000;text-decoration:none;vertical-align:baseline;font-size:13pt;font-style:normal}.c15{color:#000000;text-decoration:none;vertical-align:baseline;font-size:11pt;font-style:normal}.c19{color:#000000;text-decoration:none;vertical-align:baseline;font-size:12pt;font-style:normal}.c8{color:#000000;text-decoration:none;vertical-align:baseline;font-size:11pt;font-style:italic}.c20{color:#000000;text-decoration:none;vertical-align:baseline}.c10{background-color:#ffffff;max-width:468pt;padding:72pt 72pt 72pt 72pt}.c14{font-weight:700;font-family:"Times New Roman"}.c7{font-weight:400;font-family:"Times New Roman"}.c21{font-weight:400;font-family:"Arial"}.c16{color:inherit;text-decoration:inherit}.c13{font-size:10pt}.c9{font-style:italic}.c4{height:11pt}.c5{margin-right:-16.5pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c10"><p class="c17"><span class="c14 c18">Zhikai Huang</span></p><p class="c17"><span class="c0"><a class="c16" href="mailto:chaoni@ethz.ch">hzhikai97@gmail.com</a></span><span class="c7">&nbsp;</span><span class="c14">|</span><span class="c0"><a class="c16" href="https://www.google.com/url?q=https://scholar.google.com/citations?user%3DSiProigAAAAJ%26hl%3Dde%26oi%3Dsra&amp;sa=D&amp;source=editors&amp;ust=1655200046305620&amp;usg=AOvVaw3i58j8bkKm2I2foJBO0XLa">&nbsp;Google Scholar</a></span><span class="c7">&nbsp;</span><span class="c14">|</span><span class="c7">&nbsp;</span><span class="c0"><a class="c16" href="https://www.google.com/url?q=https://chaofiber.github.io/&amp;sa=D&amp;source=editors&amp;ust=1655200046306029&amp;usg=AOvVaw0PYLsqTlbS_ZdXzLBR75NJ">https://chaofiber.github.io/</a></span><span class="c1">&nbsp;</span></p><p class="c17 c4"><span class="c1"></span></p><p class="c12"><span class="c11">EDUCATION</span></p><p class="c12 c4"><span class="c11"></span></p><hr><p class="c12 c4"><span class="c15 c14"></span></p><p class="c2 c5"><span class="c14">ETH Z&uuml;rich</span><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c1">Z&uuml;rich, Switzerland</span></p><p class="c2 c5"><span class="c3">Master of Science in Biomedical Engineering, GPA: 5.4/6.0 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;2019-2022</span></p><p class="c2"><span class="c3">Thesis: A Continuous-Time Input Pipelined SAR ADC With Predictive Offset Generation</span></p><p class="c2 c4"><span class="c3"></span></p><p class="c2"><span class="c14">Xi&rsquo;an Jiaotong University&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c7">Xi&rsquo;an</span><span class="c1">, China</span></p><p class="c2"><span class="c3">Bachelor of Science in Electronics Engineering, GPA: 89.5/100&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2015-2019</span></p><p class="c2"><span class="c3">Thesis: Digital Back-End Design of a &nbsp;Battery State-of-Charge Estimation Algorithm Without Current Detection</span></p><p class="c6 c4"><span class="c3"></span></p><p class="c2"><span class="c14">McGill University</span><span class="c14">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c7">Montreal</span><span class="c1">, Canada</span></p><p class="c2"><span class="c3">MITACS Research Scholar Program &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 2018.6-2018.9</span></p><p class="c2"><span class="c3">Topics: Measurement of Thermal Noise Floor in Nitrogen Vacancy Centers&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p><p class="c4 c6"><span class="c3"></span></p><p class="c12 c4"><span class="c3"></span></p><p class="c12"><span class="c11">RESEARCH INTERESTS</span></p><p class="c12 c4"><span class="c11"></span></p><hr><p class="c12 c4"><span class="c14 c15"></span></p><p class="c2"><span class="c3">&bull; Mixed-Signal Circuits Design, Bioelectronics and Biosensors, Neuromorphic Computing, etc.</span></p><p class="c2 c4"><span class="c3"></span></p><p class="c6 c4"><span class="c3"></span></p><p class="c12 c4"><span class="c3"></span></p><p class="c12"><span class="c11">PUBLICATIONS</span></p><p class="c12 c4"><span class="c15 c14"></span></p><hr><p class="c12 c4"><span class="c15 c14"></span></p><p class="c2"><span class="c7 c13">&bull; Alfio Di Mauro, Arpan Suravi Prasad, </span><span class="c14 c13">Zhikai Huang</span><span class="c3">, Matteo Spallanzani, Francesco Conti, Luca Benini, &ldquo;SNE: an Energy-Proportional Digital Accelerator for Sparse Event-Based Convolutions&rdquo;, Design Automation and Test in Europe Conference (DATE), 2022</span></p><p class="c2"><span class="c7 c13">&bull; </span><span class="c14 c13">Zhikai Huang, </span><span class="c7 c13">Hesam Omdeh Ghiasi, Taekwang Jang, &ldquo;A Continuous-Time Input Pipelined SAR ADC With Predictive Offset Generation&rdquo;, In preparation</span></p><p class="c6 c4"><span class="c3"></span></p><p class="c6 c4"><span class="c19 c7"></span></p><p class="c12"><span class="c11">RESEARCH EXPERIENCE</span></p><p class="c12 c4"><span class="c15 c14"></span></p><hr><p class="c12 c4"><span class="c15 c14"></span></p><p class="c2"><span class="c14">Integrated Systems Laboratory, ETH Z&uuml;rich | </span><span class="c1">Advisor: Prof. Taekwang Jang&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z&uuml;rich, Switzerland</span></p><p class="c2"><span class="c7 c9">A Continuous-Time Input Pipelined SAR ADC With Predictive Offset Generation</span><span class="c7 c9">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c1">2021.11-2022.05</span></p><p class="c2"><span class="c3">&#10625; Designed a continuous-time input pipelined SAR ADC with reduced input capacitance, achieving 1.439 uW with 12.83 bits ENOB at 40kSPS, FoMw=4.95fJ/step and FoMs=171.4dB</span></p><p class="c2"><span class="c3">&#10625; Innovation 1: Analog prediction based on signal first and second order derivatives to limit residue signal swing</span></p><p class="c2"><span class="c3">&#10625; Innovation 2: The analog prediction is embedded in the SAR loop that is compact and power efficient</span></p><p class="c2 c4"><span class="c1"></span></p><p class="c2"><span class="c14">Integrated Systems Laboratory</span><span class="c14">&nbsp;, ETH Z&uuml;rich | </span><span class="c7">Advisor: Prof. Taekwang Jang</span><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z&uuml;rich, Switzerland</span></p><p class="c2"><span class="c7 c9">A Low-Power, </span><span class="c7 c9">Low-Noise, High Linearity Acoustic Sensor Front-End &nbsp;</span><span class="c7 c13 c9">&nbsp; &nbsp;</span><span class="c7 c9">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c7">2021.06-2022.11</span><span class="c7 c9">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c7">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p><p class="c2"><span class="c3">&bull; Designed a 0.97 NEF 0.44uW, 20Hz-20kHz BW three-stage inverter-stacking based low noise amplifier</span></p><p class="c2"><span class="c3">&bull; Designed a THD&lt;1% large output-swing variable gain amplifier with cross-coupled capacitor bank</span></p><p class="c2"><span class="c7 c13">&bull; Designed a 8-bit synchronous SAR ADC Verilog-A model, estimate resolution limit with statistical modeling</span></p><p class="c6 c4"><span class="c1"></span></p><p class="c6"><span class="c14">Integrated Systems Laboratory, ETH Z&uuml;rich | </span><span class="c7">Advisor: Prof. Taekwang Jang</span><span class="c1">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z&uuml;rich, Switzerland</span></p><p class="c6"><span class="c7 c9">A High Linearity Chopper-Stabilized Amplifier for Closed-loop Neural Recording&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c1">2021.3-2021.06 </span></p><p class="c2"><span class="c3">&bull; Designed a 4.27 uW neural recording chopper amplifier that is capable of handling in-band 80-mVpp differential artifacts and 650-mVpp common-mode artifacts</span></p><p class="c2"><span class="c3">&bull; Designed the DC servo loop with multi duty-cycled resistors to achieve sub-Hz corner frequency</span></p><p class="c2"><span class="c3">&bull; Designed the auxiliary path for the chopper amplifier that achieves 40.7X input impedance boosting</span></p><p class="c6 c4"><span class="c1"></span></p><p class="c6"><span class="c14">Digital Circuits and Systems Lab, ETH Zurich | </span><span class="c1">Advisor: Prof. Luca Benini&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Z&uuml;rich, Switzerland</span></p><p class="c2"><span class="c7 c9">Spiking Neural Network-based 3-DoF Pose Estimation for Event-based SOC &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c1">2020.03-2020.6</span></p><p class="c2"><span class="c3">&bull; Implemented a convolutional spiking neural network capable of regressing an event camera&rsquo;s 3 DoF angular velocity from its raw output stream, enabling ego-motion estimation</span></p><p class="c2"><span class="c3">&bull; Proposed novel time-averaging regularization for neural network to improve the estimation accuracy</span></p><p class="c2"><span class="c3">&bull; Quantized the network within 4 bits with less than 1% performance degradation so that it is deployable on the chip designed in the group</span></p><p class="c2 c4"><span class="c1"></span></p><p class="c2"><span class="c14">Sensors Research Group, ETH Zurich | </span><span class="c7">Advisor: Prof. Tobi Delbruck</span><span class="c14">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="c7">Z&uuml;rich,Switzerland</span></p><p class="c2"><span class="c7 c9">An Analog Multiply-Accumulate Unit for Neural Network Acceleration&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c1">2021.03-2021.6</span></p><p class="c2"><span class="c3">&bull; Designed a 5.9 pJ/MAC 6bit x 3bit analog multiply-accumulate unit with 3200 um^2</span></p><p class="c2"><span class="c3">&bull; Innovation 1: The multiplying DAC is implemented with cascaded current splitters with complementary topology</span></p><p class="c2"><span class="c3">&bull; Innovation 2: The accumulator is implemented with a novel interleaving sample and hold circuit</span></p><p class="c2 c4"><span class="c3"></span></p><p class="c2 c4"><span class="c3"></span></p><p class="c2 c4"><span class="c1"></span></p><p class="c12"><span class="c11">SKILLS</span></p><p class="c12 c4"><span class="c11"></span></p><hr><p class="c4 c12"><span class="c1"></span></p><p class="c2"><span class="c14">Programming: </span><span class="c7 c13">Verilog (2+ years), System Verilog (2+ years), </span><span class="c3">PyTorch (2+ years), MATLAB (6+ years)</span></p><p class="c2"><span class="c14">Language: </span><span class="c7 c13">English - Full professional proficiency</span><span class="c14 c13">&nbsp;|</span><span class="c3">&nbsp;Chinese - Native</span></p><p class="c2"><span class="c14 c13">Experiments</span><span class="c3">: oscilloscope, vector analyzer, soldering, probe station, PCB design</span></p><p class="c2 c4"><span class="c3"></span></p><p class="c12"><span class="c11">AWARDS</span></p><p class="c17 c4"><span class="c7 c19"></span></p><p class="c12 c4"><span class="c19 c7"></span></p><hr><p class="c12 c4"><span class="c1"></span></p><p class="c2"><span class="c3">&bull; China Goverment Scholarship for Overseas Visiting (MITACS &amp; CSC, 2018)</span></p><p class="c2"><span class="c3">&bull; Samsung Scholarship (Xi&rsquo;an Jiaotong University, 2018)</span></p><p class="c2"><span class="c3">&bull; Excellent Student Award (Xi&rsquo;an Jiaotong University, 2017)</span></p><p class="c2 c4"><span class="c7 c13 c9 c20"></span></p><p class="c2"><span class="c20 c7 c13 c9">Last update: 2022-06-14</span></p><p class="c2 c4"><span class="c3"></span></p><p class="c2 c4"><span class="c15 c21"></span></p></body></html>
