Sourindra M. Chaudhuri , Niraj K. Jha, 3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-19, April 2014
Sourindra M. Chaudhuri , Prateek Mishra , Niraj K. Jha, Accurate Leakage/Delay Estimation for FinFET Standard Cells under PVT Variations using the Response Surface Methodology, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.11 n.2, November 2014
Aoxiang Tang , Niraj K. Jha, Thermal Characterization of Test Techniques for FinFET and 3D Integrated Circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.1, p.1-16, February 2013
