Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Jan 14 11:37:53 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.805        0.000                      0                  170        0.131        0.000                      0                  170        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.805        0.000                      0                  170        0.131        0.000                      0                  170        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.413ns (35.005%)  route 2.624ns (64.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.549     5.070    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  keypress_controller_inst/key_de/key_reg[7]/Q
                         net (fo=6, routed)           1.026     6.515    keypress_controller_inst/key_de/key_reg[9]_0[1]
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.322     6.837 r  keypress_controller_inst/key_de/key_down[52]_i_3/O
                         net (fo=2, routed)           0.442     7.279    keypress_controller_inst/key_de/key_down[52]_i_3_n_0
    SLICE_X34Y86         LUT4 (Prop_lut4_I0_O)        0.341     7.620 r  keypress_controller_inst/key_de/key_down[59]_i_2/O
                         net (fo=4, routed)           0.635     8.255    keypress_controller_inst/key_de/key_down[59]_i_2_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.331     8.586 r  keypress_controller_inst/key_de/key_down[51]_i_1/O
                         net (fo=1, routed)           0.521     9.106    keypress_controller_inst/key_de/p_0_in[51]
    SLICE_X35Y85         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.429    14.770    keypress_controller_inst/key_de/clk
    SLICE_X35Y85         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[51]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y85         FDCE (Setup_fdce_C_D)       -0.081    14.912    keypress_controller_inst/key_de/key_down_reg[51]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_down_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.442ns (38.608%)  route 2.293ns (61.392%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.549     5.070    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  keypress_controller_inst/key_de/key_reg[7]/Q
                         net (fo=6, routed)           1.026     6.515    keypress_controller_inst/key_de/key_reg[9]_0[1]
    SLICE_X34Y87         LUT4 (Prop_lut4_I1_O)        0.322     6.837 r  keypress_controller_inst/key_de/key_down[52]_i_3/O
                         net (fo=2, routed)           0.442     7.279    keypress_controller_inst/key_de/key_down[52]_i_3_n_0
    SLICE_X34Y86         LUT4 (Prop_lut4_I0_O)        0.341     7.620 r  keypress_controller_inst/key_de/key_down[59]_i_2/O
                         net (fo=4, routed)           0.632     8.252    keypress_controller_inst/key_de/key_down[59]_i_2_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I2_O)        0.360     8.612 r  keypress_controller_inst/key_de/key_down[43]_i_1/O
                         net (fo=1, routed)           0.193     8.805    keypress_controller_inst/key_de/p_0_in[43]
    SLICE_X35Y85         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.429    14.770    keypress_controller_inst/key_de/clk
    SLICE_X35Y85         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[43]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y85         FDCE (Setup_fdce_C_D)       -0.274    14.719    keypress_controller_inst/key_de/key_down_reg[43]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.058ns (29.798%)  route 2.493ns (70.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.635     8.622    keypress_controller_inst/key_de/key
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[3]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.805    keypress_controller_inst/key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.058ns (29.798%)  route 2.493ns (70.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.635     8.622    keypress_controller_inst/key_de/key
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[4]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.805    keypress_controller_inst/key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.058ns (29.798%)  route 2.493ns (70.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.635     8.622    keypress_controller_inst/key_de/key
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.805    keypress_controller_inst/key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.058ns (29.798%)  route 2.493ns (70.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.635     8.622    keypress_controller_inst/key_de/key
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[7]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.805    keypress_controller_inst/key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.058ns (29.798%)  route 2.493ns (70.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.635     8.622    keypress_controller_inst/key_de/key
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[8]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.805    keypress_controller_inst/key_de/key_reg[8]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.058ns (29.798%)  route 2.493ns (70.202%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.635     8.622    keypress_controller_inst/key_de/key
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X33Y87         FDCE                                         r  keypress_controller_inst/key_de/key_reg[9]/C
                         clock pessimism              0.273    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.805    keypress_controller_inst/key_de/key_reg[9]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.058ns (31.099%)  route 2.344ns (68.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.486     8.474    keypress_controller_inst/key_de/key
    SLICE_X34Y88         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X34Y88         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y88         FDCE (Setup_fdce_C_CE)      -0.169    14.826    keypress_controller_inst/key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.058ns (31.099%)  route 2.344ns (68.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.551     5.072    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X32Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[5]/Q
                         net (fo=2, routed)           0.986     6.514    keypress_controller_inst/key_de/key_in[5]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150     6.664 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.415     7.079    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.328     7.407 f  keypress_controller_inst/key_de/FSM_sequential_state[0]_i_2/O
                         net (fo=5, routed)           0.457     7.864    keypress_controller_inst/key_de/FSM_sequential_state[0]_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     7.988 r  keypress_controller_inst/key_de/key[9]_i_1/O
                         net (fo=10, routed)          0.486     8.474    keypress_controller_inst/key_de/key
    SLICE_X34Y88         FDCE                                         r  keypress_controller_inst/key_de/key_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.431    14.772    keypress_controller_inst/key_de/clk
    SLICE_X34Y88         FDCE                                         r  keypress_controller_inst/key_de/key_reg[1]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X34Y88         FDCE (Setup_fdce_C_CE)      -0.169    14.826    keypress_controller_inst/key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.442    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y88         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.078     1.662    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X30Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.707 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.707    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X30Y88         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.955    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y88         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.120     1.575    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.556     1.439    keypress_controller_inst/key_de/clk
    SLICE_X35Y85         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  keypress_controller_inst/key_de/key_down_reg[43]/Q
                         net (fo=2, routed)           0.102     1.682    keypress_controller_inst/key_de/key_down[43]
    SLICE_X34Y85         LUT4 (Prop_lut4_I0_O)        0.048     1.730 r  keypress_controller_inst/key_de/key_press[3]_i_1/O
                         net (fo=1, routed)           0.000     1.730    keypress_controller_inst/key_de_n_19
    SLICE_X34Y85         FDCE                                         r  keypress_controller_inst/key_press_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.823     1.951    keypress_controller_inst/clk
    SLICE_X34Y85         FDCE                                         r  keypress_controller_inst/key_press_reg[3]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X34Y85         FDCE (Hold_fdce_C_D)         0.131     1.583    keypress_controller_inst/key_press_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.555     1.438    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.675    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.720 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.720    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X33Y82         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.821     1.949    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y82         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X33Y82         FDPE (Hold_fdpe_C_D)         0.092     1.543    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/op/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/op/op_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.442    keypress_controller_inst/key_de/op/clk
    SLICE_X33Y88         FDRE                                         r  keypress_controller_inst/key_de/op/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  keypress_controller_inst/key_de/op/delay_reg/Q
                         net (fo=1, routed)           0.054     1.625    keypress_controller_inst/op/delay
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.099     1.724 r  keypress_controller_inst/op_i_1/O
                         net (fo=1, routed)           0.000     1.724    keypress_controller_inst/key_de/op/op_reg_0
    SLICE_X33Y88         FDRE                                         r  keypress_controller_inst/key_de/op/op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.955    keypress_controller_inst/key_de/op/clk
    SLICE_X33Y88         FDRE                                         r  keypress_controller_inst/key_de/op/op_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.091     1.533    keypress_controller_inst/key_de/op/op_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.499%)  route 0.143ns (43.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.556     1.439    keypress_controller_inst/key_de/clk
    SLICE_X35Y85         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  keypress_controller_inst/key_de/key_down_reg[51]/Q
                         net (fo=2, routed)           0.143     1.723    keypress_controller_inst/key_de/key_down[51]
    SLICE_X34Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  keypress_controller_inst/key_de/key_press[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    keypress_controller_inst/key_de_n_18
    SLICE_X34Y85         FDCE                                         r  keypress_controller_inst/key_press_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.823     1.951    keypress_controller_inst/clk
    SLICE_X34Y85         FDCE                                         r  keypress_controller_inst/key_press_reg[5]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X34Y85         FDCE (Hold_fdce_C_D)         0.121     1.573    keypress_controller_inst/key_press_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.092%)  route 0.146ns (43.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.442    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y88         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.146     1.729    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[3]
    SLICE_X29Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.774    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X29Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.829     1.956    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X29Y89         FDCE (Hold_fdce_C_D)         0.092     1.570    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.576%)  route 0.126ns (40.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.442    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y89         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.126     1.709    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.754 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.754    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X31Y88         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.827     1.955    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y88         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.092     1.550    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.555     1.438    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.130     1.709    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X33Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.754 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[0]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.821     1.949    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X33Y82         FDCE (Hold_fdce_C_D)         0.091     1.542    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.555     1.438    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.131     1.710    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X33Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.821     1.949    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y82         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X33Y82         FDCE (Hold_fdce_C_D)         0.092     1.543    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/op/op_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.891%)  route 0.188ns (57.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.559     1.442    keypress_controller_inst/key_de/op/clk
    SLICE_X33Y88         FDRE                                         r  keypress_controller_inst/key_de/op/op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  keypress_controller_inst/key_de/op/op_reg/Q
                         net (fo=8, routed)           0.188     1.771    keypress_controller_inst/key_de/pulse_been_ready
    SLICE_X35Y86         FDCE                                         r  keypress_controller_inst/key_de/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.823     1.951    keypress_controller_inst/key_de/clk
    SLICE_X35Y86         FDCE                                         r  keypress_controller_inst/key_de/key_valid_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X35Y86         FDCE (Hold_fdce_C_D)         0.075     1.548    keypress_controller_inst/key_de/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47    divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47    divs/div_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y82   keypress_controller_inst/l_hold/pulse_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y82   keypress_controller_inst/down_hold/pulse_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y88   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y89   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y82   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C



