[ START MERGED ]
rstn_c_i rstn_c
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jshift_d2.CN counter_top_reveal_coretop_instance/jtck[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jrstn_i counter_top_reveal_coretop_instance/jrstn[0]
counter_top_reveal_coretop_instance/jrstn[0] counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/tlreset
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/r_w.CN counter_top_reveal_coretop_instance/jtck[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jrstn_i counter_top_reveal_coretop_instance/jrstn[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jtck_i counter_top_reveal_coretop_instance/jtck[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jrstn_i counter_top_reveal_coretop_instance/jrstn[0]
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/CN counter_top_reveal_coretop_instance/jtck[0]
[ END MERGED ]
[ START CLIPPED ]
VCC
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/rd_dout_tm[9]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_te[1]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/VCC
un3_cnt_cry_0_0_S1
un3_cnt_cry_0_0_S0
N_1
LFCLKOUT
counter_top_reveal_coretop_instance/GND
counter_top_reveal_coretop_instance/IP_ENABLE
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_tap/N_73_i
counter_top_reveal_coretop_instance/jupdate[0]
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_logic/isptcy_update_0_a3_2_0
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_logic/JUPDATE_1
counter_top_reveal_coretop_instance/JRTI1
counter_top_reveal_coretop_instance/JRTI2
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/rti_r
counter_top_reveal_coretop_instance/JCE1
counter_top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_logic/isptcy_ener1_0_a3_0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_5
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/ren_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tu[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/N_1
un3_cnt_s_31_0_S1
un3_cnt_s_31_0_COUT
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.10.0.68.0 -- WARNING: Map write only section -- Wed Jul 26 17:36:48 2017

SYSCONFIG SLAVE_SPI_PORT=ENABLE MASTER_SPI_PORT=DISABLE I2C_PORT=DISABLE MCCLK_FREQ=2 MY_ASSP=OFF ONE_TIME_PROGRAM_SRAM=DISABLE ONE_TIME_PROGRAM_NVCM=DISABLE SECURITY_SRAM=DISABLE SECURITY_NVCM=DISABLE TRANSFR=OFF BOOT_UP_SEQUENCE=NVCM CDONE_PORT=CDONE_USER_IO DONE_EX=OFF ;
FREQUENCY NET "clk1" 48.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
