
*** Running vivado
    with args -log sub_7seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_7seg.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sub_7seg.tcl -notrace
Command: synth_design -top sub_7seg -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 700.777 ; gain = 178.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sub_7seg' [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/sub_7seg.v:23]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/sub_7seg.v:61]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/sub_7seg.v:78]
WARNING: [Synth 8-6014] Unused sequential element position_t_reg was removed.  [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/sub_7seg.v:40]
WARNING: [Synth 8-3848] Net position in module/entity sub_7seg does not have driver. [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/sub_7seg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sub_7seg' (1#1) [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/sources_1/new/sub_7seg.v:23]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[4]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[3]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[2]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[1]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port clr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 763.922 ; gain = 241.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 763.922 ; gain = 241.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 763.922 ; gain = 241.258
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/constrs_1/new/W_1.xdc]
Finished Parsing XDC File [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/constrs_1/new/W_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyFiles/Vivado_workplace/Test_project/Test_project.srcs/constrs_1/new/W_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sub_7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sub_7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 846.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "a_to_g1_t" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sub_7seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[4]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[3]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[2]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port mode[1]
WARNING: [Synth 8-3331] design sub_7seg has unconnected port clr
INFO: [Synth 8-3333] propagating constant 0 across sequential element (point4_t_reg)
INFO: [Synth 8-3886] merging instance 'a_to_g1_t_reg[0]' (FDE) to 'a_to_g1_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'a_to_g1_t_reg[1]' (FDE) to 'a_to_g1_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'a_to_g1_t_reg[2]' (FDE) to 'a_to_g1_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'a_to_g1_t_reg[3]' (FDE) to 'a_to_g1_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'a_to_g1_t_reg[4]' (FDE) to 'a_to_g1_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'a_to_g1_t_reg[5]' (FDE) to 'a_to_g1_t_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\a_to_g1_t_reg[6] )
INFO: [Synth 8-3886] merging instance 'a_to_g0_t_reg[0]' (FDE) to 'a_to_g0_t_reg[1]'
INFO: [Synth 8-3886] merging instance 'a_to_g0_t_reg[1]' (FDE) to 'a_to_g0_t_reg[4]'
INFO: [Synth 8-3886] merging instance 'a_to_g0_t_reg[2]' (FDE) to 'a_to_g0_t_reg[3]'
INFO: [Synth 8-3886] merging instance 'a_to_g0_t_reg[3]' (FDE) to 'a_to_g0_t_reg[6]'
INFO: [Synth 8-3886] merging instance 'a_to_g0_t_reg[4]' (FDE) to 'a_to_g0_t_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_to_g0_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\a_to_g0_t_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 846.422 ; gain = 323.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 854.941 ; gain = 332.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    23|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 869.824 ; gain = 264.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 869.824 ; gain = 347.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 889.645 ; gain = 588.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.645 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MyFiles/Vivado_workplace/Test_project/Test_project.runs/synth_1/sub_7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sub_7seg_utilization_synth.rpt -pb sub_7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 01:59:51 2022...
