Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 00:09:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_470_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.813ns (23.470%)  route 2.651ns (76.530%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 6.361 - 4.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.937ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.853ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=34660, routed)       1.972     2.923    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X169Y397       FDCE                                         r  Delay1No11_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y397       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.002 r  Delay1No11_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.904     3.906    Delay1No10_instance/Y_reg[33]_0[18]
    SLICE_X144Y390       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.957 r  Delay1No10_instance/geqOp_carry__0_i_15__0/O
                         net (fo=1, routed)           0.009     3.966    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X144Y390       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.152 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.178    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X144Y391       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.230 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.328     4.558    Delay1No11_instance/CO[0]
    SLICE_X143Y395       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.624 f  Delay1No11_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.190     4.814    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X143Y394       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.964 f  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.164     5.128    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X143Y392       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.179 r  Delay1No10_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.368     5.547    Delay1No11_instance/Y_reg[23]_0
    SLICE_X145Y389       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.637 r  Delay1No11_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.236     5.873    Delay1No11_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X142Y387       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     5.961 r  Delay1No11_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.426     6.387    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X146Y388       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=34660, routed)       1.701     6.361    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X146Y388       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.424     6.786    
                         clock uncertainty           -0.035     6.750    
    SLICE_X146Y388       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.775    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  0.388    




