INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/butchertd/Documents/eaglesat/FIFO_TESTING/FIFO_TESTING.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_fifo_protector_0_0_fifo_protector
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_builtin_prim_v6_1
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_reset_builtin
INFO: [VRFC 10-307] analyzing entity design_1_fifo_protector_0_0
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_builtin_extdepth_v6_0
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_builtin_top_v6
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_fifo_generator_v13_2_2_builtin
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_fifo_generator_v13_2_2_synth
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0_fifo_generator_v13_2_2
INFO: [VRFC 10-307] analyzing entity design_1_fifo_generator_0_0
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
