// Seed: 3078455199
module module_0;
  logic [7:0] id_1;
  id_2(
      id_1[~$realtime], 1, id_1[$realtime], $realtime
  );
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  id_8(
      $realtime, id_2[1]
  );
  wire id_9;
  id_10(
      .id_0(1'b0),
      .id_1(-1),
      .id_2(-1),
      .id_3(id_5),
      .id_4(),
      .id_5(),
      .id_6(id_5),
      .id_7(-1'b0),
      .id_8(id_7)
  );
endmodule
