$date
  Fri Apr 07 19:30:41 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_textio $end
$upscope $end
$scope module testbench_main_memory $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # control_wr_main_memory $end
$var reg 16 $ addr[15:0] $end
$var reg 16 % data[15:0] $end
$var reg 16 & main_memory_out[15:0] $end
$scope module main_memory $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) control_wr_main_memory $end
$var reg 16 * addr[15:0] $end
$var reg 16 + data[15:0] $end
$var reg 16 , main_memory_out[15:0] $end
$comment main is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b0000000000000000 $
b0000000000000000 %
bUUUUUUUUUUUUUUUU &
0'
1(
0)
b0000000000000000 *
b0000000000000000 +
bUUUUUUUUUUUUUUUU ,
#10000000
1!
0"
b0000000000000111 %
b0001000000000000 &
1'
0(
b0000000000000111 +
b0001000000000000 ,
#20000000
