--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2555 paths analyzed, 798 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.534ns.
--------------------------------------------------------------------------------
Slack:                  12.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.B6      net (fanout=18)       1.827   M_current_step_q[0]
    SLICE_X19Y52.B       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26_SW0
    SLICE_X19Y52.C3      net (fanout=1)        0.768   N12
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X9Y33.CE       net (fanout=3)        0.780   _n0389_inv
    SLICE_X9Y33.CLK      Tceck                 0.408   M_step_number_q[1]
                                                       M_step_number_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (1.710ns logic, 5.793ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.B6      net (fanout=18)       1.827   M_current_step_q[0]
    SLICE_X19Y52.B       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26_SW0
    SLICE_X19Y52.C3      net (fanout=1)        0.768   N12
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X10Y34.CE      net (fanout=3)        0.546   _n0389_inv
    SLICE_X10Y34.CLK     Tceck                 0.289   M_step_number_q[2]
                                                       M_step_number_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (1.591ns logic, 5.559ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.660ns (Levels of Logic = 2)
  Clock Path Skew:      0.560ns (1.180 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y29.A2       net (fanout=27)       2.172   M_state_q_FSM_FFd2
    SLICE_X6Y29.A        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d1121
    SLICE_X6Y29.B4       net (fanout=2)        0.428   Mmux_M_reg_led_d112
    SLICE_X6Y29.B        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d131
    OLOGIC_X6Y63.D1      net (fanout=1)        2.982   M_reg_led_d[6]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   M_reg_led_q[6]
                                                       M_reg_led_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.660ns (2.078ns logic, 5.582ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.151 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y29.B1       net (fanout=27)       2.197   M_state_q_FSM_FFd2
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.C4       net (fanout=2)        0.327   Mmux_M_reg_led_d151
    SLICE_X7Y29.C        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        2.978   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (2.126ns logic, 5.502ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  12.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.D4      net (fanout=18)       1.974   M_current_step_q[0]
    SLICE_X19Y52.D       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o21
    SLICE_X19Y52.C6      net (fanout=1)        0.143   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X9Y33.CE       net (fanout=3)        0.780   _n0389_inv
    SLICE_X9Y33.CLK      Tceck                 0.408   M_step_number_q[1]
                                                       M_step_number_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (1.710ns logic, 5.315ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.B6      net (fanout=18)       1.827   M_current_step_q[0]
    SLICE_X19Y52.B       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26_SW0
    SLICE_X19Y52.C3      net (fanout=1)        0.768   N12
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X10Y36.A4      net (fanout=4)        1.990   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X10Y36.A       Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X13Y36.BX      net (fanout=2)        1.012   M_state_q_FSM_FFd2-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.989ns (1.392ns logic, 5.597ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  13.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.554ns (1.267 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y29.B1       net (fanout=27)       2.197   M_state_q_FSM_FFd2
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.D2       net (fanout=2)        0.535   Mmux_M_reg_led_d151
    SLICE_X7Y29.DMUX     Tilo                  0.337   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d21
    OLOGIC_X6Y0.D1       net (fanout=1)        2.489   M_reg_led_d[10]
    OLOGIC_X6Y0.CLK0     Todck                 1.178   M_reg_led_q[10]
                                                       M_reg_led_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (2.204ns logic, 5.221ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  13.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.C2      net (fanout=18)       2.214   M_current_step_q[0]
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X9Y33.CE       net (fanout=3)        0.780   _n0389_inv
    SLICE_X9Y33.CLK      Tceck                 0.408   M_step_number_q[1]
                                                       M_step_number_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (1.451ns logic, 5.412ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.626 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.B6      net (fanout=18)       1.827   M_current_step_q[0]
    SLICE_X19Y52.B       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26_SW0
    SLICE_X19Y52.C3      net (fanout=1)        0.768   N12
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X11Y35.C6      net (fanout=3)        0.149   _n0389_inv
    SLICE_X11Y35.CLK     Tas                   0.373   M_step_number_q[0]
                                                       M_step_number_q_0_rstpot
                                                       M_step_number_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (1.675ns logic, 5.162ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_0 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.325ns (Levels of Logic = 2)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_0 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AMUX    Tshcko                0.576   M_current_pos_q[3]
                                                       M_current_pos_q_0
    SLICE_X7Y29.B2       net (fanout=5)        1.748   M_current_pos_q[0]
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.C4       net (fanout=2)        0.327   Mmux_M_reg_led_d151
    SLICE_X7Y29.C        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        2.978   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.325ns (2.272ns logic, 5.053ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  13.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_0 (FF)
  Destination:          M_reg_led_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.357ns (Levels of Logic = 2)
  Clock Path Skew:      0.568ns (1.283 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_0 to M_reg_led_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AMUX    Tshcko                0.576   M_current_pos_q[3]
                                                       M_current_pos_q_0
    SLICE_X10Y37.A3      net (fanout=5)        1.276   M_current_pos_q[0]
    SLICE_X10Y37.A       Tilo                  0.235   M_reg_led_d[5]
                                                       Mmux_M_reg_led_d1611
    SLICE_X1Y29.D4       net (fanout=2)        1.653   Mmux_M_reg_led_d161
    SLICE_X1Y29.DMUX     Tilo                  0.337   M_reg_led_d[13]
                                                       Mmux_M_reg_led_d31
    OLOGIC_X1Y0.D1       net (fanout=1)        2.102   M_reg_led_d[11]
    OLOGIC_X1Y0.CLK0     Todck                 1.178   M_reg_led_q[11]
                                                       M_reg_led_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.357ns (2.326ns logic, 5.031ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  13.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.569ns (1.282 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X6Y29.A2       net (fanout=27)       2.172   M_state_q_FSM_FFd2
    SLICE_X6Y29.A        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d1121
    SLICE_X6Y29.C1       net (fanout=2)        0.538   Mmux_M_reg_led_d112
    SLICE_X6Y29.C        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d91
    OLOGIC_X0Y5.D1       net (fanout=1)        2.559   M_reg_led_d[2]
    OLOGIC_X0Y5.CLK0     Todck                 1.178   M_reg_led_q[2]
                                                       M_reg_led_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.347ns (2.078ns logic, 5.269ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_0 (FF)
  Destination:          M_reg_led_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.313ns (Levels of Logic = 2)
  Clock Path Skew:      0.568ns (1.283 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_0 to M_reg_led_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AMUX    Tshcko                0.576   M_current_pos_q[3]
                                                       M_current_pos_q_0
    SLICE_X10Y37.A3      net (fanout=5)        1.276   M_current_pos_q[0]
    SLICE_X10Y37.AMUX    Tilo                  0.298   M_reg_led_d[5]
                                                       Mmux_M_reg_led_d1021
    SLICE_X10Y37.D5      net (fanout=2)        0.282   Mmux_M_reg_led_d102
    SLICE_X10Y37.DMUX    Tilo                  0.298   M_reg_led_d[5]
                                                       Mmux_M_reg_led_d81
    OLOGIC_X1Y1.D1       net (fanout=1)        3.405   M_reg_led_d[1]
    OLOGIC_X1Y1.CLK0     Todck                 1.178   M_reg_led_q[1]
                                                       M_reg_led_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.313ns (2.350ns logic, 4.963ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  13.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_reg_led_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 2)
  Clock Path Skew:      0.560ns (1.180 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_reg_led_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X6Y29.A1       net (fanout=36)       1.816   M_state_q_FSM_FFd1
    SLICE_X6Y29.A        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d1121
    SLICE_X6Y29.B4       net (fanout=2)        0.428   Mmux_M_reg_led_d112
    SLICE_X6Y29.B        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d131
    OLOGIC_X6Y63.D1      net (fanout=1)        2.982   M_reg_led_d[6]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   M_reg_led_q[6]
                                                       M_reg_led_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (2.078ns logic, 5.226ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.D4      net (fanout=18)       1.974   M_current_step_q[0]
    SLICE_X19Y52.D       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o21
    SLICE_X19Y52.C6      net (fanout=1)        0.143   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X10Y34.CE      net (fanout=3)        0.546   _n0389_inv
    SLICE_X10Y34.CLK     Tceck                 0.289   M_step_number_q[2]
                                                       M_step_number_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (1.591ns logic, 5.081ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  13.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_2 (FF)
  Destination:          M_reg_led_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.558ns (1.180 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_2 to M_reg_led_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.CMUX    Tshcko                0.518   M_alu_firstNumber[2]
                                                       M_current_pos_q_2
    SLICE_X6Y29.B2       net (fanout=10)       2.259   M_current_pos_q[2]
    SLICE_X6Y29.B        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d131
    OLOGIC_X6Y63.D1      net (fanout=1)        2.982   M_reg_led_d[6]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   M_reg_led_q[6]
                                                       M_reg_led_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.172ns (1.931ns logic, 5.241ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_0 (FF)
  Destination:          M_reg_led_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.566ns (1.281 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_0 to M_reg_led_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AMUX    Tshcko                0.576   M_current_pos_q[3]
                                                       M_current_pos_q_0
    SLICE_X10Y37.A3      net (fanout=5)        1.276   M_current_pos_q[0]
    SLICE_X10Y37.A       Tilo                  0.235   M_reg_led_d[5]
                                                       Mmux_M_reg_led_d1611
    SLICE_X1Y29.D4       net (fanout=2)        1.653   Mmux_M_reg_led_d161
    SLICE_X1Y29.D        Tilo                  0.259   M_reg_led_d[13]
                                                       Mmux_M_reg_led_d51
    OLOGIC_X0Y6.D1       net (fanout=1)        1.997   M_reg_led_d[13]
    OLOGIC_X0Y6.CLK0     Todck                 1.178   M_reg_led_q[13]
                                                       M_reg_led_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.174ns (2.248ns logic, 4.926ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_0 (FF)
  Destination:          M_reg_led_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.552ns (1.267 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_0 to M_reg_led_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AMUX    Tshcko                0.576   M_current_pos_q[3]
                                                       M_current_pos_q_0
    SLICE_X7Y29.B2       net (fanout=5)        1.748   M_current_pos_q[0]
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.D2       net (fanout=2)        0.535   Mmux_M_reg_led_d151
    SLICE_X7Y29.DMUX     Tilo                  0.337   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d21
    OLOGIC_X6Y0.D1       net (fanout=1)        2.489   M_reg_led_d[10]
    OLOGIC_X6Y0.CLK0     Todck                 1.178   M_reg_led_q[10]
                                                       M_reg_led_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.122ns (2.350ns logic, 4.772ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  13.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_1 (FF)
  Destination:          M_step_number_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_1 to M_step_number_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_1
    SLICE_X19Y52.C5      net (fanout=14)       1.887   M_current_step_q[1]
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X9Y33.CE       net (fanout=3)        0.780   _n0389_inv
    SLICE_X9Y33.CLK      Tceck                 0.408   M_step_number_q[1]
                                                       M_step_number_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (1.451ns logic, 5.085ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 2)
  Clock Path Skew:      0.569ns (1.282 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X7Y29.B1       net (fanout=27)       2.197   M_state_q_FSM_FFd2
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.C4       net (fanout=2)        0.327   Mmux_M_reg_led_d151
    SLICE_X7Y29.CMUX     Tilo                  0.337   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d41
    OLOGIC_X0Y4.D1       net (fanout=1)        2.370   M_reg_led_d[12]
    OLOGIC_X0Y4.CLK0     Todck                 1.178   M_reg_led_q[12]
                                                       M_reg_led_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.204ns logic, 4.894ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  13.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.D4      net (fanout=18)       1.974   M_current_step_q[0]
    SLICE_X19Y52.D       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o21
    SLICE_X19Y52.C6      net (fanout=1)        0.143   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X10Y36.A4      net (fanout=4)        1.990   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X10Y36.A       Tilo                  0.235   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2-In5
    SLICE_X13Y36.BX      net (fanout=2)        1.012   M_state_q_FSM_FFd2-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.511ns (1.392ns logic, 5.119ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_step_number_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.628 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_step_number_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.C2      net (fanout=18)       2.214   M_current_step_q[0]
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X11Y35.D1      net (fanout=4)        2.418   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X11Y35.D       Tilo                  0.259   M_step_number_q[0]
                                                       _n0389_inv2
    SLICE_X10Y34.CE      net (fanout=3)        0.546   _n0389_inv
    SLICE_X10Y34.CLK     Tceck                 0.289   M_step_number_q[2]
                                                       M_step_number_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.332ns logic, 5.178ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_reg_led_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 2)
  Clock Path Skew:      0.560ns (1.180 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_reg_led_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X6Y29.A3       net (fanout=33)       1.565   M_state_q_FSM_FFd4
    SLICE_X6Y29.A        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d1121
    SLICE_X6Y29.B4       net (fanout=2)        0.428   Mmux_M_reg_led_d112
    SLICE_X6Y29.B        Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d131
    OLOGIC_X6Y63.D1      net (fanout=1)        2.982   M_reg_led_d[6]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   M_reg_led_q[6]
                                                       M_reg_led_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (2.078ns logic, 4.975ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  13.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.151 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X7Y29.B3       net (fanout=33)       1.585   M_state_q_FSM_FFd4
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.C4       net (fanout=2)        0.327   Mmux_M_reg_led_d151
    SLICE_X7Y29.C        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        2.978   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (2.126ns logic, 4.890ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.570ns (1.283 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y37.A1      net (fanout=34)       1.115   M_state_q_FSM_FFd3
    SLICE_X10Y37.A       Tilo                  0.235   M_reg_led_d[5]
                                                       Mmux_M_reg_led_d1611
    SLICE_X1Y29.D4       net (fanout=2)        1.653   Mmux_M_reg_led_d161
    SLICE_X1Y29.DMUX     Tilo                  0.337   M_reg_led_d[13]
                                                       Mmux_M_reg_led_d31
    OLOGIC_X1Y0.D1       net (fanout=1)        2.102   M_reg_led_d[11]
    OLOGIC_X1Y0.CLK0     Todck                 1.178   M_reg_led_q[11]
                                                       M_reg_led_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (2.180ns logic, 4.870ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.151 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X7Y29.B4       net (fanout=34)       1.579   M_state_q_FSM_FFd3
    SLICE_X7Y29.B        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d1511
    SLICE_X7Y29.C4       net (fanout=2)        0.327   Mmux_M_reg_led_d151
    SLICE_X7Y29.C        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        2.978   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.010ns (2.126ns logic, 4.884ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_pos_q_2 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_pos_q_2 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.CMUX    Tshcko                0.518   M_alu_firstNumber[2]
                                                       M_current_pos_q_2
    SLICE_X7Y29.C3       net (fanout=10)       2.074   M_current_pos_q[2]
    SLICE_X7Y29.C        Tilo                  0.259   M_reg_led_d[14]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        2.978   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (1.955ns logic, 5.052ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_current_step_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.191 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_current_step_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_current_step_q[1]
                                                       M_current_step_q_0
    SLICE_X19Y52.B6      net (fanout=18)       1.827   M_current_step_q[0]
    SLICE_X19Y52.B       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26_SW0
    SLICE_X19Y52.C3      net (fanout=1)        0.768   N12
    SLICE_X19Y52.C       Tilo                  0.259   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o2
                                                       M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o26
    SLICE_X12Y36.A3      net (fanout=4)        1.761   M_button_module_lrud[1]_M_current_step_q[1]_equal_65_o
    SLICE_X12Y36.A       Tilo                  0.254   M_state_q_FSM_FFd4_2
                                                       M_state_q_FSM_FFd4-In6
    SLICE_X13Y36.DX      net (fanout=2)        0.686   M_state_q_FSM_FFd4-In
    SLICE_X13Y36.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (1.411ns logic, 5.042ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_reg_led_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 1)
  Clock Path Skew:      0.554ns (1.267 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_reg_led_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X10Y35.C2      net (fanout=33)       1.039   M_state_q_FSM_FFd4
    SLICE_X10Y35.C       Tilo                  0.235   _n0424_inv
                                                       _n0424_inv1
    OLOGIC_X6Y1.OCE      net (fanout=16)       4.301   _n0424_inv
    OLOGIC_X6Y1.CLK0     Tooceck               1.009   M_reg_led_q[0]
                                                       M_reg_led_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (1.674ns logic, 5.340ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_reg_led_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 1)
  Clock Path Skew:      0.554ns (1.267 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_reg_led_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    SLICE_X10Y35.C2      net (fanout=33)       1.039   M_state_q_FSM_FFd4
    SLICE_X10Y35.C       Tilo                  0.235   _n0424_inv
                                                       _n0424_inv1
    OLOGIC_X6Y0.OCE      net (fanout=16)       4.301   _n0424_inv
    OLOGIC_X6Y0.CLK0     Tooceck               1.009   M_reg_led_q[10]
                                                       M_reg_led_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (1.674ns logic, 5.340ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[0]/CLK0
  Logical resource: M_reg_led_q_0/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[1]/CLK0
  Logical resource: M_reg_led_q_1/CK0
  Location pin: OLOGIC_X1Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[2]/CLK0
  Logical resource: M_reg_led_q_2/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[3]/CLK0
  Logical resource: M_reg_led_q_3/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[4]/CLK0
  Logical resource: M_reg_led_q_4/CK0
  Location pin: OLOGIC_X0Y19.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[5]/CLK0
  Logical resource: M_reg_led_q_5/CK0
  Location pin: OLOGIC_X0Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[6]/CLK0
  Logical resource: M_reg_led_q_6/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[7]/CLK0
  Logical resource: M_reg_led_q_7/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[8]/CLK0
  Logical resource: M_reg_led_q_8/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[9]/CLK0
  Logical resource: M_reg_led_q_9/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[10]/CLK0
  Logical resource: M_reg_led_q_10/CK0
  Location pin: OLOGIC_X6Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[11]/CLK0
  Logical resource: M_reg_led_q_11/CK0
  Location pin: OLOGIC_X1Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[12]/CLK0
  Logical resource: M_reg_led_q_12/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[13]/CLK0
  Logical resource: M_reg_led_q_13/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[14]/CLK0
  Logical resource: M_reg_led_q_14/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[15]/CLK0
  Logical resource: M_reg_led_q_15/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[0]/CLK0
  Logical resource: M_alu_answer_q_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[1]/CLK0
  Logical resource: M_alu_answer_q_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[2]/CLK0
  Logical resource: M_alu_answer_q_2/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[3]/CLK0
  Logical resource: M_alu_answer_q_3/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[4]/CLK0
  Logical resource: M_alu_answer_q_4/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3_1/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[10]/CLK
  Logical resource: rng/M_w_q_7/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[10]/CLK
  Logical resource: rng/M_w_q_8/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[10]/CLK
  Logical resource: rng/M_w_q_9/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_w_q[10]/CLK
  Logical resource: rng/M_w_q_10/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[31]/CLK
  Logical resource: rng/M_w_q_31/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[31]/CLK
  Logical resource: rng/M_z_q_31/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2555 paths, 0 nets, and 868 connections

Design statistics:
   Minimum period:   7.534ns{1}   (Maximum frequency: 132.732MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 16 19:51:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



