Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Fri Aug 26 12:36:02 2016
| Host              : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Pico_Toplevel_timing_summary_routed.rpt -rpx Pico_Toplevel_timing_summary_routed.rpx
| Design            : Pico_Toplevel
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.21 05-25-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -32.055    -1693.518                   1833                30870        0.030        0.000                      0                30870        0.000        0.000                       0                 12656  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)             Period(ns)      Frequency(MHz)
-----                      ------------             ----------      --------------
extra_clk                  {0.000 2.500}            5.000           200.000         
sys_clk                    {0.000 5.000}            10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}            0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}            0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}            10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}            10.000          100.000         
  txoutclk_out[3]          {0.000 2.000}            4.000           250.000         
    mcap_clk               {0.000 4.000}            8.000           125.000         
    sys_picoclk            {0.000 120.000}          240.000         4.167           
      dclk                 {0.000 7680.001}         15360.001       0.065           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extra_clk                3.783        0.000                      0                   32        0.079        0.000                      0                   32        2.225        0.000                       0                    33  
sys_clk                  8.233        0.000                      0                  170        0.050        0.000                      0                  170        3.200        0.000                       0                   225  
  txoutclk_out[3]      -32.055    -1693.518                   1833                29462        0.030        0.000                      0                29462        0.000        0.000                       0                 11914  
    mcap_clk                                                                                                                                                         0.000        0.000                       0                     1  
    sys_picoclk        235.041        0.000                      0                 1047        0.034        0.000                      0                 1047      119.146        0.000                       0                   441  
      dclk           15356.778        0.000                      0                   86        0.485        0.000                      0                   86     7678.400        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  8.844        0.000                      0                   20        0.259        0.000                      0                   20  
**async_default**  txoutclk_out[3]    txoutclk_out[3]          1.028        0.000                      0                   53        0.107        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extra_clk
  To Clock:  extra_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.688ns (58.404%)  route 0.490ns (41.596%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.780 r  RGBBlink/cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.821    RGBBlink/cnt_reg[24]_i_1_n_8
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.676ns (58.126%)  route 0.487ns (41.874%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.768 r  RGBBlink/cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.806    RGBBlink/cnt_reg[24]_i_1_n_10
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.603    RGBBlink/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.640ns (56.637%)  route 0.490ns (43.363%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     4.732 r  RGBBlink/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.041     4.773    RGBBlink/cnt_reg[24]_i_1_n_12
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.666ns (58.990%)  route 0.463ns (41.010%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.731 r  RGBBlink/cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.772    RGBBlink/cnt_reg[16]_i_1_n_8
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.643ns (57.054%)  route 0.484ns (42.946%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.735 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.035     4.770    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.638ns (56.661%)  route 0.488ns (43.339%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     4.730 r  RGBBlink/cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.039     4.769    RGBBlink/cnt_reg[24]_i_1_n_9
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.635ns (56.444%)  route 0.490ns (43.556%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     4.727 r  RGBBlink/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.041     4.768    RGBBlink/cnt_reg[24]_i_1_n_14
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.604    RGBBlink/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.654ns (58.707%)  route 0.460ns (41.293%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.719 r  RGBBlink/cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.757    RGBBlink/cnt_reg[16]_i_1_n_10
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y166        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.603    RGBBlink/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.601ns (55.290%)  route 0.486ns (44.710%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     4.693 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.037     4.730    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.591ns (54.571%)  route 0.492ns (45.429%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.368     4.125    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.469 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.496    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.518 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.545    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.567 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.594    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     4.683 r  RGBBlink/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.043     4.726    RGBBlink/cnt_reg[24]_i_1_n_13
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  3.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.600ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[16]/Q
                         net (fo=1, routed)           0.049     1.599    RGBBlink/cnt_reg_n_0_[16]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.631 r  RGBBlink/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.641    RGBBlink/cnt_reg[16]_i_1_n_15
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.228     2.019    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X96Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[8]/Q
                         net (fo=1, routed)           0.049     1.599    RGBBlink/cnt_reg_n_0_[8]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.631 r  RGBBlink/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.641    RGBBlink/cnt_reg[8]_i_1_n_15
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X96Y165        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.046ns (routing 0.538ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.046     1.500    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.549 f  RGBBlink/cnt_reg[0]/Q
                         net (fo=1, routed)           0.033     1.582    RGBBlink/cnt_reg_n_0_[0]
    SLICE_X96Y164        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.597 r  RGBBlink/cnt[0]_i_9/O
                         net (fo=1, routed)           0.001     1.598    RGBBlink/cnt[0]_i_9_n_0
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.640    RGBBlink/cnt_reg[0]_i_1_n_15
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X96Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.561    RGBBlink/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.048ns (routing 0.538ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.600ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.048     1.502    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.551 r  RGBBlink/cnt_reg[24]/Q
                         net (fo=1, routed)           0.049     1.600    RGBBlink/cnt_reg_n_0_[24]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.632 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.642    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.229     2.020    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X96Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.563    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.046ns (routing 0.538ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.600ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.046     1.500    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.549 r  RGBBlink/cnt_reg[28]/Q
                         net (fo=1, routed)           0.049     1.598    RGBBlink/cnt_reg_n_0_[28]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.640    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.226     2.017    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X96Y167        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.560    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.044ns (routing 0.538ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.600ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.044     1.498    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.547 r  RGBBlink/cnt_reg[4]/Q
                         net (fo=1, routed)           0.049     1.596    RGBBlink/cnt_reg_n_0_[4]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.628 r  RGBBlink/cnt_reg[0]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.638    RGBBlink/cnt_reg[0]_i_1_n_11
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.224     2.015    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X96Y164        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.558    RGBBlink/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.045ns (routing 0.538ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.600ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.045     1.499    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.548 r  RGBBlink/cnt_reg[12]/Q
                         net (fo=1, routed)           0.049     1.597    RGBBlink/cnt_reg_n_0_[12]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.629 r  RGBBlink/cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.639    RGBBlink/cnt_reg[8]_i_1_n_11
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.224     2.015    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
                         clock pessimism             -0.512     1.503    
    SLICE_X96Y165        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.559    RGBBlink/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.045ns (routing 0.538ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.600ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.045     1.499    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.548 r  RGBBlink/cnt_reg[20]/Q
                         net (fo=1, routed)           0.049     1.597    RGBBlink/cnt_reg_n_0_[20]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.629 r  RGBBlink/cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.639    RGBBlink/cnt_reg[16]_i_1_n_11
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.225     2.016    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X96Y166        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.559    RGBBlink/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.600ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[17]/Q
                         net (fo=1, routed)           0.048     1.598    RGBBlink/cnt_reg_n_0_[17]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.643    RGBBlink/cnt_reg[16]_i_1_n_14
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.228     2.019    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X96Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[9]/Q
                         net (fo=1, routed)           0.048     1.598    RGBBlink/cnt_reg_n_0_[9]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.643    RGBBlink/cnt_reg[8]_i_1_n_14
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X96Y165        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extra_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { extra_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         5.000       3.621      BUFGCE_X1Y48   extra_clk_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.452ns (26.905%)  route 1.228ns (73.095%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 12.279 - 10.000 ) 
    Source Clock Delay      (SCD):    2.681ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.706ns, distribution 1.246ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.639ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.952     2.681    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sys_clk
    SLICE_X138Y7         FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y7         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.798 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.621     3.419    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[3]_0[6]
    SLICE_X141Y38        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     3.459 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.512     3.971    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/fsm_reg[2]
    SLICE_X141Y63        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     4.144 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/FSM_sequential_fsm[0]_i_7/O
                         net (fo=1, routed)           0.000     4.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_0
    SLICE_X141Y63        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.058     4.202 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_i_3/O
                         net (fo=1, routed)           0.026     4.228    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X141Y63        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.064     4.292 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.069     4.361    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.773    12.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.289    12.569    
                         clock uncertainty           -0.035    12.533    
    SLICE_X141Y63        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.593    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                  8.233    

Slack (MET) :             8.488ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.688ns (48.553%)  route 0.729ns (51.447%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.706ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.639ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.961     2.690    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sys_clk
    SLICE_X142Y56        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y56        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.808 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.158     2.966    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X142Y57        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     3.157 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/fsm[1]_i_8/O
                         net (fo=2, routed)           0.335     3.492    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[3]_1
    SLICE_X142Y64        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     3.683 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/fsm[1]_i_4/O
                         net (fo=1, routed)           0.209     3.892    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_2
    SLICE_X141Y64        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188     4.080 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.107    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.775    12.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.289    12.571    
                         clock uncertainty           -0.035    12.535    
    SLICE_X141Y64        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.594    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  8.488    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.441ns (31.433%)  route 0.962ns (68.567%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.706ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.639ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.002     2.731    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sys_clk
    SLICE_X142Y71        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y71        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     2.848 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.453     3.301    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[3]_0[1]
    SLICE_X142Y62        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     3.492 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/fsm[0]_i_10/O
                         net (fo=2, routed)           0.330     3.822    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_0
    SLICE_X141Y65        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.862 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.144     4.006    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X140Y65        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     4.099 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     4.134    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.771    12.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.336    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X140Y65        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.641    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.452ns (37.761%)  route 0.745ns (62.239%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.639ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.026     2.755    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.869 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.427     3.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y64        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     3.446 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.291     3.737    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X141Y62        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     3.925 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.027     3.952    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.763    12.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.396    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X141Y62        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.689    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.359ns (29.817%)  route 0.845ns (70.183%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.706ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.639ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.023     2.752    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y63        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.866 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=18, routed)          0.335     3.201    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X140Y62        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.376 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.151     3.527    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X140Y64        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.597 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.359     3.956    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.769    12.275    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.396    12.671    
                         clock uncertainty           -0.035    12.636    
    SLICE_X140Y64        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    12.696    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.449ns (37.605%)  route 0.745ns (62.395%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.639ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.026     2.755    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.869 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.427     3.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y64        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     3.446 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.289     3.735    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X141Y62        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     3.920 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.029     3.949    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.763    12.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.396    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X141Y62        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.689    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.451ns (37.836%)  route 0.741ns (62.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.639ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.026     2.755    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.869 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.427     3.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y64        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     3.446 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.288     3.734    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X141Y62        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.187     3.921 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.026     3.947    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.763    12.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.396    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X141Y62        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.688    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.449ns (37.890%)  route 0.736ns (62.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.706ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.639ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.026     2.755    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.869 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.427     3.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y64        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     3.446 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.286     3.732    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X141Y62        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.185     3.917 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.023     3.940    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.763    12.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.396    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X141Y62        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    12.689    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -3.940    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.474ns (47.447%)  route 0.525ns (52.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.706ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.639ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.023     2.752    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y63        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.866 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=18, routed)          0.335     3.201    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X140Y62        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.376 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.168     3.544    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X140Y64        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.022     3.751    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.769    12.275    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.396    12.671    
                         clock uncertainty           -0.035    12.636    
    SLICE_X140Y64        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.695    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.230ns (26.226%)  route 0.647ns (73.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.706ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.639ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.028     2.757    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.871 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.374     3.245    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X140Y65        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.361 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.273     3.634    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.769    12.275    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.396    12.671    
                         clock uncertainty           -0.035    12.635    
    SLICE_X140Y65        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    12.585    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  8.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.907ns (routing 0.361ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.410ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.907     1.159    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y64        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.208 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.035     1.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[1]
    SLICE_X141Y64        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.258 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.012     1.270    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.085     1.472    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.307     1.164    
    SLICE_X141Y64        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.220    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.899ns (routing 0.361ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.410ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.899     1.151    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y62        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.035     1.235    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[7]
    SLICE_X141Y62        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.250 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     1.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.070     1.457    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.300     1.156    
    SLICE_X141Y62        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.212    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.906ns (routing 0.361ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.410ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.906     1.158    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.207 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.040     1.247    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X140Y64        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.045     1.292 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.012     1.304    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.080     1.467    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.272     1.194    
    SLICE_X140Y64        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.250    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.899ns (routing 0.361ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.410ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.899     1.151    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y62        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.200 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=4, routed)           0.035     1.235    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
    SLICE_X141Y62        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.250 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.070     1.457    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.300     1.156    
    SLICE_X141Y62        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.212    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.905ns (routing 0.361ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.410ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.905     1.157    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y63        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.205 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=18, routed)          0.076     1.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[0]
    SLICE_X141Y62        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.296 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.012     1.308    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.070     1.457    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y62        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.260     1.196    
    SLICE_X141Y62        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.252    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.906ns (routing 0.361ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.906     1.158    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y64        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.207 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.042     1.249    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X140Y64        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.264 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.012     1.276    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.305     1.163    
    SLICE_X140Y64        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.219    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.064ns (53.782%)  route 0.055ns (46.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.907ns (routing 0.361ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.410ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.907     1.159    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y64        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.208 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.039     1.247    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X141Y64        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.262 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_i_1/O
                         net (fo=1, routed)           0.016     1.278    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_i_1_n_0
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.085     1.472    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.307     1.164    
    SLICE_X141Y64        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.220    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.064ns (38.554%)  route 0.102ns (61.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.906ns (routing 0.361ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.906     1.158    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y65        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.207 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.086     1.293    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X141Y64        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.308 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.324    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[0]
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.260     1.209    
    SLICE_X141Y64        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.117ns (70.482%)  route 0.049ns (29.518%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.907ns (routing 0.361ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.907     1.159    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y64        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.208 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.034     1.242    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/Q[1]
    SLICE_X141Y63        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     1.257 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/FSM_sequential_fsm[0]_i_5/O
                         net (fo=1, routed)           0.000     1.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]
    SLICE_X141Y63        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.024     1.281 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_2_n_0
    SLICE_X141Y63        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.029     1.310 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.015     1.325    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.260     1.209    
    SLICE_X141Y63        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.265    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.087ns (65.414%)  route 0.046ns (34.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.905ns (routing 0.361ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.905     1.157    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y65        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y65        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.205 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/Q
                         net (fo=2, routed)           0.034     1.239    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/qpllreset
    SLICE_X141Y65        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.039     1.278 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1/O
                         net (fo=1, routed)           0.012     1.290    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_i_1_n_0
    SLICE_X141Y65        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y65        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.307     1.161    
    SLICE_X141Y65        FDPE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.217    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y25       PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X142Y65       PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :         1833  Failing Endpoints,  Worst Slack      -32.055ns,  Total Violation    -1693.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.055ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        35.922ns  (logic 18.033ns (50.200%)  route 17.889ns (49.800%))
  Logic Levels:           142  (CARRY8=126 LUT1=1 LUT3=15)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 6.314 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.727ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.452    32.512    UserWrapper/UserModule/p_0_in[6]
    SLICE_X128Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    32.891 r  UserWrapper/UserModule/average_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.027    32.918    UserWrapper/UserModule/average_reg[5]_i_23_n_0
    SLICE_X128Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.940 r  UserWrapper/UserModule/average_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.027    32.967    UserWrapper/UserModule/average_reg[5]_i_14_n_0
    SLICE_X128Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.989 r  UserWrapper/UserModule/average_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.027    33.016    UserWrapper/UserModule/average_reg[5]_i_5_n_0
    SLICE_X128Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    33.038 r  UserWrapper/UserModule/average_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.027    33.065    UserWrapper/UserModule/average_reg[5]_i_2_n_0
    SLICE_X128Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    33.129 r  UserWrapper/UserModule/average_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.461    33.590    UserWrapper/UserModule/p_0_in[5]
    SLICE_X126Y77        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379    33.969 r  UserWrapper/UserModule/average_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.027    33.996    UserWrapper/UserModule/average_reg[4]_i_23_n_0
    SLICE_X126Y78        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.018 r  UserWrapper/UserModule/average_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.027    34.045    UserWrapper/UserModule/average_reg[4]_i_14_n_0
    SLICE_X126Y79        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.067 r  UserWrapper/UserModule/average_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.027    34.094    UserWrapper/UserModule/average_reg[4]_i_5_n_0
    SLICE_X126Y80        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.116 r  UserWrapper/UserModule/average_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027    34.143    UserWrapper/UserModule/average_reg[4]_i_2_n_0
    SLICE_X126Y81        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.064    34.207 r  UserWrapper/UserModule/average_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.355    34.562    UserWrapper/UserModule/p_0_in[4]
    SLICE_X127Y79        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    34.941 r  UserWrapper/UserModule/average_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.027    34.968    UserWrapper/UserModule/average_reg[3]_i_23_n_0
    SLICE_X127Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    34.990 r  UserWrapper/UserModule/average_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.027    35.017    UserWrapper/UserModule/average_reg[3]_i_14_n_0
    SLICE_X127Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.039 r  UserWrapper/UserModule/average_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.027    35.066    UserWrapper/UserModule/average_reg[3]_i_5_n_0
    SLICE_X127Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.088 r  UserWrapper/UserModule/average_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.027    35.115    UserWrapper/UserModule/average_reg[3]_i_2_n_0
    SLICE_X127Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    35.179 r  UserWrapper/UserModule/average_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.476    35.655    UserWrapper/UserModule/p_0_in[3]
    SLICE_X128Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    36.034 r  UserWrapper/UserModule/average_reg[2]_i_23/CO[7]
                         net (fo=1, routed)           0.027    36.061    UserWrapper/UserModule/average_reg[2]_i_23_n_0
    SLICE_X128Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.083 r  UserWrapper/UserModule/average_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.027    36.110    UserWrapper/UserModule/average_reg[2]_i_14_n_0
    SLICE_X128Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.132 r  UserWrapper/UserModule/average_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.027    36.159    UserWrapper/UserModule/average_reg[2]_i_5_n_0
    SLICE_X128Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.181 r  UserWrapper/UserModule/average_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027    36.208    UserWrapper/UserModule/average_reg[2]_i_2_n_0
    SLICE_X128Y84        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    36.272 r  UserWrapper/UserModule/average_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.434    36.706    UserWrapper/UserModule/p_0_in[2]
    SLICE_X129Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    37.085 r  UserWrapper/UserModule/average_reg[1]_i_23/CO[7]
                         net (fo=1, routed)           0.027    37.112    UserWrapper/UserModule/average_reg[1]_i_23_n_0
    SLICE_X129Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    37.134 r  UserWrapper/UserModule/average_reg[1]_i_14/CO[7]
                         net (fo=1, routed)           0.027    37.161    UserWrapper/UserModule/average_reg[1]_i_14_n_0
    SLICE_X129Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    37.183 r  UserWrapper/UserModule/average_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.027    37.210    UserWrapper/UserModule/average_reg[1]_i_5_n_0
    SLICE_X129Y84        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    37.232 r  UserWrapper/UserModule/average_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.027    37.259    UserWrapper/UserModule/average_reg[1]_i_2_n_0
    SLICE_X129Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    37.323 r  UserWrapper/UserModule/average_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.545    37.868    UserWrapper/UserModule/p_0_in[1]
    SLICE_X130Y86        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    37.908 r  UserWrapper/UserModule/average[0]_i_31/O
                         net (fo=1, routed)           0.000    37.908    UserWrapper/UserModule/average[0]_i_31_n_0
    SLICE_X130Y86        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    38.312 r  UserWrapper/UserModule/average_reg[0]_i_14/CO[7]
                         net (fo=1, routed)           0.027    38.339    UserWrapper/UserModule/average_reg[0]_i_14_n_0
    SLICE_X130Y87        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    38.361 r  UserWrapper/UserModule/average_reg[0]_i_5/CO[7]
                         net (fo=1, routed)           0.027    38.388    UserWrapper/UserModule/average_reg[0]_i_5_n_0
    SLICE_X130Y88        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    38.410 r  UserWrapper/UserModule/average_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.027    38.437    UserWrapper/UserModule/average_reg[0]_i_2_n_0
    SLICE_X130Y89        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055    38.492 r  UserWrapper/UserModule/average_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.042    38.534    UserWrapper/UserModule/p_0_in[0]
    SLICE_X130Y89        FDRE                                         r  UserWrapper/UserModule/average_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.985     6.314    UserWrapper/UserModule/user_clk
    SLICE_X130Y89        FDRE                                         r  UserWrapper/UserModule/average_reg[0]/C
                         clock pessimism              0.142     6.456    
                         clock uncertainty           -0.035     6.421    
    SLICE_X130Y89        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.479    UserWrapper/UserModule/average_reg[0]
  -------------------------------------------------------------------
                         required time                          6.479    
                         arrival time                         -38.534    
  -------------------------------------------------------------------
                         slack                                -32.055    

Slack (VIOLATED) :        -30.901ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        34.753ns  (logic 17.490ns (50.327%)  route 17.263ns (49.673%))
  Logic Levels:           137  (CARRY8=122 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 6.299 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.727ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.452    32.512    UserWrapper/UserModule/p_0_in[6]
    SLICE_X128Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    32.891 r  UserWrapper/UserModule/average_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.027    32.918    UserWrapper/UserModule/average_reg[5]_i_23_n_0
    SLICE_X128Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.940 r  UserWrapper/UserModule/average_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.027    32.967    UserWrapper/UserModule/average_reg[5]_i_14_n_0
    SLICE_X128Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.989 r  UserWrapper/UserModule/average_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.027    33.016    UserWrapper/UserModule/average_reg[5]_i_5_n_0
    SLICE_X128Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    33.038 r  UserWrapper/UserModule/average_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.027    33.065    UserWrapper/UserModule/average_reg[5]_i_2_n_0
    SLICE_X128Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    33.129 r  UserWrapper/UserModule/average_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.461    33.590    UserWrapper/UserModule/p_0_in[5]
    SLICE_X126Y77        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379    33.969 r  UserWrapper/UserModule/average_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.027    33.996    UserWrapper/UserModule/average_reg[4]_i_23_n_0
    SLICE_X126Y78        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.018 r  UserWrapper/UserModule/average_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.027    34.045    UserWrapper/UserModule/average_reg[4]_i_14_n_0
    SLICE_X126Y79        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.067 r  UserWrapper/UserModule/average_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.027    34.094    UserWrapper/UserModule/average_reg[4]_i_5_n_0
    SLICE_X126Y80        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.116 r  UserWrapper/UserModule/average_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027    34.143    UserWrapper/UserModule/average_reg[4]_i_2_n_0
    SLICE_X126Y81        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.064    34.207 r  UserWrapper/UserModule/average_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.355    34.562    UserWrapper/UserModule/p_0_in[4]
    SLICE_X127Y79        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    34.941 r  UserWrapper/UserModule/average_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.027    34.968    UserWrapper/UserModule/average_reg[3]_i_23_n_0
    SLICE_X127Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    34.990 r  UserWrapper/UserModule/average_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.027    35.017    UserWrapper/UserModule/average_reg[3]_i_14_n_0
    SLICE_X127Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.039 r  UserWrapper/UserModule/average_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.027    35.066    UserWrapper/UserModule/average_reg[3]_i_5_n_0
    SLICE_X127Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.088 r  UserWrapper/UserModule/average_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.027    35.115    UserWrapper/UserModule/average_reg[3]_i_2_n_0
    SLICE_X127Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    35.179 r  UserWrapper/UserModule/average_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.476    35.655    UserWrapper/UserModule/p_0_in[3]
    SLICE_X128Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    36.034 r  UserWrapper/UserModule/average_reg[2]_i_23/CO[7]
                         net (fo=1, routed)           0.027    36.061    UserWrapper/UserModule/average_reg[2]_i_23_n_0
    SLICE_X128Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.083 r  UserWrapper/UserModule/average_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.027    36.110    UserWrapper/UserModule/average_reg[2]_i_14_n_0
    SLICE_X128Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.132 r  UserWrapper/UserModule/average_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.027    36.159    UserWrapper/UserModule/average_reg[2]_i_5_n_0
    SLICE_X128Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.181 r  UserWrapper/UserModule/average_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027    36.208    UserWrapper/UserModule/average_reg[2]_i_2_n_0
    SLICE_X128Y84        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    36.272 r  UserWrapper/UserModule/average_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.434    36.706    UserWrapper/UserModule/p_0_in[2]
    SLICE_X129Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    37.085 r  UserWrapper/UserModule/average_reg[1]_i_23/CO[7]
                         net (fo=1, routed)           0.027    37.112    UserWrapper/UserModule/average_reg[1]_i_23_n_0
    SLICE_X129Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    37.134 r  UserWrapper/UserModule/average_reg[1]_i_14/CO[7]
                         net (fo=1, routed)           0.027    37.161    UserWrapper/UserModule/average_reg[1]_i_14_n_0
    SLICE_X129Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    37.183 r  UserWrapper/UserModule/average_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.027    37.210    UserWrapper/UserModule/average_reg[1]_i_5_n_0
    SLICE_X129Y84        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    37.232 r  UserWrapper/UserModule/average_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.027    37.259    UserWrapper/UserModule/average_reg[1]_i_2_n_0
    SLICE_X129Y85        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    37.323 r  UserWrapper/UserModule/average_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.042    37.365    UserWrapper/UserModule/p_0_in[1]
    SLICE_X129Y85        FDRE                                         r  UserWrapper/UserModule/average_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.970     6.299    UserWrapper/UserModule/user_clk
    SLICE_X129Y85        FDRE                                         r  UserWrapper/UserModule/average_reg[1]/C
                         clock pessimism              0.142     6.441    
                         clock uncertainty           -0.035     6.406    
    SLICE_X129Y85        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.464    UserWrapper/UserModule/average_reg[1]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                         -37.365    
  -------------------------------------------------------------------
                         slack                                -30.901    

Slack (VIOLATED) :        -29.849ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        33.702ns  (logic 16.981ns (50.386%)  route 16.721ns (49.614%))
  Logic Levels:           132  (CARRY8=117 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 6.300 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.727ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.452    32.512    UserWrapper/UserModule/p_0_in[6]
    SLICE_X128Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    32.891 r  UserWrapper/UserModule/average_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.027    32.918    UserWrapper/UserModule/average_reg[5]_i_23_n_0
    SLICE_X128Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.940 r  UserWrapper/UserModule/average_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.027    32.967    UserWrapper/UserModule/average_reg[5]_i_14_n_0
    SLICE_X128Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.989 r  UserWrapper/UserModule/average_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.027    33.016    UserWrapper/UserModule/average_reg[5]_i_5_n_0
    SLICE_X128Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    33.038 r  UserWrapper/UserModule/average_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.027    33.065    UserWrapper/UserModule/average_reg[5]_i_2_n_0
    SLICE_X128Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    33.129 r  UserWrapper/UserModule/average_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.461    33.590    UserWrapper/UserModule/p_0_in[5]
    SLICE_X126Y77        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379    33.969 r  UserWrapper/UserModule/average_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.027    33.996    UserWrapper/UserModule/average_reg[4]_i_23_n_0
    SLICE_X126Y78        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.018 r  UserWrapper/UserModule/average_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.027    34.045    UserWrapper/UserModule/average_reg[4]_i_14_n_0
    SLICE_X126Y79        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.067 r  UserWrapper/UserModule/average_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.027    34.094    UserWrapper/UserModule/average_reg[4]_i_5_n_0
    SLICE_X126Y80        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.116 r  UserWrapper/UserModule/average_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027    34.143    UserWrapper/UserModule/average_reg[4]_i_2_n_0
    SLICE_X126Y81        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.064    34.207 r  UserWrapper/UserModule/average_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.355    34.562    UserWrapper/UserModule/p_0_in[4]
    SLICE_X127Y79        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    34.941 r  UserWrapper/UserModule/average_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.027    34.968    UserWrapper/UserModule/average_reg[3]_i_23_n_0
    SLICE_X127Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    34.990 r  UserWrapper/UserModule/average_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.027    35.017    UserWrapper/UserModule/average_reg[3]_i_14_n_0
    SLICE_X127Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.039 r  UserWrapper/UserModule/average_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.027    35.066    UserWrapper/UserModule/average_reg[3]_i_5_n_0
    SLICE_X127Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.088 r  UserWrapper/UserModule/average_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.027    35.115    UserWrapper/UserModule/average_reg[3]_i_2_n_0
    SLICE_X127Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    35.179 r  UserWrapper/UserModule/average_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.476    35.655    UserWrapper/UserModule/p_0_in[3]
    SLICE_X128Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    36.034 r  UserWrapper/UserModule/average_reg[2]_i_23/CO[7]
                         net (fo=1, routed)           0.027    36.061    UserWrapper/UserModule/average_reg[2]_i_23_n_0
    SLICE_X128Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.083 r  UserWrapper/UserModule/average_reg[2]_i_14/CO[7]
                         net (fo=1, routed)           0.027    36.110    UserWrapper/UserModule/average_reg[2]_i_14_n_0
    SLICE_X128Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.132 r  UserWrapper/UserModule/average_reg[2]_i_5/CO[7]
                         net (fo=1, routed)           0.027    36.159    UserWrapper/UserModule/average_reg[2]_i_5_n_0
    SLICE_X128Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    36.181 r  UserWrapper/UserModule/average_reg[2]_i_2/CO[7]
                         net (fo=1, routed)           0.027    36.208    UserWrapper/UserModule/average_reg[2]_i_2_n_0
    SLICE_X128Y84        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    36.272 r  UserWrapper/UserModule/average_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.042    36.314    UserWrapper/UserModule/p_0_in[2]
    SLICE_X128Y84        FDRE                                         r  UserWrapper/UserModule/average_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.971     6.300    UserWrapper/UserModule/user_clk
    SLICE_X128Y84        FDRE                                         r  UserWrapper/UserModule/average_reg[2]/C
                         clock pessimism              0.142     6.442    
                         clock uncertainty           -0.035     6.407    
    SLICE_X128Y84        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.465    UserWrapper/UserModule/average_reg[2]
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                         -36.314    
  -------------------------------------------------------------------
                         slack                                -29.849    

Slack (VIOLATED) :        -28.766ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        32.609ns  (logic 16.472ns (50.514%)  route 16.137ns (49.486%))
  Logic Levels:           127  (CARRY8=112 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 6.290 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.727ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.452    32.512    UserWrapper/UserModule/p_0_in[6]
    SLICE_X128Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    32.891 r  UserWrapper/UserModule/average_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.027    32.918    UserWrapper/UserModule/average_reg[5]_i_23_n_0
    SLICE_X128Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.940 r  UserWrapper/UserModule/average_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.027    32.967    UserWrapper/UserModule/average_reg[5]_i_14_n_0
    SLICE_X128Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.989 r  UserWrapper/UserModule/average_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.027    33.016    UserWrapper/UserModule/average_reg[5]_i_5_n_0
    SLICE_X128Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    33.038 r  UserWrapper/UserModule/average_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.027    33.065    UserWrapper/UserModule/average_reg[5]_i_2_n_0
    SLICE_X128Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    33.129 r  UserWrapper/UserModule/average_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.461    33.590    UserWrapper/UserModule/p_0_in[5]
    SLICE_X126Y77        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379    33.969 r  UserWrapper/UserModule/average_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.027    33.996    UserWrapper/UserModule/average_reg[4]_i_23_n_0
    SLICE_X126Y78        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.018 r  UserWrapper/UserModule/average_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.027    34.045    UserWrapper/UserModule/average_reg[4]_i_14_n_0
    SLICE_X126Y79        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.067 r  UserWrapper/UserModule/average_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.027    34.094    UserWrapper/UserModule/average_reg[4]_i_5_n_0
    SLICE_X126Y80        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.116 r  UserWrapper/UserModule/average_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027    34.143    UserWrapper/UserModule/average_reg[4]_i_2_n_0
    SLICE_X126Y81        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.064    34.207 r  UserWrapper/UserModule/average_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.355    34.562    UserWrapper/UserModule/p_0_in[4]
    SLICE_X127Y79        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    34.941 r  UserWrapper/UserModule/average_reg[3]_i_23/CO[7]
                         net (fo=1, routed)           0.027    34.968    UserWrapper/UserModule/average_reg[3]_i_23_n_0
    SLICE_X127Y80        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    34.990 r  UserWrapper/UserModule/average_reg[3]_i_14/CO[7]
                         net (fo=1, routed)           0.027    35.017    UserWrapper/UserModule/average_reg[3]_i_14_n_0
    SLICE_X127Y81        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.039 r  UserWrapper/UserModule/average_reg[3]_i_5/CO[7]
                         net (fo=1, routed)           0.027    35.066    UserWrapper/UserModule/average_reg[3]_i_5_n_0
    SLICE_X127Y82        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    35.088 r  UserWrapper/UserModule/average_reg[3]_i_2/CO[7]
                         net (fo=1, routed)           0.027    35.115    UserWrapper/UserModule/average_reg[3]_i_2_n_0
    SLICE_X127Y83        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    35.179 r  UserWrapper/UserModule/average_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.042    35.221    UserWrapper/UserModule/p_0_in[3]
    SLICE_X127Y83        FDRE                                         r  UserWrapper/UserModule/average_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.961     6.290    UserWrapper/UserModule/user_clk
    SLICE_X127Y83        FDRE                                         r  UserWrapper/UserModule/average_reg[3]/C
                         clock pessimism              0.142     6.432    
                         clock uncertainty           -0.035     6.397    
    SLICE_X127Y83        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.455    UserWrapper/UserModule/average_reg[3]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                         -35.221    
  -------------------------------------------------------------------
                         slack                                -28.766    

Slack (VIOLATED) :        -27.793ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        31.637ns  (logic 15.963ns (50.457%)  route 15.674ns (49.543%))
  Logic Levels:           122  (CARRY8=107 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 6.291 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.727ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.452    32.512    UserWrapper/UserModule/p_0_in[6]
    SLICE_X128Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    32.891 r  UserWrapper/UserModule/average_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.027    32.918    UserWrapper/UserModule/average_reg[5]_i_23_n_0
    SLICE_X128Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.940 r  UserWrapper/UserModule/average_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.027    32.967    UserWrapper/UserModule/average_reg[5]_i_14_n_0
    SLICE_X128Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.989 r  UserWrapper/UserModule/average_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.027    33.016    UserWrapper/UserModule/average_reg[5]_i_5_n_0
    SLICE_X128Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    33.038 r  UserWrapper/UserModule/average_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.027    33.065    UserWrapper/UserModule/average_reg[5]_i_2_n_0
    SLICE_X128Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    33.129 r  UserWrapper/UserModule/average_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.461    33.590    UserWrapper/UserModule/p_0_in[5]
    SLICE_X126Y77        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379    33.969 r  UserWrapper/UserModule/average_reg[4]_i_23/CO[7]
                         net (fo=1, routed)           0.027    33.996    UserWrapper/UserModule/average_reg[4]_i_23_n_0
    SLICE_X126Y78        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.018 r  UserWrapper/UserModule/average_reg[4]_i_14/CO[7]
                         net (fo=1, routed)           0.027    34.045    UserWrapper/UserModule/average_reg[4]_i_14_n_0
    SLICE_X126Y79        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.067 r  UserWrapper/UserModule/average_reg[4]_i_5/CO[7]
                         net (fo=1, routed)           0.027    34.094    UserWrapper/UserModule/average_reg[4]_i_5_n_0
    SLICE_X126Y80        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    34.116 r  UserWrapper/UserModule/average_reg[4]_i_2/CO[7]
                         net (fo=1, routed)           0.027    34.143    UserWrapper/UserModule/average_reg[4]_i_2_n_0
    SLICE_X126Y81        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.064    34.207 r  UserWrapper/UserModule/average_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.042    34.249    UserWrapper/UserModule/p_0_in[4]
    SLICE_X126Y81        FDRE                                         r  UserWrapper/UserModule/average_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.962     6.291    UserWrapper/UserModule/user_clk
    SLICE_X126Y81        FDRE                                         r  UserWrapper/UserModule/average_reg[4]/C
                         clock pessimism              0.142     6.433    
                         clock uncertainty           -0.035     6.398    
    SLICE_X126Y81        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.456    UserWrapper/UserModule/average_reg[4]
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                         -34.249    
  -------------------------------------------------------------------
                         slack                                -27.793    

Slack (VIOLATED) :        -26.699ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        30.559ns  (logic 15.454ns (50.571%)  route 15.105ns (49.429%))
  Logic Levels:           117  (CARRY8=102 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 6.307 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.727ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.452    32.512    UserWrapper/UserModule/p_0_in[6]
    SLICE_X128Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    32.891 r  UserWrapper/UserModule/average_reg[5]_i_23/CO[7]
                         net (fo=1, routed)           0.027    32.918    UserWrapper/UserModule/average_reg[5]_i_23_n_0
    SLICE_X128Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.940 r  UserWrapper/UserModule/average_reg[5]_i_14/CO[7]
                         net (fo=1, routed)           0.027    32.967    UserWrapper/UserModule/average_reg[5]_i_14_n_0
    SLICE_X128Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    32.989 r  UserWrapper/UserModule/average_reg[5]_i_5/CO[7]
                         net (fo=1, routed)           0.027    33.016    UserWrapper/UserModule/average_reg[5]_i_5_n_0
    SLICE_X128Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    33.038 r  UserWrapper/UserModule/average_reg[5]_i_2/CO[7]
                         net (fo=1, routed)           0.027    33.065    UserWrapper/UserModule/average_reg[5]_i_2_n_0
    SLICE_X128Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    33.129 r  UserWrapper/UserModule/average_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.042    33.171    UserWrapper/UserModule/p_0_in[5]
    SLICE_X128Y78        FDRE                                         r  UserWrapper/UserModule/average_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.978     6.307    UserWrapper/UserModule/user_clk
    SLICE_X128Y78        FDRE                                         r  UserWrapper/UserModule/average_reg[5]/C
                         clock pessimism              0.142     6.449    
                         clock uncertainty           -0.035     6.414    
    SLICE_X128Y78        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.472    UserWrapper/UserModule/average_reg[5]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                         -33.171    
  -------------------------------------------------------------------
                         slack                                -26.699    

Slack (VIOLATED) :        -25.630ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        29.490ns  (logic 14.945ns (50.678%)  route 14.545ns (49.322%))
  Logic Levels:           112  (CARRY8=97 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns = ( 6.307 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.727ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.614    31.443    UserWrapper/UserModule/p_0_in[7]
    SLICE_X129Y74        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    31.822 r  UserWrapper/UserModule/average_reg[6]_i_23/CO[7]
                         net (fo=1, routed)           0.027    31.849    UserWrapper/UserModule/average_reg[6]_i_23_n_0
    SLICE_X129Y75        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.871 r  UserWrapper/UserModule/average_reg[6]_i_14/CO[7]
                         net (fo=1, routed)           0.027    31.898    UserWrapper/UserModule/average_reg[6]_i_14_n_0
    SLICE_X129Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.920 r  UserWrapper/UserModule/average_reg[6]_i_5/CO[7]
                         net (fo=1, routed)           0.027    31.947    UserWrapper/UserModule/average_reg[6]_i_5_n_0
    SLICE_X129Y77        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    31.969 r  UserWrapper/UserModule/average_reg[6]_i_2/CO[7]
                         net (fo=1, routed)           0.027    31.996    UserWrapper/UserModule/average_reg[6]_i_2_n_0
    SLICE_X129Y78        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    32.060 r  UserWrapper/UserModule/average_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.042    32.102    UserWrapper/UserModule/p_0_in[6]
    SLICE_X129Y78        FDRE                                         r  UserWrapper/UserModule/average_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.978     6.307    UserWrapper/UserModule/user_clk
    SLICE_X129Y78        FDRE                                         r  UserWrapper/UserModule/average_reg[6]/C
                         clock pessimism              0.142     6.449    
                         clock uncertainty           -0.035     6.414    
    SLICE_X129Y78        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.472    UserWrapper/UserModule/average_reg[6]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                         -32.102    
  -------------------------------------------------------------------
                         slack                                -25.630    

Slack (VIOLATED) :        -24.377ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        28.259ns  (logic 14.436ns (51.085%)  route 13.823ns (48.915%))
  Logic Levels:           107  (CARRY8=92 LUT1=1 LUT3=14)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 6.329 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 2.000ns (routing 0.727ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    29.856 r  UserWrapper/UserModule/average_reg[8]_i_5/O[7]
                         net (fo=2, routed)           0.363    30.219    UserWrapper/UserModule/average_reg[8]_i_5_n_8
    SLICE_X130Y75        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    30.334 r  UserWrapper/UserModule/average[7]_i_13/O
                         net (fo=1, routed)           0.000    30.334    UserWrapper/UserModule/average[7]_i_13_n_0
    SLICE_X130Y75        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    30.738 r  UserWrapper/UserModule/average_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.027    30.765    UserWrapper/UserModule/average_reg[7]_i_2_n_0
    SLICE_X130Y76        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    30.829 r  UserWrapper/UserModule/average_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.042    30.871    UserWrapper/UserModule/p_0_in[7]
    SLICE_X130Y76        FDRE                                         r  UserWrapper/UserModule/average_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.000     6.329    UserWrapper/UserModule/user_clk
    SLICE_X130Y76        FDRE                                         r  UserWrapper/UserModule/average_reg[7]/C
                         clock pessimism              0.142     6.471    
                         clock uncertainty           -0.035     6.436    
    SLICE_X130Y76        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.494    UserWrapper/UserModule/average_reg[7]
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                         -30.871    
  -------------------------------------------------------------------
                         slack                                -24.377    

Slack (VIOLATED) :        -23.371ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        27.262ns  (logic 13.775ns (50.528%)  route 13.487ns (49.472%))
  Logic Levels:           106  (CARRY8=92 LUT1=1 LUT3=13)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 6.338 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 2.009ns (routing 0.727ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.602    29.199    UserWrapper/UserModule/p_0_in[9]
    SLICE_X130Y68        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    29.239 r  UserWrapper/UserModule/average[8]_i_31/O
                         net (fo=1, routed)           0.000    29.239    UserWrapper/UserModule/average[8]_i_31_n_0
    SLICE_X130Y68        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    29.643 r  UserWrapper/UserModule/average_reg[8]_i_14/CO[7]
                         net (fo=1, routed)           0.027    29.670    UserWrapper/UserModule/average_reg[8]_i_14_n_0
    SLICE_X130Y69        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    29.692 r  UserWrapper/UserModule/average_reg[8]_i_5/CO[7]
                         net (fo=1, routed)           0.027    29.719    UserWrapper/UserModule/average_reg[8]_i_5_n_0
    SLICE_X130Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    29.741 r  UserWrapper/UserModule/average_reg[8]_i_2/CO[7]
                         net (fo=1, routed)           0.027    29.768    UserWrapper/UserModule/average_reg[8]_i_2_n_0
    SLICE_X130Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    29.832 r  UserWrapper/UserModule/average_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.042    29.874    UserWrapper/UserModule/p_0_in[8]
    SLICE_X130Y71        FDRE                                         r  UserWrapper/UserModule/average_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.009     6.338    UserWrapper/UserModule/user_clk
    SLICE_X130Y71        FDRE                                         r  UserWrapper/UserModule/average_reg[8]/C
                         clock pessimism              0.142     6.480    
                         clock uncertainty           -0.035     6.445    
    SLICE_X130Y71        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.503    UserWrapper/UserModule/average_reg[8]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                         -29.874    
  -------------------------------------------------------------------
                         slack                                -23.371    

Slack (VIOLATED) :        -22.157ns  (required time - arrival time)
  Source:                 UserWrapper/UserModule/coun_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/UserModule/average_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        26.027ns  (logic 13.223ns (50.805%)  route 12.804ns (49.195%))
  Logic Levels:           101  (CARRY8=88 LUT1=1 LUT3=12)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.801ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.988ns (routing 0.727ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.215     2.612    UserWrapper/UserModule/user_clk
    SLICE_X130Y28        FDRE                                         r  UserWrapper/UserModule/coun_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.726 f  UserWrapper/UserModule/coun_reg[11]/Q
                         net (fo=34, routed)          0.305     3.031    UserWrapper/UserModule/stream_out_data[1]_3[107]
    SLICE_X130Y29        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     3.102 r  UserWrapper/UserModule/average[31]_i_26/O
                         net (fo=1, routed)           0.000     3.102    UserWrapper/UserModule/average[31]_i_26_n_0
    SLICE_X130Y29        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     3.426 r  UserWrapper/UserModule/average_reg[31]_i_12/CO[7]
                         net (fo=1, routed)           0.040     3.466    UserWrapper/UserModule/average_reg[31]_i_12_n_0
    SLICE_X130Y30        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.488 r  UserWrapper/UserModule/average_reg[31]_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.515    UserWrapper/UserModule/average_reg[31]_i_3_n_0
    SLICE_X130Y31        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     3.537 r  UserWrapper/UserModule/average_reg[31]_i_2/CO[7]
                         net (fo=1, routed)           0.027     3.564    UserWrapper/UserModule/average_reg[31]_i_2_n_0
    SLICE_X130Y32        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     3.660 r  UserWrapper/UserModule/average_reg[31]_i_1/CO[0]
                         net (fo=36, routed)          0.570     4.230    UserWrapper/UserModule/p_0_in[31]
    SLICE_X129Y33        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     4.345 r  UserWrapper/UserModule/average[30]_i_22/O
                         net (fo=1, routed)           0.000     4.345    UserWrapper/UserModule/average[30]_i_22_n_0
    SLICE_X129Y33        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     4.749 r  UserWrapper/UserModule/average_reg[30]_i_5/CO[7]
                         net (fo=1, routed)           0.027     4.776    UserWrapper/UserModule/average_reg[30]_i_5_n_0
    SLICE_X129Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.798 r  UserWrapper/UserModule/average_reg[30]_i_2/CO[7]
                         net (fo=1, routed)           0.027     4.825    UserWrapper/UserModule/average_reg[30]_i_2_n_0
    SLICE_X129Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     4.889 r  UserWrapper/UserModule/average_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.382     5.271    UserWrapper/UserModule/p_0_in[30]
    SLICE_X128Y32        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.386 r  UserWrapper/UserModule/average[29]_i_31/O
                         net (fo=1, routed)           0.000     5.386    UserWrapper/UserModule/average[29]_i_31_n_0
    SLICE_X128Y32        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     5.790 r  UserWrapper/UserModule/average_reg[29]_i_14/CO[7]
                         net (fo=1, routed)           0.027     5.817    UserWrapper/UserModule/average_reg[29]_i_14_n_0
    SLICE_X128Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.839 r  UserWrapper/UserModule/average_reg[29]_i_5/CO[7]
                         net (fo=1, routed)           0.027     5.866    UserWrapper/UserModule/average_reg[29]_i_5_n_0
    SLICE_X128Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.888 r  UserWrapper/UserModule/average_reg[29]_i_2/CO[7]
                         net (fo=1, routed)           0.027     5.915    UserWrapper/UserModule/average_reg[29]_i_2_n_0
    SLICE_X128Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     5.979 r  UserWrapper/UserModule/average_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          0.654     6.633    UserWrapper/UserModule/p_0_in[29]
    SLICE_X130Y33        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     7.012 r  UserWrapper/UserModule/average_reg[28]_i_23/CO[7]
                         net (fo=1, routed)           0.027     7.039    UserWrapper/UserModule/average_reg[28]_i_23_n_0
    SLICE_X130Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.061 r  UserWrapper/UserModule/average_reg[28]_i_14/CO[7]
                         net (fo=1, routed)           0.027     7.088    UserWrapper/UserModule/average_reg[28]_i_14_n_0
    SLICE_X130Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.110 r  UserWrapper/UserModule/average_reg[28]_i_5/CO[7]
                         net (fo=1, routed)           0.027     7.137    UserWrapper/UserModule/average_reg[28]_i_5_n_0
    SLICE_X130Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.159 r  UserWrapper/UserModule/average_reg[28]_i_2/CO[7]
                         net (fo=1, routed)           0.027     7.186    UserWrapper/UserModule/average_reg[28]_i_2_n_0
    SLICE_X130Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064     7.250 r  UserWrapper/UserModule/average_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.441     7.691    UserWrapper/UserModule/p_0_in[28]
    SLICE_X131Y34        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     8.070 r  UserWrapper/UserModule/average_reg[27]_i_23/CO[7]
                         net (fo=1, routed)           0.027     8.097    UserWrapper/UserModule/average_reg[27]_i_23_n_0
    SLICE_X131Y35        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.119 r  UserWrapper/UserModule/average_reg[27]_i_14/CO[7]
                         net (fo=1, routed)           0.027     8.146    UserWrapper/UserModule/average_reg[27]_i_14_n_0
    SLICE_X131Y36        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.168 r  UserWrapper/UserModule/average_reg[27]_i_5/CO[7]
                         net (fo=1, routed)           0.027     8.195    UserWrapper/UserModule/average_reg[27]_i_5_n_0
    SLICE_X131Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     8.217 r  UserWrapper/UserModule/average_reg[27]_i_2/CO[7]
                         net (fo=1, routed)           0.027     8.244    UserWrapper/UserModule/average_reg[27]_i_2_n_0
    SLICE_X131Y38        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     8.299 r  UserWrapper/UserModule/average_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.310     8.609    UserWrapper/UserModule/p_0_in[27]
    SLICE_X132Y36        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     8.796 r  UserWrapper/UserModule/average[26]_i_38/O
                         net (fo=1, routed)           0.000     8.796    UserWrapper/UserModule/average[26]_i_38_n_0
    SLICE_X132Y36        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343     9.139 r  UserWrapper/UserModule/average_reg[26]_i_23/CO[7]
                         net (fo=1, routed)           0.027     9.166    UserWrapper/UserModule/average_reg[26]_i_23_n_0
    SLICE_X132Y37        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     9.352 r  UserWrapper/UserModule/average_reg[26]_i_14/O[7]
                         net (fo=2, routed)           0.473     9.825    UserWrapper/UserModule/average_reg[26]_i_14_n_8
    SLICE_X133Y41        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.185    10.010 r  UserWrapper/UserModule/average[25]_i_22/O
                         net (fo=1, routed)           0.000    10.010    UserWrapper/UserModule/average[25]_i_22_n_0
    SLICE_X133Y41        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    10.414 r  UserWrapper/UserModule/average_reg[25]_i_5/CO[7]
                         net (fo=1, routed)           0.027    10.441    UserWrapper/UserModule/average_reg[25]_i_5_n_0
    SLICE_X133Y42        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.463 r  UserWrapper/UserModule/average_reg[25]_i_2/CO[7]
                         net (fo=1, routed)           0.027    10.490    UserWrapper/UserModule/average_reg[25]_i_2_n_0
    SLICE_X133Y43        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    10.554 r  UserWrapper/UserModule/average_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          0.498    11.052    UserWrapper/UserModule/p_0_in[25]
    SLICE_X131Y39        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116    11.168 r  UserWrapper/UserModule/average[24]_i_38/O
                         net (fo=1, routed)           0.000    11.168    UserWrapper/UserModule/average[24]_i_38_n_0
    SLICE_X131Y39        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.343    11.511 r  UserWrapper/UserModule/average_reg[24]_i_23/CO[7]
                         net (fo=1, routed)           0.027    11.538    UserWrapper/UserModule/average_reg[24]_i_23_n_0
    SLICE_X131Y40        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    11.560 r  UserWrapper/UserModule/average_reg[24]_i_14/CO[7]
                         net (fo=1, routed)           0.027    11.587    UserWrapper/UserModule/average_reg[24]_i_14_n_0
    SLICE_X131Y41        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    11.773 r  UserWrapper/UserModule/average_reg[24]_i_5/O[7]
                         net (fo=2, routed)           0.376    12.149    UserWrapper/UserModule/average_reg[24]_i_5_n_8
    SLICE_X130Y45        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    12.264 r  UserWrapper/UserModule/average[23]_i_13/O
                         net (fo=1, routed)           0.000    12.264    UserWrapper/UserModule/average[23]_i_13_n_0
    SLICE_X130Y45        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    12.668 r  UserWrapper/UserModule/average_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.695    UserWrapper/UserModule/average_reg[23]_i_2_n_0
    SLICE_X130Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    12.759 r  UserWrapper/UserModule/average_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.362    13.121    UserWrapper/UserModule/p_0_in[23]
    SLICE_X131Y44        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    13.500 r  UserWrapper/UserModule/average_reg[22]_i_23/CO[7]
                         net (fo=1, routed)           0.027    13.527    UserWrapper/UserModule/average_reg[22]_i_23_n_0
    SLICE_X131Y45        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.549 r  UserWrapper/UserModule/average_reg[22]_i_14/CO[7]
                         net (fo=1, routed)           0.027    13.576    UserWrapper/UserModule/average_reg[22]_i_14_n_0
    SLICE_X131Y46        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.598 r  UserWrapper/UserModule/average_reg[22]_i_5/CO[7]
                         net (fo=1, routed)           0.027    13.625    UserWrapper/UserModule/average_reg[22]_i_5_n_0
    SLICE_X131Y47        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    13.647 r  UserWrapper/UserModule/average_reg[22]_i_2/CO[7]
                         net (fo=1, routed)           0.027    13.674    UserWrapper/UserModule/average_reg[22]_i_2_n_0
    SLICE_X131Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    13.738 r  UserWrapper/UserModule/average_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.316    14.054    UserWrapper/UserModule/p_0_in[22]
    SLICE_X131Y50        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.125 r  UserWrapper/UserModule/average[21]_i_31/O
                         net (fo=1, routed)           0.000    14.125    UserWrapper/UserModule/average[21]_i_31_n_0
    SLICE_X131Y50        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    14.529 r  UserWrapper/UserModule/average_reg[21]_i_14/CO[7]
                         net (fo=1, routed)           0.027    14.556    UserWrapper/UserModule/average_reg[21]_i_14_n_0
    SLICE_X131Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.578 r  UserWrapper/UserModule/average_reg[21]_i_5/CO[7]
                         net (fo=1, routed)           0.027    14.605    UserWrapper/UserModule/average_reg[21]_i_5_n_0
    SLICE_X131Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    14.627 r  UserWrapper/UserModule/average_reg[21]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.654    UserWrapper/UserModule/average_reg[21]_i_2_n_0
    SLICE_X131Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    14.718 r  UserWrapper/UserModule/average_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          0.438    15.156    UserWrapper/UserModule/p_0_in[21]
    SLICE_X130Y48        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    15.535 r  UserWrapper/UserModule/average_reg[20]_i_23/CO[7]
                         net (fo=1, routed)           0.027    15.562    UserWrapper/UserModule/average_reg[20]_i_23_n_0
    SLICE_X130Y49        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.584 r  UserWrapper/UserModule/average_reg[20]_i_14/CO[7]
                         net (fo=1, routed)           0.027    15.611    UserWrapper/UserModule/average_reg[20]_i_14_n_0
    SLICE_X130Y50        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.633 r  UserWrapper/UserModule/average_reg[20]_i_5/CO[7]
                         net (fo=1, routed)           0.027    15.660    UserWrapper/UserModule/average_reg[20]_i_5_n_0
    SLICE_X130Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    15.682 r  UserWrapper/UserModule/average_reg[20]_i_2/CO[7]
                         net (fo=1, routed)           0.027    15.709    UserWrapper/UserModule/average_reg[20]_i_2_n_0
    SLICE_X130Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    15.773 r  UserWrapper/UserModule/average_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.669    16.442    UserWrapper/UserModule/p_0_in[20]
    SLICE_X127Y51        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    16.821 r  UserWrapper/UserModule/average_reg[19]_i_23/CO[7]
                         net (fo=1, routed)           0.027    16.848    UserWrapper/UserModule/average_reg[19]_i_23_n_0
    SLICE_X127Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.870 r  UserWrapper/UserModule/average_reg[19]_i_14/CO[7]
                         net (fo=1, routed)           0.027    16.897    UserWrapper/UserModule/average_reg[19]_i_14_n_0
    SLICE_X127Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.919 r  UserWrapper/UserModule/average_reg[19]_i_5/CO[7]
                         net (fo=1, routed)           0.027    16.946    UserWrapper/UserModule/average_reg[19]_i_5_n_0
    SLICE_X127Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    16.968 r  UserWrapper/UserModule/average_reg[19]_i_2/CO[7]
                         net (fo=1, routed)           0.027    16.995    UserWrapper/UserModule/average_reg[19]_i_2_n_0
    SLICE_X127Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    17.059 r  UserWrapper/UserModule/average_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.467    17.526    UserWrapper/UserModule/p_0_in[19]
    SLICE_X128Y52        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    17.905 r  UserWrapper/UserModule/average_reg[18]_i_23/CO[7]
                         net (fo=1, routed)           0.027    17.932    UserWrapper/UserModule/average_reg[18]_i_23_n_0
    SLICE_X128Y53        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    17.954 r  UserWrapper/UserModule/average_reg[18]_i_14/CO[7]
                         net (fo=1, routed)           0.027    17.981    UserWrapper/UserModule/average_reg[18]_i_14_n_0
    SLICE_X128Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.003 r  UserWrapper/UserModule/average_reg[18]_i_5/CO[7]
                         net (fo=1, routed)           0.027    18.030    UserWrapper/UserModule/average_reg[18]_i_5_n_0
    SLICE_X128Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.052 r  UserWrapper/UserModule/average_reg[18]_i_2/CO[7]
                         net (fo=1, routed)           0.027    18.079    UserWrapper/UserModule/average_reg[18]_i_2_n_0
    SLICE_X128Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    18.143 r  UserWrapper/UserModule/average_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.367    18.510    UserWrapper/UserModule/p_0_in[18]
    SLICE_X129Y54        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    18.889 r  UserWrapper/UserModule/average_reg[17]_i_23/CO[7]
                         net (fo=1, routed)           0.027    18.916    UserWrapper/UserModule/average_reg[17]_i_23_n_0
    SLICE_X129Y55        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    18.938 r  UserWrapper/UserModule/average_reg[17]_i_14/CO[7]
                         net (fo=1, routed)           0.027    18.965    UserWrapper/UserModule/average_reg[17]_i_14_n_0
    SLICE_X129Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133    19.098 r  UserWrapper/UserModule/average_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.442    19.540    UserWrapper/UserModule/average_reg[17]_i_5_n_14
    SLICE_X128Y59        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    19.655 r  UserWrapper/UserModule/average[16]_i_20/O
                         net (fo=1, routed)           0.000    19.655    UserWrapper/UserModule/average[16]_i_20_n_0
    SLICE_X128Y59        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344    19.999 r  UserWrapper/UserModule/average_reg[16]_i_5/CO[7]
                         net (fo=1, routed)           0.027    20.026    UserWrapper/UserModule/average_reg[16]_i_5_n_0
    SLICE_X128Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    20.048 r  UserWrapper/UserModule/average_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.027    20.075    UserWrapper/UserModule/average_reg[16]_i_2_n_0
    SLICE_X128Y61        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    20.139 r  UserWrapper/UserModule/average_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.665    20.804    UserWrapper/UserModule/p_0_in[16]
    SLICE_X131Y57        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    20.919 r  UserWrapper/UserModule/average[15]_i_31/O
                         net (fo=1, routed)           0.000    20.919    UserWrapper/UserModule/average[15]_i_31_n_0
    SLICE_X131Y57        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    21.323 r  UserWrapper/UserModule/average_reg[15]_i_14/CO[7]
                         net (fo=1, routed)           0.027    21.350    UserWrapper/UserModule/average_reg[15]_i_14_n_0
    SLICE_X131Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.372 r  UserWrapper/UserModule/average_reg[15]_i_5/CO[7]
                         net (fo=1, routed)           0.027    21.399    UserWrapper/UserModule/average_reg[15]_i_5_n_0
    SLICE_X131Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    21.421 r  UserWrapper/UserModule/average_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.027    21.448    UserWrapper/UserModule/average_reg[15]_i_2_n_0
    SLICE_X131Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    21.512 r  UserWrapper/UserModule/average_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.499    22.011    UserWrapper/UserModule/p_0_in[15]
    SLICE_X130Y56        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    22.390 r  UserWrapper/UserModule/average_reg[14]_i_23/CO[7]
                         net (fo=1, routed)           0.027    22.417    UserWrapper/UserModule/average_reg[14]_i_23_n_0
    SLICE_X130Y57        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.439 r  UserWrapper/UserModule/average_reg[14]_i_14/CO[7]
                         net (fo=1, routed)           0.027    22.466    UserWrapper/UserModule/average_reg[14]_i_14_n_0
    SLICE_X130Y58        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.488 r  UserWrapper/UserModule/average_reg[14]_i_5/CO[7]
                         net (fo=1, routed)           0.027    22.515    UserWrapper/UserModule/average_reg[14]_i_5_n_0
    SLICE_X130Y59        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.537 r  UserWrapper/UserModule/average_reg[14]_i_2/CO[7]
                         net (fo=1, routed)           0.027    22.564    UserWrapper/UserModule/average_reg[14]_i_2_n_0
    SLICE_X130Y60        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    22.628 r  UserWrapper/UserModule/average_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.607    23.235    UserWrapper/UserModule/p_0_in[14]
    SLICE_X129Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    23.350 r  UserWrapper/UserModule/average[13]_i_31/O
                         net (fo=1, routed)           0.000    23.350    UserWrapper/UserModule/average[13]_i_31_n_0
    SLICE_X129Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    23.754 r  UserWrapper/UserModule/average_reg[13]_i_14/CO[7]
                         net (fo=1, routed)           0.027    23.781    UserWrapper/UserModule/average_reg[13]_i_14_n_0
    SLICE_X129Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.803 r  UserWrapper/UserModule/average_reg[13]_i_5/CO[7]
                         net (fo=1, routed)           0.027    23.830    UserWrapper/UserModule/average_reg[13]_i_5_n_0
    SLICE_X129Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    23.852 r  UserWrapper/UserModule/average_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.027    23.879    UserWrapper/UserModule/average_reg[13]_i_2_n_0
    SLICE_X129Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    23.943 r  UserWrapper/UserModule/average_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.613    24.556    UserWrapper/UserModule/p_0_in[13]
    SLICE_X130Y63        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    24.596 r  UserWrapper/UserModule/average[12]_i_31/O
                         net (fo=1, routed)           0.000    24.596    UserWrapper/UserModule/average[12]_i_31_n_0
    SLICE_X130Y63        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    25.000 r  UserWrapper/UserModule/average_reg[12]_i_14/CO[7]
                         net (fo=1, routed)           0.027    25.027    UserWrapper/UserModule/average_reg[12]_i_14_n_0
    SLICE_X130Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.049 r  UserWrapper/UserModule/average_reg[12]_i_5/CO[7]
                         net (fo=1, routed)           0.027    25.076    UserWrapper/UserModule/average_reg[12]_i_5_n_0
    SLICE_X130Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    25.098 r  UserWrapper/UserModule/average_reg[12]_i_2/CO[7]
                         net (fo=1, routed)           0.027    25.125    UserWrapper/UserModule/average_reg[12]_i_2_n_0
    SLICE_X130Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    25.189 r  UserWrapper/UserModule/average_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.742    25.931    UserWrapper/UserModule/p_0_in[12]
    SLICE_X127Y62        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    26.310 r  UserWrapper/UserModule/average_reg[11]_i_23/CO[7]
                         net (fo=1, routed)           0.027    26.337    UserWrapper/UserModule/average_reg[11]_i_23_n_0
    SLICE_X127Y63        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.359 r  UserWrapper/UserModule/average_reg[11]_i_14/CO[7]
                         net (fo=1, routed)           0.027    26.386    UserWrapper/UserModule/average_reg[11]_i_14_n_0
    SLICE_X127Y64        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.408 r  UserWrapper/UserModule/average_reg[11]_i_5/CO[7]
                         net (fo=1, routed)           0.027    26.435    UserWrapper/UserModule/average_reg[11]_i_5_n_0
    SLICE_X127Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    26.457 r  UserWrapper/UserModule/average_reg[11]_i_2/CO[7]
                         net (fo=1, routed)           0.027    26.484    UserWrapper/UserModule/average_reg[11]_i_2_n_0
    SLICE_X127Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    26.548 r  UserWrapper/UserModule/average_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.393    26.941    UserWrapper/UserModule/p_0_in[11]
    SLICE_X128Y65        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379    27.320 r  UserWrapper/UserModule/average_reg[10]_i_23/CO[7]
                         net (fo=1, routed)           0.027    27.347    UserWrapper/UserModule/average_reg[10]_i_23_n_0
    SLICE_X128Y66        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    27.533 r  UserWrapper/UserModule/average_reg[10]_i_14/O[7]
                         net (fo=2, routed)           0.405    27.938    UserWrapper/UserModule/average_reg[10]_i_14_n_8
    SLICE_X129Y69        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115    28.053 r  UserWrapper/UserModule/average[9]_i_22/O
                         net (fo=1, routed)           0.000    28.053    UserWrapper/UserModule/average[9]_i_22_n_0
    SLICE_X129Y69        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404    28.457 r  UserWrapper/UserModule/average_reg[9]_i_5/CO[7]
                         net (fo=1, routed)           0.027    28.484    UserWrapper/UserModule/average_reg[9]_i_5_n_0
    SLICE_X129Y70        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    28.506 r  UserWrapper/UserModule/average_reg[9]_i_2/CO[7]
                         net (fo=1, routed)           0.027    28.533    UserWrapper/UserModule/average_reg[9]_i_2_n_0
    SLICE_X129Y71        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.064    28.597 r  UserWrapper/UserModule/average_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.042    28.639    UserWrapper/UserModule/p_0_in[9]
    SLICE_X129Y71        FDRE                                         r  UserWrapper/UserModule/average_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.988     6.317    UserWrapper/UserModule/user_clk
    SLICE_X129Y71        FDRE                                         r  UserWrapper/UserModule/average_reg[9]/C
                         clock pessimism              0.142     6.459    
                         clock uncertainty           -0.035     6.424    
    SLICE_X129Y71        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.482    UserWrapper/UserModule/average_reg[9]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                         -28.639    
  -------------------------------------------------------------------
                         slack                                -22.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.021ns (routing 0.416ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.470ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.021     1.139    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X140Y37        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y37        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.187 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[28]/Q
                         net (fo=1, routed)           0.166     1.353    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[284]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.133     1.298    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.142    
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[28])
                                                      0.181     1.323    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/EP_TX/cmd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.997ns (routing 0.415ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.468ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        0.997     1.115    PicoFramework/app/PIO_EP/EP_TX/CLK
    SLICE_X127Y42        FDRE                                         r  PicoFramework/app/PIO_EP/EP_TX/cmd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.164 r  PicoFramework/app/PIO_EP/EP_TX/cmd_reg[6]/Q
                         net (fo=1, routed)           0.077     1.241    PicoFramework/app/PIO_EP/EP_TX/cmd_reg_n_0_[6]
    SLICE_X125Y41        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.015     1.256 r  PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata[6]_i_1/O
                         net (fo=1, routed)           0.014     1.270    PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata[6]_i_1_n_0
    SLICE_X125Y41        FDRE                                         r  PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.175     1.340    PicoFramework/app/PIO_EP/EP_TX/CLK
    SLICE_X125Y41        FDRE                                         r  PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_reg[6]/C
                         clock pessimism             -0.156     1.184    
    SLICE_X125Y41        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.240    PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/EP_RX/cpld_data_reordered_q2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.079ns (47.879%)  route 0.086ns (52.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.034ns (routing 0.415ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.468ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.034     1.152    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X137Y16        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/cpld_data_reordered_q2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y16        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.201 r  PicoFramework/app/PIO_EP/EP_RX/cpld_data_reordered_q2_reg[20]/Q
                         net (fo=1, routed)           0.070     1.271    PicoFramework/app/PIO_EP/EP_RX/cpld_data_reordered_q2[20]
    SLICE_X138Y16        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.301 r  PicoFramework/app/PIO_EP/EP_RX/stream_data[20]_i_1/O
                         net (fo=1, routed)           0.016     1.317    PicoFramework/app/PIO_EP/EP_RX/stream_data[20]_i_1_n_0
    SLICE_X138Y16        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.221     1.386    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X138Y16        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[20]/C
                         clock pessimism             -0.155     1.231    
    SLICE_X138Y16        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.287    PicoFramework/app/PIO_EP/EP_RX/stream_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[113]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.143ns (37.337%)  route 0.240ns (62.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.026ns (routing 0.419ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y5         RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y5         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[5])
                                                      0.143     1.287 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[3].ramb18e2_inst/DOUTADOUT[5]
                         net (fo=1, routed)           0.240     1.527    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[113]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[113]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.159     1.175    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[113])
                                                      0.321     1.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[105]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.138ns (37.097%)  route 0.234ns (62.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.007ns (routing 0.419ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.007     1.125    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X15Y13        RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X15Y13        RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.138     1.263 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/DOUTBDOUT[14]
                         net (fo=1, routed)           0.234     1.497    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[105]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[105]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.159     1.175    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[105])
                                                      0.291     1.466    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.033ns (routing 0.416ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.470ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.033     1.151    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/CLK
    SLICE_X139Y58        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y58        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.199 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_4_lane.pipe_lane_3_inst/pipe_stages_1.pipe_tx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.212     1.411    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[5]
    GTHE3_CHANNEL_X1Y4   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.181     1.346    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y4   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.101     1.245    
    GTHE3_CHANNEL_X1Y4   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[5])
                                                      0.135     1.380    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/HdrAligner/data_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/EP_RX/rx_data_q_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.027ns (routing 0.415ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.468ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.027     1.145    PicoFramework/app/PIO_EP/HdrAligner/CLK
    SLICE_X130Y14        FDRE                                         r  PicoFramework/app/PIO_EP/HdrAligner/data_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y14        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.194 r  PicoFramework/app/PIO_EP/HdrAligner/data_reg[75]/Q
                         net (fo=1, routed)           0.130     1.324    PicoFramework/app/PIO_EP/EP_RX/data_reg[127][75]
    SLICE_X132Y14        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/rx_data_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.226     1.391    PicoFramework/app/PIO_EP/EP_RX/CLK
    SLICE_X132Y14        FDRE                                         r  PicoFramework/app/PIO_EP/EP_RX/rx_data_q_reg[75]/C
                         clock pessimism             -0.155     1.236    
    SLICE_X132Y14        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.292    PicoFramework/app/PIO_EP/EP_RX/rx_data_q_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[8]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.030ns (routing 0.416ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.470ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.030     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X142Y49        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y49        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.125     1.321    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[392]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.154     1.319    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.187     1.132    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[8])
                                                      0.157     1.289    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.040ns (routing 0.416ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.470ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.040     1.158    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X141Y51        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y51        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.206 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[31]/Q
                         net (fo=1, routed)           0.168     1.374    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[415]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.154     1.319    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.155     1.164    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[31])
                                                      0.178     1.342    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.048ns (20.779%)  route 0.183ns (79.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.025ns (routing 0.416ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.470ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.025     1.143    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X139Y50        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y50        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.191 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[20]/Q
                         net (fo=1, routed)           0.183     1.374    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[404]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.154     1.319    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.155     1.164    
    GTHE3_CHANNEL_X1Y3   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.342    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     PCIE_3_1/USERCLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.374         0.245       0.129      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.374         0.244       0.130      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.374         0.231       0.143      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/CORECLK  0.374         0.226       0.148      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK  0.374         0.206       0.168      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK  0.374         0.200       0.174      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.609         0.351       0.258      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.609         0.346       0.263      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.609         0.335       0.274      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/USERCLK         PCIE_3_1/CORECLK  0.609         0.326       0.283      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_picoclk
  To Clock:  sys_picoclk

Setup :            0  Failing Endpoints,  Worst Slack      235.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.041ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.894ns (18.841%)  route 3.851ns (81.159%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.780    11.089    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048   246.130    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[22]
  -------------------------------------------------------------------
                         required time                        246.130    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                235.041    

Slack (MET) :             235.041ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.894ns (18.841%)  route 3.851ns (81.159%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.780    11.089    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048   246.130    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]
  -------------------------------------------------------------------
                         required time                        246.130    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                235.041    

Slack (MET) :             235.041ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.894ns (18.841%)  route 3.851ns (81.159%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.780    11.089    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048   246.130    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]
  -------------------------------------------------------------------
                         required time                        246.130    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                235.041    

Slack (MET) :             235.041ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.894ns (18.841%)  route 3.851ns (81.159%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.780    11.089    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[9]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048   246.130    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[9]
  -------------------------------------------------------------------
                         required time                        246.130    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                235.041    

Slack (MET) :             235.046ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.894ns (18.857%)  route 3.847ns (81.143%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.776    11.085    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[10]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047   246.131    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[10]
  -------------------------------------------------------------------
                         required time                        246.131    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                235.046    

Slack (MET) :             235.046ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.894ns (18.857%)  route 3.847ns (81.143%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.776    11.085    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[25]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047   246.131    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[25]
  -------------------------------------------------------------------
                         required time                        246.131    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                235.046    

Slack (MET) :             235.046ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.894ns (18.857%)  route 3.847ns (81.143%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.776    11.085    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047   246.131    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]
  -------------------------------------------------------------------
                         required time                        246.131    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                235.046    

Slack (MET) :             235.046ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.894ns (18.857%)  route 3.847ns (81.143%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.253    10.124    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X130Y23        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185    10.309 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          0.776    11.085    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[2]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047   246.131    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[2]
  -------------------------------------------------------------------
                         required time                        246.131    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                235.046    

Slack (MET) :             235.139ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.808ns (16.986%)  route 3.949ns (83.015%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          1.086    10.957    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X129Y29        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.099    11.056 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[5]_i_1/O
                         net (fo=1, routed)           0.045    11.101    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_157
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062   246.240    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]
  -------------------------------------------------------------------
                         required time                        246.240    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                235.139    

Slack (MET) :             235.149ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.802ns (16.898%)  route 3.944ns (83.102%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 245.479 - 240.000 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 0.975ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.895ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.235     6.344    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X128Y23        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y23        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     6.458 f  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[16]/Q
                         net (fo=2, routed)           0.551     7.009    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[16]
    SLICE_X130Y24        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     7.194 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11/O
                         net (fo=1, routed)           0.499     7.693    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_11_n_0
    SLICE_X129Y23        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     7.733 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7/O
                         net (fo=1, routed)           0.343     8.076    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_7_n_0
    SLICE_X128Y20        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     8.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.421     8.682    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X127Y25        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     8.798 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         1.004     9.802    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y19        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     9.871 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          1.084    10.955    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X129Y29        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093    11.048 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_2/O
                         net (fo=1, routed)           0.042    11.090    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_131
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930   242.259    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106   242.365 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067   243.432    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.507 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.972   245.479    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y29        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]/C
                         clock pessimism              0.734   246.213    
                         clock uncertainty           -0.035   246.178    
    SLICE_X129Y29        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061   246.239    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[31]
  -------------------------------------------------------------------
                         required time                        246.239    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                235.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[29]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.988ns (routing 0.448ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.497ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.988     2.777    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X134Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y66        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.825 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[101]/Q
                         net (fo=1, routed)           0.169     2.994    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[101]
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.238     3.497    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.566     2.931    
    RAMB36_X17Y13        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[29])
                                                      0.029     2.960    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[96]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[24]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.990ns (routing 0.448ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.497ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.990     2.779    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y66        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y66        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.827 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[96]/Q
                         net (fo=1, routed)           0.136     2.963    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[96]
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.238     3.497    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.597     2.900    
    RAMB36_X17Y13        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[24])
                                                      0.029     2.929    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[117]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[45]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.990ns (routing 0.448ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.497ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.990     2.779    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y66        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y66        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.828 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[117]/Q
                         net (fo=1, routed)           0.137     2.965    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[117]
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[45]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.238     3.497    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.597     2.900    
    RAMB36_X17Y13        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[45])
                                                      0.029     2.929    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[17]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.997ns (routing 0.448ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.497ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.997     2.786    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y67        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y67        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.834 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[89]/Q
                         net (fo=1, routed)           0.132     2.966    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[89]
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.238     3.497    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.597     2.900    
    RAMB36_X17Y13        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[17])
                                                      0.029     2.929    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[27]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.988ns (routing 0.448ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.497ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.988     2.777    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X134Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y66        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.825 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[99]/Q
                         net (fo=1, routed)           0.173     2.998    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[99]
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.238     3.497    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.566     2.931    
    RAMB36_X17Y13        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[27])
                                                      0.029     2.960    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[8]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.989ns (routing 0.448ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.497ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.989     2.778    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X127Y61        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.827 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[8]/Q
                         net (fo=1, routed)           0.165     2.992    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[8]
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.231     3.490    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.566     2.924    
    RAMB36_X16Y12        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[8])
                                                      0.029     2.953    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[10]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.989ns (routing 0.448ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.497ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.989     2.778    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X127Y61        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y61        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.826 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.167     2.993    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[10]
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.231     3.490    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.566     2.924    
    RAMB36_X16Y12        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[10])
                                                      0.029     2.953    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]/C
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[4]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.994ns (routing 0.448ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.497ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.994     2.783    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y65        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y65        FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.832 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]/Q
                         net (fo=1, routed)           0.138     2.970    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[76]
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.238     3.497    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y13        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.597     2.900    
    RAMB36_X17Y13        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[4])
                                                      0.029     2.929    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[5]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.988ns (routing 0.448ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.497ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.988     2.777    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X127Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y66        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.825 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[69]/Q
                         net (fo=1, routed)           0.172     2.997    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[69]
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DINP[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.231     3.490    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.566     2.924    
    RAMB36_X16Y12        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DINP[5])
                                                      0.029     2.953    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[15]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.991ns (routing 0.448ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.497ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.991     2.780    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X126Y64        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y64        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.828 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[15]/Q
                         net (fo=1, routed)           0.171     2.999    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[15]
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.231     3.490    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y12        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.566     2.924    
    RAMB36_X16Y12        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[15])
                                                      0.029     2.953    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_picoclk
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y3   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X15Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/rst_qq__reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[3]_srl4/CLK
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X131Y26  PicoFramework/app/CardInfo/PicoDataOut_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X131Y26  PicoFramework/app/CardInfo/PicoDataOut_reg[24]/C
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y3   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y3   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/rst_qq__reg[3]_srl4/CLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y3   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y3   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X15Y5   PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y58  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dclk
  To Clock:  dclk

Setup :            0  Failing Endpoints,  Worst Slack    15356.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     7678.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15356.778ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.653ns (21.883%)  route 2.331ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 15368.511 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.659ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[0])
                                                      0.480    10.340 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[0]
                         net (fo=5, routed)           0.946    11.286    PicoFramework/app/SystemMonitor/channel[0]
    SLICE_X129Y110       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173    11.459 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.385    12.844    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.739 15368.512    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[1]/C
                         clock pessimism              1.195 15369.707    
                         clock uncertainty           -0.035 15369.672    
    SLICE_X129Y66        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15369.622    PicoFramework/app/SystemMonitor/Vccint_reg[1]
  -------------------------------------------------------------------
                         required time                      15369.622    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                              15356.778    

Slack (MET) :             15356.778ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.653ns (21.883%)  route 2.331ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 15368.511 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.659ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[0])
                                                      0.480    10.340 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[0]
                         net (fo=5, routed)           0.946    11.286    PicoFramework/app/SystemMonitor/channel[0]
    SLICE_X129Y110       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173    11.459 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.385    12.844    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.739 15368.512    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[2]/C
                         clock pessimism              1.195 15369.707    
                         clock uncertainty           -0.035 15369.672    
    SLICE_X129Y66        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15369.622    PicoFramework/app/SystemMonitor/Vccint_reg[2]
  -------------------------------------------------------------------
                         required time                      15369.622    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                              15356.778    

Slack (MET) :             15356.778ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.653ns (21.883%)  route 2.331ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 15368.511 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.659ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[0])
                                                      0.480    10.340 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[0]
                         net (fo=5, routed)           0.946    11.286    PicoFramework/app/SystemMonitor/channel[0]
    SLICE_X129Y110       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173    11.459 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.385    12.844    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.739 15368.512    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/C
                         clock pessimism              1.195 15369.707    
                         clock uncertainty           -0.035 15369.672    
    SLICE_X129Y66        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050 15369.622    PicoFramework/app/SystemMonitor/Vccint_reg[4]
  -------------------------------------------------------------------
                         required time                      15369.622    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                              15356.778    

Slack (MET) :             15356.971ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.643ns (23.030%)  route 2.149ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.509ns = ( 15368.510 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.659ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[4])
                                                      0.527    10.387 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[4]
                         net (fo=5, routed)           0.994    11.381    PicoFramework/app/SystemMonitor/channel[4]
    SLICE_X129Y110       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    11.497 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.155    12.652    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.738 15368.511    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
                         clock pessimism              1.195 15369.706    
                         clock uncertainty           -0.035 15369.671    
    SLICE_X132Y70        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047 15369.624    PicoFramework/app/SystemMonitor/Vccaux_reg[0]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                              15356.971    

Slack (MET) :             15356.971ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.643ns (23.030%)  route 2.149ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.509ns = ( 15368.510 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.659ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[4])
                                                      0.527    10.387 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[4]
                         net (fo=5, routed)           0.994    11.381    PicoFramework/app/SystemMonitor/channel[4]
    SLICE_X129Y110       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    11.497 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.155    12.652    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.738 15368.511    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
                         clock pessimism              1.195 15369.706    
                         clock uncertainty           -0.035 15369.671    
    SLICE_X132Y70        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047 15369.624    PicoFramework/app/SystemMonitor/Vccaux_reg[3]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                              15356.971    

Slack (MET) :             15356.971ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.643ns (23.030%)  route 2.149ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.509ns = ( 15368.510 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.659ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[4])
                                                      0.527    10.387 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[4]
                         net (fo=5, routed)           0.994    11.381    PicoFramework/app/SystemMonitor/channel[4]
    SLICE_X129Y110       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    11.497 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.155    12.652    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.738 15368.511    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/C
                         clock pessimism              1.195 15369.706    
                         clock uncertainty           -0.035 15369.671    
    SLICE_X132Y70        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047 15369.624    PicoFramework/app/SystemMonitor/Vccaux_reg[8]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                              15356.971    

Slack (MET) :             15356.971ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.643ns (23.030%)  route 2.149ns (76.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.509ns = ( 15368.510 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.659ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[4])
                                                      0.527    10.387 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[4]
                         net (fo=5, routed)           0.994    11.381    PicoFramework/app/SystemMonitor/channel[4]
    SLICE_X129Y110       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    11.497 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.155    12.652    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.738 15368.511    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y70        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[9]/C
                         clock pessimism              1.195 15369.706    
                         clock uncertainty           -0.035 15369.671    
    SLICE_X132Y70        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047 15369.624    PicoFramework/app/SystemMonitor/Vccaux_reg[9]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                              15356.971    

Slack (MET) :             15357.076ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.683ns (25.409%)  route 2.005ns (74.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 15368.511 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.659ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498    10.358 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.016    11.374    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185    11.559 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.989    12.548    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.739 15368.512    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[1]/C
                         clock pessimism              1.195 15369.707    
                         clock uncertainty           -0.035 15369.672    
    SLICE_X129Y66        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047 15369.625    PicoFramework/app/SystemMonitor/Vp_reg[1]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                              15357.076    

Slack (MET) :             15357.076ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.683ns (25.409%)  route 2.005ns (74.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 15368.511 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.659ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498    10.358 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.016    11.374    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185    11.559 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.989    12.548    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.739 15368.512    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[2]/C
                         clock pessimism              1.195 15369.707    
                         clock uncertainty           -0.035 15369.672    
    SLICE_X129Y66        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047 15369.625    PicoFramework/app/SystemMonitor/Vp_reg[2]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                              15357.076    

Slack (MET) :             15357.076ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.683ns (25.409%)  route 2.005ns (74.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 15368.511 - 15360.001 ) 
    Source Clock Delay      (SCD):    9.860ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.659ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        2.173     2.570    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.687 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.339     4.026    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.109 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.253     6.362    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.352     7.827    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     7.910 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950     9.860    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[3])
                                                      0.498    10.358 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[3]
                         net (fo=5, routed)           1.016    11.374    PicoFramework/app/SystemMonitor/channel[3]
    SLICE_X129Y110       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185    11.559 r  PicoFramework/app/SystemMonitor/Vp[9]_i_1/O
                         net (fo=10, routed)          0.989    12.548    PicoFramework/app/SystemMonitor/Vp_2
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.930 15362.260    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106 15362.366 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.067 15363.434    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.509 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.008 15365.517    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104 15365.620 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.077 15366.697    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.772 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.739 15368.512    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[4]/C
                         clock pessimism              1.195 15369.707    
                         clock uncertainty           -0.035 15369.672    
    SLICE_X129Y66        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047 15369.625    PicoFramework/app/SystemMonitor/Vp_reg[4]
  -------------------------------------------------------------------
                         required time                      15369.624    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                              15357.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.067ns (10.355%)  route 0.580ns (89.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.365ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[7])
                                                      0.067     4.352 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[7]
                         net (fo=4, routed)           0.580     4.932    PicoFramework/app/SystemMonitor/dobus[7]
    SLICE_X129Y73        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.976     5.312    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y73        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
                         clock pessimism             -0.921     4.391    
    SLICE_X129Y73        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     4.447    PicoFramework/app/SystemMonitor/Vccaux_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.447    
                         arrival time                           4.932    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.058ns (8.593%)  route 0.617ns (91.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.365ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[13])
                                                      0.058     4.343 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[13]
                         net (fo=4, routed)           0.617     4.960    PicoFramework/app/SystemMonitor/dobus[13]
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.985     5.321    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/C
                         clock pessimism             -0.921     4.400    
    SLICE_X129Y72        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     4.456    PicoFramework/app/SystemMonitor/Vccint_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.063ns (9.078%)  route 0.631ns (90.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.365ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[6])
                                                      0.063     4.348 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[6]
                         net (fo=4, routed)           0.631     4.979    PicoFramework/app/SystemMonitor/dobus[6]
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.983     5.319    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[0]/C
                         clock pessimism             -0.921     4.398    
    SLICE_X129Y72        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     4.454    PicoFramework/app/SystemMonitor/Vp_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.454    
                         arrival time                           4.979    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.060ns (8.487%)  route 0.647ns (91.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.365ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[9])
                                                      0.060     4.345 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[9]
                         net (fo=4, routed)           0.647     4.992    PicoFramework/app/SystemMonitor/dobus[9]
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.985     5.321    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/C
                         clock pessimism             -0.921     4.400    
    SLICE_X129Y72        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     4.456    PicoFramework/app/SystemMonitor/Vccint_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.058ns (8.146%)  route 0.654ns (91.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.365ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[13])
                                                      0.058     4.343 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[13]
                         net (fo=4, routed)           0.654     4.997    PicoFramework/app/SystemMonitor/dobus[13]
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.983     5.319    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
                         clock pessimism             -0.921     4.398    
    SLICE_X129Y72        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     4.453    PicoFramework/app/SystemMonitor/Vccaux_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.997    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.067ns (9.463%)  route 0.641ns (90.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.365ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[7])
                                                      0.067     4.352 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[7]
                         net (fo=4, routed)           0.641     4.993    PicoFramework/app/SystemMonitor/dobus[7]
    SLICE_X129Y73        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.976     5.312    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y73        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[1]/C
                         clock pessimism             -0.921     4.391    
    SLICE_X129Y73        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     4.447    PicoFramework/app/SystemMonitor/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.447    
                         arrival time                           4.993    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.063ns (8.642%)  route 0.666ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.365ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[8])
                                                      0.063     4.348 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[8]
                         net (fo=4, routed)           0.666     5.014    PicoFramework/app/SystemMonitor/dobus[8]
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.983     5.319    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
                         clock pessimism             -0.921     4.398    
    SLICE_X129Y72        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     4.454    PicoFramework/app/SystemMonitor/Vccaux_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.454    
                         arrival time                           5.014    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.066ns (9.066%)  route 0.662ns (90.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.365ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[15])
                                                      0.066     4.351 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[15]
                         net (fo=4, routed)           0.662     5.013    PicoFramework/app/SystemMonitor/dobus[15]
    SLICE_X128Y74        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.981     5.317    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X128Y74        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[9]/C
                         clock pessimism             -0.921     4.396    
    SLICE_X128Y74        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     4.452    PicoFramework/app/SystemMonitor/Vccint_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.452    
                         arrival time                           5.013    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.063ns (8.537%)  route 0.675ns (91.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.365ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[8])
                                                      0.063     4.348 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[8]
                         net (fo=4, routed)           0.675     5.023    PicoFramework/app/SystemMonitor/dobus[8]
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.985     5.321    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y72        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[2]/C
                         clock pessimism             -0.921     4.400    
    SLICE_X129Y72        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     4.456    PicoFramework/app/SystemMonitor/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           5.023    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.067ns (8.921%)  route 0.684ns (91.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.921ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.365ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        0.987     1.105    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.153 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.609     1.762    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.789 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.972     2.761    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.810 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.614     3.424    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.451 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.285    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[7])
                                                      0.067     4.352 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[7]
                         net (fo=4, routed)           0.684     5.036    PicoFramework/app/SystemMonitor/dobus[7]
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9814, routed)        1.161     1.326    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.063     1.389 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.839     2.228    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.259 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.137     3.396    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X124Y91        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.064     3.460 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.845     4.305    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.336 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.977     5.313    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y66        FDRE                                         r  PicoFramework/app/SystemMonitor/Vp_reg[1]/C
                         clock pessimism             -0.921     4.392    
    SLICE_X129Y66        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     4.448    PicoFramework/app/SystemMonitor/Vp_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.588    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk
Waveform(ns):       { 0.000 7680.001 }
Period(ns):         15360.002
Sources:            { PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE1/DCLK  n/a            4.000         15360.002   15356.002  SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Min Period        n/a     BUFGCE/I       n/a            1.379         15360.002   15358.623  BUFGCE_X2Y32   my_sysmon_i_1/I
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y70  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y73  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y70  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y73  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
Low Pulse Width   Slow    SYSMONE1/DCLK  n/a            1.600         7680.000    7678.400   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK  n/a            1.600         7680.002    7678.402   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccint_reg[3]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccint_reg[5]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccint_reg[6]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccint_reg[7]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/temp_reg[6]/C
Low Pulse Width   Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/temp_reg[7]/C
High Pulse Width  Slow    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y73  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y73  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y73  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y73  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y66  PicoFramework/app/SystemMonitor/Vccint_reg[1]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y66  PicoFramework/app/SystemMonitor/Vccint_reg[2]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y72  PicoFramework/app/SystemMonitor/Vccint_reg[3]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y66  PicoFramework/app/SystemMonitor/Vccint_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.118ns (12.784%)  route 0.805ns (87.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.639ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.805     3.652    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.771    12.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.336    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X140Y64        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.118ns (12.784%)  route 0.805ns (87.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.639ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.805     3.652    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.771    12.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.336    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X140Y64        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.118ns (12.784%)  route 0.805ns (87.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.639ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.805     3.652    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.771    12.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.336    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X140Y64        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.118ns (12.757%)  route 0.807ns (87.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.639ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.807     3.654    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.775    12.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.336    12.617    
                         clock uncertainty           -0.035    12.582    
    SLICE_X141Y64        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.500    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.118ns (12.757%)  route 0.807ns (87.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.639ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.807     3.654    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.775    12.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.336    12.617    
                         clock uncertainty           -0.035    12.582    
    SLICE_X141Y64        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.500    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.118ns (12.757%)  route 0.807ns (87.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 12.281 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.639ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.807     3.654    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.775    12.281    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.336    12.617    
                         clock uncertainty           -0.035    12.582    
    SLICE_X141Y64        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.500    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.118ns (12.812%)  route 0.803ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.639ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.803     3.650    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y65        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.771    12.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.336    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X140Y65        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.118ns (12.812%)  route 0.803ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.277ns = ( 12.277 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.639ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.803     3.650    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y65        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.771    12.277    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism              0.336    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X140Y65        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.496    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.118ns (12.924%)  route 0.795ns (87.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.639ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.795     3.642    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.769    12.275    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.336    12.611    
                         clock uncertainty           -0.035    12.576    
    SLICE_X140Y64        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    12.494    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.118ns (12.924%)  route 0.795ns (87.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.000ns (routing 0.706ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.639ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         2.000     2.729    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.847 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.795     3.642    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.769    12.275    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.336    12.611    
                         clock uncertainty           -0.035    12.576    
    SLICE_X140Y64        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    12.494    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  8.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.048ns (13.598%)  route 0.305ns (86.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.305     1.502    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y63        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.231     1.238    
    SLICE_X141Y63        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.048ns (11.137%)  route 0.383ns (88.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.383     1.580    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y65        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y65        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.231     1.238    
    SLICE_X141Y65        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.048ns (11.137%)  route 0.383ns (88.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.383     1.580    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y65        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y65        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.231     1.238    
    SLICE_X141Y65        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     1.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.048ns (11.137%)  route 0.383ns (88.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.410ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.383     1.580    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.082     1.469    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.231     1.238    
    SLICE_X141Y64        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.243    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.048ns (11.163%)  route 0.382ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.410ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.382     1.579    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.080     1.467    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.231     1.236    
    SLICE_X140Y64        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.048ns (11.163%)  route 0.382ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.410ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.382     1.579    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.080     1.467    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.231     1.236    
    SLICE_X140Y64        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.048ns (11.163%)  route 0.382ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.410ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.382     1.579    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y65        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.080     1.467    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.231     1.236    
    SLICE_X140Y65        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.048ns (11.163%)  route 0.382ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.410ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.382     1.579    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y65        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.080     1.467    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y65        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.231     1.236    
    SLICE_X140Y65        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.241    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.048ns (10.984%)  route 0.389ns (89.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.410ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.389     1.586    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.085     1.472    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.231     1.241    
    SLICE_X141Y64        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.246    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.048ns (10.984%)  route 0.389ns (89.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.410ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X128Y63        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y63        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.389     1.586    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y64        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.085     1.472    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X141Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.231     1.241    
    SLICE_X141Y64        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.246    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.248ns (9.278%)  route 2.425ns (90.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 6.261 - 4.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.801ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.727ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.243     2.640    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X138Y53        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y53        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.757 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.771     3.528    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X125Y52        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.659 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         1.654     5.313    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X124Y21        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.932     6.261    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X124Y21        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.198     6.459    
                         clock uncertainty           -0.035     6.423    
    SLICE_X124Y21        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.341    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.248ns (9.313%)  route 2.415ns (90.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 6.259 - 4.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.801ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.727ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.243     2.640    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X138Y53        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y53        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.757 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.771     3.528    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X125Y52        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     3.659 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=971, routed)         1.644     5.303    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/SR[0]
    SLICE_X124Y21        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.930     6.259    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/CLK_USERCLK
    SLICE_X124Y21        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.198     6.457    
                         clock uncertainty           -0.035     6.421    
    SLICE_X124Y21        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.339    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                          6.339    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 1.171ns (45.352%)  route 1.411ns (54.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 6.305 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.727ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[0])
                                                      0.983     3.550 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[0]
                         net (fo=1, routed)           0.589     4.139    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[0]
    SLICE_X124Y3         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.327 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.822     5.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/reset_pol
    SLICE_X130Y4         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.976     6.305    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X130Y4         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C
                         clock pessimism              0.197     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X130Y4         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.385    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 1.171ns (45.352%)  route 1.411ns (54.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 6.305 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.727ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[0])
                                                      0.983     3.550 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[0]
                         net (fo=1, routed)           0.589     4.139    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[0]
    SLICE_X124Y3         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.327 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.822     5.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/reset_pol
    SLICE_X130Y4         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.976     6.305    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X130Y4         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C
                         clock pessimism              0.197     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X130Y4         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.385    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.044ns (43.609%)  route 1.350ns (56.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 6.250 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.727ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.518 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.785     4.303    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X124Y3         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     4.396 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_cdc_i_1/O
                         net (fo=2, routed)           0.565     4.961    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/src_arst
    SLICE_X124Y3         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.921     6.250    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/C
                         clock pessimism              0.198     6.448    
                         clock uncertainty           -0.035     6.413    
    SLICE_X124Y3         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     6.331    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.331    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.044ns (43.609%)  route 1.350ns (56.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns = ( 6.250 - 4.000 ) 
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.801ns, distribution 1.369ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.727ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.170     2.567    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.518 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.785     4.303    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X124Y3         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     4.396 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_cdc_i_1/O
                         net (fo=2, routed)           0.565     4.961    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/src_arst
    SLICE_X124Y3         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.921     6.250    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                         clock pessimism              0.198     6.448    
                         clock uncertainty           -0.035     6.413    
    SLICE_X124Y3         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.331    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.331    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.116ns (5.046%)  route 2.183ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 6.257 - 4.000 ) 
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.801ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.727ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.161     2.558    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y3         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.674 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.183     4.857    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X124Y42        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.928     6.257    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X124Y42        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg/C
                         clock pessimism              0.199     6.456    
                         clock uncertainty           -0.035     6.420    
    SLICE_X124Y42        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.338    PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo_ready_reg
  -------------------------------------------------------------------
                         required time                          6.338    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.116ns (5.046%)  route 2.183ns (94.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 6.257 - 4.000 ) 
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.801ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.727ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.161     2.558    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y3         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.674 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.183     4.857    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X124Y42        FDPE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.928     6.257    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X124Y42        FDPE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/C
                         clock pessimism              0.199     6.456    
                         clock uncertainty           -0.035     6.420    
    SLICE_X124Y42        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     6.338    PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg
  -------------------------------------------------------------------
                         required time                          6.338    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.116ns (5.068%)  route 2.173ns (94.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 6.255 - 4.000 ) 
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.801ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.727ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.161     2.558    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X124Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y3         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.674 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.173     4.847    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X124Y42        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.926     6.255    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X124Y42        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/C
                         clock pessimism              0.199     6.454    
                         clock uncertainty           -0.035     6.418    
    SLICE_X124Y42        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     6.336    PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.232ns (11.367%)  route 1.809ns (88.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 6.304 - 4.000 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.801ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.727ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        2.158     2.555    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y32        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y32        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.672 f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.687     3.359    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X130Y32        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     3.474 f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.122     4.596    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X134Y31        FDPE                                         f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.975     6.304    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X134Y31        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.198     6.502    
                         clock uncertainty           -0.035     6.467    
    SLICE_X134Y31        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     6.385    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.385    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  1.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.030ns (routing 0.415ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.468ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.030     1.148    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y31        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y31        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.197 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.141     1.338    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X140Y31        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.216     1.381    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y31        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.155     1.226    
    SLICE_X140Y31        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.231    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      0.962ns (routing 0.415ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.468ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        0.962     1.080    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X122Y30        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y30        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.129 f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.138     1.267    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X123Y30        FDPE                                         f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.137     1.302    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X123Y30        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.157     1.145    
    SLICE_X123Y30        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     1.150    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.048ns (23.077%)  route 0.160ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.030ns (routing 0.415ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.468ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.030     1.148    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y31        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y31        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.196 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.160     1.356    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X140Y31        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.214     1.379    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y31        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.155     1.224    
    SLICE_X140Y31        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.229    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.970ns (routing 0.415ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.468ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        0.970     1.088    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y32        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y32        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.136 f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     1.266    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X123Y32        FDPE                                         f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.143     1.308    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y32        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.190     1.118    
    SLICE_X123Y32        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.123    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.048ns (18.391%)  route 0.213ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.026ns (routing 0.415ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.468ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.026     1.144    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X133Y20        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y20        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.192 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.213     1.405    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X139Y20        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.225     1.390    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y20        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.155     1.235    
    SLICE_X139Y20        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.240    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.048ns (18.321%)  route 0.214ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.027ns (routing 0.415ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.468ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.027     1.145    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y21        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y21        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.193 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.214     1.407    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X138Y22        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.221     1.386    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y22        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.155     1.231    
    SLICE_X138Y22        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.236    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.032ns (routing 0.415ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.468ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.032     1.150    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y25        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y25        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.198 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.177     1.375    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X138Y28        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.214     1.379    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X138Y28        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.185     1.194    
    SLICE_X138Y28        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.199    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.063ns (28.507%)  route 0.158ns (71.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.042ns (routing 0.415ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.468ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.042     1.160    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y42        FDRE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y42        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.208 r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.033     1.241    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X141Y42        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.256 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.125     1.381    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X140Y42        FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.228     1.393    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y42        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.196     1.197    
    SLICE_X140Y42        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.202    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.063ns (28.507%)  route 0.158ns (71.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.042ns (routing 0.415ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.468ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.042     1.160    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y42        FDRE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y42        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.208 r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.033     1.241    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X141Y42        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.256 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.125     1.381    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X140Y42        FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.228     1.393    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y42        FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.196     1.197    
    SLICE_X140Y42        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.202    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.064ns (27.948%)  route 0.165ns (72.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.038ns (routing 0.415ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.468ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.038     1.156    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X132Y9         FDRE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y9         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.205 r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.034     1.239    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X132Y9         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     1.254 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.131     1.385    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X132Y9         FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9814, routed)        1.229     1.394    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X132Y9         FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.196     1.198    
    SLICE_X132Y9         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.203    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.182    





