history clear
add_file -verilog /home/ckb4640/ce495/fibonacci/fibonacci.sv
project -run  
project -save proj_1 /home/ckb4640/ce495/fibonacci/fib.prj
project -close /home/ckb4640/ce495/fibonacci/fib.prj
