/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[13] | ~(in_data[88]);
  assign celloutsig_1_0z = in_data[138] | ~(in_data[160]);
  assign celloutsig_1_1z = in_data[156:144] + { in_data[188:177], celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[78:74], celloutsig_0_0z, celloutsig_0_0z } + in_data[40:34];
  assign celloutsig_1_8z = celloutsig_1_1z[10:2] + celloutsig_1_1z[11:3];
  assign celloutsig_1_13z = { _00_[5:1], celloutsig_1_3z } + { celloutsig_1_1z[4:1], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_9z + { celloutsig_1_1z[4:2], celloutsig_1_13z, celloutsig_1_10z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_1z[5:1], celloutsig_0_0z };
  reg [5:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 6'h00;
    else _10_ <= _01_;
  assign out_data[37:32] = _10_;
  reg [4:0] _11_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 5'h00;
    else _11_ <= { in_data[130:127], celloutsig_1_6z };
  assign _00_[5:1] = _11_;
  reg [12:0] _12_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 13'h0000;
    else _12_ <= { _00_[2:1], celloutsig_1_17z, celloutsig_1_3z };
  assign out_data[108:96] = _12_;
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_8z } & celloutsig_1_1z[12:3];
  assign celloutsig_1_5z = celloutsig_1_1z[5:1] / { 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[191:162] === { in_data[107:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_1z[12:4] === celloutsig_1_1z[10:2];
  assign celloutsig_0_5z = in_data[62:53] || { in_data[68:60], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_1z[12:4] || { celloutsig_1_9z[5:4], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_3z = celloutsig_1_1z[2] & ~(in_data[108]);
  assign celloutsig_1_6z = celloutsig_1_1z[8] & ~(celloutsig_1_1z[7]);
  assign celloutsig_1_18z = ~((celloutsig_1_4z & in_data[103]) | celloutsig_1_4z);
  assign _00_[0] = celloutsig_1_3z;
  assign { out_data[128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_5z };
endmodule
