

================================================================
== Vitis HLS Report for 'yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS'
================================================================
* Date:           Mon Nov 18 23:57:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076679|  2076679|  20.767 ms|  20.767 ms|  2076679|  2076679|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5  |  2076677|  2076677|         9|          3|          1|  692224|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_ch_idx = alloca i32 1"   --->   Operation 12 'alloca' 'input_ch_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col_stride = alloca i32 1"   --->   Operation 13 'alloca' 'col_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_col = alloca i32 1"   --->   Operation 15 'alloca' 'out_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten57 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_stride = alloca i32 1"   --->   Operation 17 'alloca' 'row_stride' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten136 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_row = alloca i32 1"   --->   Operation 19 'alloca' 'out_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten242 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%curr_input_keep_V = alloca i32 1"   --->   Operation 21 'alloca' 'curr_input_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%curr_input_strb_V = alloca i32 1"   --->   Operation 22 'alloca' 'curr_input_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%curr_input_user_V = alloca i32 1"   --->   Operation 23 'alloca' 'curr_input_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%curr_input_id_V = alloca i32 1"   --->   Operation 24 'alloca' 'curr_input_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%curr_input_dest_V = alloca i32 1"   --->   Operation 25 'alloca' 'curr_input_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_i_i"   --->   Operation 26 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%icmp_ln1027_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_2"   --->   Operation 27 'read' 'icmp_ln1027_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln4_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln4_1"   --->   Operation 28 'read' 'mul_ln4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%icmp_ln1027_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027_1"   --->   Operation 29 'read' 'icmp_ln1027_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul_ln4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %mul_ln4"   --->   Operation 30 'read' 'mul_ln4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027"   --->   Operation 31 'read' 'icmp_ln1027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_fold_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %input_fold_ch"   --->   Operation 32 'read' 'input_fold_ch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmp_i_i606_not_mid1214_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i606_not_mid1214"   --->   Operation 33 'read' 'cmp_i_i606_not_mid1214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%notrhs_mid1192_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notrhs_mid1192"   --->   Operation 34 'read' 'notrhs_mid1192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%notlhs1_mid1182_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notlhs1_mid1182"   --->   Operation 35 'read' 'notlhs1_mid1182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mul_ln4_2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln4_2"   --->   Operation 36 'read' 'mul_ln4_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul_ln4_3_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %mul_ln4_3"   --->   Operation 37 'read' 'mul_ln4_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_w_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_w_cast"   --->   Operation 38 'read' 'input_w_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sub_i_i56_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i56"   --->   Operation 39 'read' 'sub_i_i56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sub_i_i270_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %sub_i_i270"   --->   Operation 40 'read' 'sub_i_i270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_h_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %input_h_cast"   --->   Operation 41 'read' 'input_h_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sub_i_i87_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i87"   --->   Operation 42 'read' 'sub_i_i87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stride_cast6_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %stride_cast6"   --->   Operation 43 'read' 'stride_cast6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stride_cast6_cast = zext i2 %stride_cast6_read"   --->   Operation 44 'zext' 'stride_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_w_cast_cast = zext i9 %input_w_cast_read"   --->   Operation 45 'zext' 'input_w_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%input_h_cast_cast = zext i9 %input_h_cast_read"   --->   Operation 46 'zext' 'input_h_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %outStream, void @empty, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %inStream, void @empty, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i26 0, i26 %indvar_flatten242"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %out_row"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten136"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %row_stride"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten57"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %out_col"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %col_stride"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %input_ch_idx"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%out_col_1 = load i9 %out_col"   --->   Operation 67 'load' 'out_col_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten57_load = load i15 %indvar_flatten57"   --->   Operation 68 'load' 'indvar_flatten57_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten136_load = load i17 %indvar_flatten136"   --->   Operation 69 'load' 'indvar_flatten136_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%out_row_1 = load i9 %out_row" [src/yolo_max_pool.cpp:27]   --->   Operation 70 'load' 'out_row_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten242_load = load i26 %indvar_flatten242"   --->   Operation 71 'load' 'indvar_flatten242_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i9 %out_row_1"   --->   Operation 72 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (4.35ns)   --->   "%conv3_i_i_i2821604 = mul i11 %zext_ln1027, i11 %stride_cast6_cast"   --->   Operation 73 'mul' 'conv3_i_i_i2821604' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%out_row_cast7 = zext i9 %out_row_1" [src/yolo_max_pool.cpp:27]   --->   Operation 74 'zext' 'out_row_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.77ns)   --->   "%notlhs = icmp_eq  i10 %sub_i_i87_read, i10 %out_row_cast7" [src/yolo_max_pool.cpp:27]   --->   Operation 75 'icmp' 'notlhs' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i9 %out_col_1"   --->   Operation 76 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (4.35ns)   --->   "%conv3_i_i_i3291606 = mul i11 %zext_ln1027_2, i11 %stride_cast6_cast"   --->   Operation 77 'mul' 'conv3_i_i_i3291606' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.45ns)   --->   "%icmp_ln1027_3 = icmp_eq  i26 %indvar_flatten242_load, i26 %mul_ln4_3_read"   --->   Operation 78 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_3, void %for.inc154.loopexit, void %for.end156.loopexit.exitStub"   --->   Operation 79 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.82ns)   --->   "%out_row_3 = add i9 %out_row_1, i9 1" [src/yolo_max_pool.cpp:27]   --->   Operation 80 'add' 'out_row_3' <Predicate = (!icmp_ln1027_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.43ns)   --->   "%icmp_ln1027_4 = icmp_eq  i17 %indvar_flatten136_load, i17 %mul_ln4_2_read"   --->   Operation 81 'icmp' 'icmp_ln1027_4' <Predicate = (!icmp_ln1027_3)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%out_row_cast7_mid1 = zext i9 %out_row_3" [src/yolo_max_pool.cpp:27]   --->   Operation 82 'zext' 'out_row_cast7_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.77ns)   --->   "%notlhs_mid1 = icmp_eq  i10 %sub_i_i87_read, i10 %out_row_cast7_mid1" [src/yolo_max_pool.cpp:27]   --->   Operation 83 'icmp' 'notlhs_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_4, i1 %notlhs_mid1, i1 %notlhs"   --->   Operation 84 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (2.31ns)   --->   "%icmp_ln1027_7 = icmp_eq  i15 %indvar_flatten57_load, i15 %mul_ln4_1_read"   --->   Operation 85 'icmp' 'icmp_ln1027_7' <Predicate = (!icmp_ln1027_3)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln1027_10 = select i1 %icmp_ln1027_4, i1 %icmp_ln1027_2_read, i1 %icmp_ln1027_7"   --->   Operation 86 'select' 'select_ln1027_10' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln1027_1 = or i1 %select_ln1027_10, i1 %icmp_ln1027_4"   --->   Operation 87 'or' 'or_ln1027_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%col_stride_1 = load i2 %col_stride"   --->   Operation 88 'load' 'col_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten"   --->   Operation 89 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%row_stride_1 = load i2 %row_stride"   --->   Operation 90 'load' 'row_stride_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i2 %row_stride_1"   --->   Operation 91 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.63ns)   --->   "%row_idx = add i11 %zext_ln1027_1, i11 %conv3_i_i_i2821604"   --->   Operation 92 'add' 'row_idx' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%row_stride_cast8 = zext i2 %row_stride_1"   --->   Operation 93 'zext' 'row_stride_cast8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.88ns)   --->   "%cmp_not = icmp_eq  i11 %row_idx, i11 0"   --->   Operation 94 'icmp' 'cmp_not' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.88ns)   --->   "%ult = icmp_ult  i11 %row_idx, i11 %input_h_cast_cast"   --->   Operation 95 'icmp' 'ult' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.13ns)   --->   "%notlhs1 = icmp_ne  i3 %sub_i_i270_read, i3 %row_stride_cast8"   --->   Operation 96 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%out_col_cast9 = zext i9 %out_col_1"   --->   Operation 97 'zext' 'out_col_cast9' <Predicate = (!icmp_ln1027_4 & !select_ln1027_10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.77ns)   --->   "%notrhs = icmp_eq  i10 %sub_i_i56_read, i10 %out_col_cast9"   --->   Operation 98 'icmp' 'notrhs' <Predicate = (!icmp_ln1027_4 & !select_ln1027_10)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i2 %col_stride_1"   --->   Operation 99 'zext' 'zext_ln1027_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.63ns)   --->   "%col_idx = add i11 %zext_ln1027_3, i11 %conv3_i_i_i3291606"   --->   Operation 100 'add' 'col_idx' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%col_stride_cast10 = zext i2 %col_stride_1"   --->   Operation 101 'zext' 'col_stride_cast10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.13ns)   --->   "%notrhs2 = icmp_ne  i3 %sub_i_i270_read, i3 %col_stride_cast10"   --->   Operation 102 'icmp' 'notrhs2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%input_ch_idx_load = load i4 %input_ch_idx"   --->   Operation 103 'load' 'input_ch_idx_load' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.99ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_4, i2 0, i2 %row_stride_1"   --->   Operation 104 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1027_4 = zext i9 %out_row_3"   --->   Operation 105 'zext' 'zext_ln1027_4' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (4.35ns)   --->   "%conv3_i_i_i2821604_mid1 = mul i11 %zext_ln1027_4, i11 %stride_cast6_cast"   --->   Operation 106 'mul' 'conv3_i_i_i2821604_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node row_idx_mid1)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_4, i11 %conv3_i_i_i2821604_mid1, i11 %conv3_i_i_i2821604"   --->   Operation 107 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.88ns)   --->   "%cmp_not_mid1178 = icmp_eq  i11 %conv3_i_i_i2821604_mid1, i11 0"   --->   Operation 108 'icmp' 'cmp_not_mid1178' <Predicate = (!icmp_ln1027_3 & icmp_ln1027_4 & !select_ln1027_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (1.88ns)   --->   "%ult55 = icmp_ult  i11 %conv3_i_i_i2821604_mid1, i11 %input_h_cast_cast"   --->   Operation 109 'icmp' 'ult55' <Predicate = (!icmp_ln1027_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_17)   --->   "%select_ln1027_6 = select i1 %icmp_ln1027_4, i1 %notrhs_mid1192_read, i1 %notrhs"   --->   Operation 110 'select' 'select_ln1027_6' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.30ns)   --->   "%icmp_ln1027_5 = icmp_eq  i4 %input_ch_idx_load, i4 %input_fold_ch_read"   --->   Operation 111 'icmp' 'icmp_ln1027_5' <Predicate = (!icmp_ln1027_3 & !icmp_ln1027_4 & !select_ln1027_10)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_22)   --->   "%select_ln1027_8 = select i1 %icmp_ln1027_4, i1 %icmp_ln1027_read, i1 %icmp_ln1027_5"   --->   Operation 112 'select' 'select_ln1027_8' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.42ns)   --->   "%icmp_ln1027_6 = icmp_eq  i6 %indvar_flatten_load, i6 %mul_ln4_read"   --->   Operation 113 'icmp' 'icmp_ln1027_6' <Predicate = (!icmp_ln1027_3 & !icmp_ln1027_4 & !select_ln1027_10)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_23)   --->   "%select_ln1027_9 = select i1 %icmp_ln1027_4, i1 %icmp_ln1027_1_read, i1 %icmp_ln1027_6"   --->   Operation 114 'select' 'select_ln1027_9' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.56ns)   --->   "%row_stride_3 = add i2 %select_ln1027, i2 1" [src/yolo_max_pool.cpp:30]   --->   Operation 115 'add' 'row_stride_3' <Predicate = (!icmp_ln1027_3)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.96ns)   --->   "%select_ln1027_12 = select i1 %or_ln1027_1, i9 0, i9 %out_col_1"   --->   Operation 116 'select' 'select_ln1027_12' <Predicate = (!icmp_ln1027_3)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node row_idx_mid1)   --->   "%zext_ln1027_5 = zext i2 %row_stride_3"   --->   Operation 117 'zext' 'zext_ln1027_5' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.63ns) (out node of the LUT)   --->   "%row_idx_mid1 = add i11 %zext_ln1027_5, i11 %select_ln1027_1"   --->   Operation 118 'add' 'row_idx_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_17 = select i1 %select_ln1027_10, i1 %notrhs_mid1192_read, i1 %select_ln1027_6"   --->   Operation 119 'select' 'select_ln1027_17' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_22 = select i1 %select_ln1027_10, i1 %icmp_ln1027_read, i1 %select_ln1027_8"   --->   Operation 120 'select' 'select_ln1027_22' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_23 = select i1 %select_ln1027_10, i1 %icmp_ln1027_1_read, i1 %select_ln1027_9"   --->   Operation 121 'select' 'select_ln1027_23' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.82ns)   --->   "%out_col_3 = add i9 %select_ln1027_12, i9 1" [src/yolo_max_pool.cpp:33]   --->   Operation 122 'add' 'out_col_3' <Predicate = (!icmp_ln1027_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln1027_4)   --->   "%or_ln1027_3 = or i1 %select_ln1027_23, i1 %select_ln1027_10"   --->   Operation 123 'or' 'or_ln1027_3' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1027_4 = or i1 %or_ln1027_3, i1 %icmp_ln1027_4"   --->   Operation 124 'or' 'or_ln1027_4' <Predicate = (!icmp_ln1027_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.99ns)   --->   "%select_ln1027_25 = select i1 %or_ln1027_4, i2 0, i2 %col_stride_1"   --->   Operation 125 'select' 'select_ln1027_25' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1027_6 = zext i9 %out_col_3"   --->   Operation 126 'zext' 'zext_ln1027_6' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (4.35ns)   --->   "%conv3_i_i_i3291606_mid1 = mul i11 %zext_ln1027_6, i11 %stride_cast6_cast"   --->   Operation 127 'mul' 'conv3_i_i_i3291606_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%out_col_cast9_mid1 = zext i9 %out_col_3" [src/yolo_max_pool.cpp:33]   --->   Operation 128 'zext' 'out_col_cast9_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.77ns)   --->   "%notrhs_mid1 = icmp_eq  i10 %sub_i_i56_read, i10 %out_col_cast9_mid1" [src/yolo_max_pool.cpp:33]   --->   Operation 129 'icmp' 'notrhs_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_27 = select i1 %select_ln1027_23, i1 %notrhs_mid1, i1 %select_ln1027_17"   --->   Operation 130 'select' 'select_ln1027_27' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 131 [1/1] (0.97ns)   --->   "%rev52 = xor i1 %ult, i1 1"   --->   Operation 131 'xor' 'rev52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%col_idx_cast = zext i11 %col_idx"   --->   Operation 132 'zext' 'col_idx_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (1.63ns)   --->   "%conv_count = add i12 %col_idx_cast, i12 4095"   --->   Operation 133 'add' 'conv_count' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.88ns)   --->   "%cmp51_not = icmp_eq  i11 %col_idx, i11 0"   --->   Operation 134 'icmp' 'cmp51_not' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.97ns)   --->   "%brmerge = or i1 %cmp_not, i1 %cmp51_not"   --->   Operation 135 'or' 'brmerge' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (1.88ns)   --->   "%ult53 = icmp_ult  i11 %col_idx, i11 %input_w_cast_cast"   --->   Operation 136 'icmp' 'ult53' <Predicate = (!icmp_ln1027_4 & !select_ln1027_10 & !select_ln1027_23)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node brmerge1676)   --->   "%rev54 = xor i1 %ult53, i1 1"   --->   Operation 137 'xor' 'rev54' <Predicate = (!icmp_ln1027_4 & !select_ln1027_10 & !select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge1676 = or i1 %rev52, i1 %rev54"   --->   Operation 138 'or' 'brmerge1676' <Predicate = (!icmp_ln1027_4 & !select_ln1027_10 & !select_ln1027_23)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node brmerge1680)   --->   "%tmp = or i1 %notlhs1, i1 %brmerge"   --->   Operation 139 'or' 'tmp' <Predicate = (!select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%brmerge1680 = or i1 %tmp, i1 %notrhs2"   --->   Operation 140 'or' 'brmerge1680' <Predicate = (!select_ln1027_23)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (2.37ns)   --->   "%add_ln1027_3 = add i26 %indvar_flatten242_load, i26 1"   --->   Operation 141 'add' 'add_ln1027_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_13)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_4, i1 %cmp_not_mid1178, i1 %cmp_not"   --->   Operation 142 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.97ns)   --->   "%rev56 = xor i1 %ult55, i1 1"   --->   Operation 143 'xor' 'rev56' <Predicate = (!icmp_ln1027_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_14)   --->   "%select_ln1027_4 = select i1 %icmp_ln1027_4, i1 %rev56, i1 %rev52"   --->   Operation 144 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_15)   --->   "%select_ln1027_5 = select i1 %icmp_ln1027_4, i1 %notlhs1_mid1182_read, i1 %notlhs1"   --->   Operation 145 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_7)   --->   "%brmerge1676_mid1216 = or i1 %rev56, i1 %cmp_i_i606_not_mid1214_read"   --->   Operation 146 'or' 'brmerge1676_mid1216' <Predicate = (!icmp_ln1027_3 & icmp_ln1027_4 & !select_ln1027_10 & !select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_7 = select i1 %icmp_ln1027_4, i1 %brmerge1676_mid1216, i1 %brmerge1676"   --->   Operation 147 'select' 'select_ln1027_7' <Predicate = (!icmp_ln1027_3 & !select_ln1027_10 & !select_ln1027_23)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln1027_2)   --->   "%or_ln1027 = or i1 %icmp_ln1027_4, i1 %brmerge1680"   --->   Operation 148 'or' 'or_ln1027' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.96ns)   --->   "%select_ln1027_11 = select i1 %icmp_ln1027_4, i9 %out_row_3, i9 %out_row_1"   --->   Operation 149 'select' 'select_ln1027_11' <Predicate = (!icmp_ln1027_3)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%row_stride_cast8_mid1 = zext i2 %row_stride_3" [src/yolo_max_pool.cpp:30]   --->   Operation 150 'zext' 'row_stride_cast8_mid1' <Predicate = (!icmp_ln1027_3 & select_ln1027_10)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.88ns)   --->   "%cmp_not_mid1 = icmp_eq  i11 %row_idx_mid1, i11 0"   --->   Operation 151 'icmp' 'cmp_not_mid1' <Predicate = (!icmp_ln1027_3 & select_ln1027_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_13 = select i1 %select_ln1027_10, i1 %cmp_not_mid1, i1 %select_ln1027_3"   --->   Operation 152 'select' 'select_ln1027_13' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (1.88ns)   --->   "%ult57 = icmp_ult  i11 %row_idx_mid1, i11 %input_h_cast_cast"   --->   Operation 153 'icmp' 'ult57' <Predicate = (!icmp_ln1027_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.97ns)   --->   "%rev58 = xor i1 %ult57, i1 1"   --->   Operation 154 'xor' 'rev58' <Predicate = (!icmp_ln1027_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_14 = select i1 %select_ln1027_10, i1 %rev58, i1 %select_ln1027_4"   --->   Operation 155 'select' 'select_ln1027_14' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.13ns)   --->   "%notlhs1_mid1 = icmp_ne  i3 %sub_i_i270_read, i3 %row_stride_cast8_mid1" [src/yolo_max_pool.cpp:30]   --->   Operation 156 'icmp' 'notlhs1_mid1' <Predicate = (!icmp_ln1027_3 & select_ln1027_10)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_15 = select i1 %select_ln1027_10, i1 %notlhs1_mid1, i1 %select_ln1027_5"   --->   Operation 157 'select' 'select_ln1027_15' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node col_idx_mid1)   --->   "%select_ln1027_16 = select i1 %or_ln1027_1, i11 0, i11 %conv3_i_i_i3291606"   --->   Operation 158 'select' 'select_ln1027_16' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_19)   --->   "%brmerge1676_mid1114 = or i1 %rev58, i1 %cmp_i_i606_not_mid1214_read"   --->   Operation 159 'or' 'brmerge1676_mid1114' <Predicate = (!icmp_ln1027_3 & select_ln1027_10 & !select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_19 = select i1 %select_ln1027_10, i1 %brmerge1676_mid1114, i1 %select_ln1027_7"   --->   Operation 160 'select' 'select_ln1027_19' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_38)   --->   "%select_ln1027_20 = select i1 %or_ln1027_1, i11 0, i11 %col_idx"   --->   Operation 161 'select' 'select_ln1027_20' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1027_2 = or i1 %select_ln1027_10, i1 %or_ln1027"   --->   Operation 162 'or' 'or_ln1027_2' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.99ns)   --->   "%select_ln1027_24 = select i1 %select_ln1027_10, i2 %row_stride_3, i2 %select_ln1027"   --->   Operation 163 'select' 'select_ln1027_24' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node col_idx_mid1)   --->   "%select_ln1027_26 = select i1 %select_ln1027_23, i11 %conv3_i_i_i3291606_mid1, i11 %select_ln1027_16"   --->   Operation 164 'select' 'select_ln1027_26' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%col_idx_cast_mid123 = zext i11 %conv3_i_i_i3291606_mid1"   --->   Operation 165 'zext' 'col_idx_cast_mid123' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.63ns)   --->   "%conv_count_mid125 = add i12 %col_idx_cast_mid123, i12 4095"   --->   Operation 166 'add' 'conv_count_mid125' <Predicate = (!icmp_ln1027_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.88ns)   --->   "%cmp51_not_mid129 = icmp_eq  i11 %conv3_i_i_i3291606_mid1, i11 0"   --->   Operation 167 'icmp' 'cmp51_not_mid129' <Predicate = (!icmp_ln1027_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.97ns)   --->   "%brmerge_mid131 = or i1 %select_ln1027_13, i1 %cmp51_not_mid129"   --->   Operation 168 'or' 'brmerge_mid131' <Predicate = (!icmp_ln1027_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (1.88ns)   --->   "%ult59 = icmp_ult  i11 %conv3_i_i_i3291606_mid1, i11 %input_w_cast_cast"   --->   Operation 169 'icmp' 'ult59' <Predicate = (!icmp_ln1027_3 & select_ln1027_23)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_29)   --->   "%rev60 = xor i1 %ult59, i1 1"   --->   Operation 170 'xor' 'rev60' <Predicate = (!icmp_ln1027_3 & select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_29)   --->   "%brmerge1676_mid139 = or i1 %select_ln1027_14, i1 %rev60"   --->   Operation 171 'or' 'brmerge1676_mid139' <Predicate = (!icmp_ln1027_3 & select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_29 = select i1 %select_ln1027_23, i1 %brmerge1676_mid139, i1 %select_ln1027_19"   --->   Operation 172 'select' 'select_ln1027_29' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_38)   --->   "%select_ln1027_30 = select i1 %select_ln1027_23, i11 %conv3_i_i_i3291606_mid1, i11 %select_ln1027_20"   --->   Operation 173 'select' 'select_ln1027_30' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_31)   --->   "%tmp_mid145 = or i1 %select_ln1027_15, i1 %brmerge_mid131"   --->   Operation 174 'or' 'tmp_mid145' <Predicate = (!icmp_ln1027_3 & select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_31)   --->   "%brmerge1680_mid147 = or i1 %tmp_mid145, i1 %notlhs1_mid1182_read"   --->   Operation 175 'or' 'brmerge1680_mid147' <Predicate = (!icmp_ln1027_3 & select_ln1027_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_31 = select i1 %select_ln1027_23, i1 %brmerge1680_mid147, i1 %or_ln1027_2"   --->   Operation 176 'select' 'select_ln1027_31' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_33 = select i1 %select_ln1027_23, i1 %icmp_ln1027_read, i1 %select_ln1027_22"   --->   Operation 177 'select' 'select_ln1027_33' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.96ns)   --->   "%select_ln1027_34 = select i1 %select_ln1027_23, i9 %out_col_3, i9 %select_ln1027_12"   --->   Operation 178 'select' 'select_ln1027_34' <Predicate = (!icmp_ln1027_3)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.56ns)   --->   "%col_stride_3 = add i2 %select_ln1027_25, i2 1" [src/yolo_max_pool.cpp:36]   --->   Operation 179 'add' 'col_stride_3' <Predicate = (!icmp_ln1027_3)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_35)   --->   "%or_ln1027_5 = or i1 %select_ln1027_33, i1 %select_ln1027_23"   --->   Operation 180 'or' 'or_ln1027_5' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_35)   --->   "%or_ln1027_6 = or i1 %or_ln1027_5, i1 %or_ln1027_1"   --->   Operation 181 'or' 'or_ln1027_6' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln1027_35 = select i1 %or_ln1027_6, i4 0, i4 %input_ch_idx_load"   --->   Operation 182 'select' 'select_ln1027_35' <Predicate = (!icmp_ln1027_3)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node col_idx_mid1)   --->   "%zext_ln1027_7 = zext i2 %col_stride_3"   --->   Operation 183 'zext' 'zext_ln1027_7' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (1.63ns) (out node of the LUT)   --->   "%col_idx_mid1 = add i11 %zext_ln1027_7, i11 %select_ln1027_26"   --->   Operation 184 'add' 'col_idx_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%col_idx_cast_mid1 = zext i11 %col_idx_mid1"   --->   Operation 185 'zext' 'col_idx_cast_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.63ns)   --->   "%conv_count_mid1 = add i12 %col_idx_cast_mid1, i12 4095"   --->   Operation 186 'add' 'conv_count_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%col_stride_cast10_mid1 = zext i2 %col_stride_3" [src/yolo_max_pool.cpp:36]   --->   Operation 187 'zext' 'col_stride_cast10_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.88ns)   --->   "%cmp51_not_mid1 = icmp_eq  i11 %col_idx_mid1, i11 0"   --->   Operation 188 'icmp' 'cmp51_not_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.97ns)   --->   "%brmerge_mid1 = or i1 %select_ln1027_13, i1 %cmp51_not_mid1"   --->   Operation 189 'or' 'brmerge_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (1.88ns)   --->   "%ult61 = icmp_ult  i11 %col_idx_mid1, i11 %input_w_cast_cast"   --->   Operation 190 'icmp' 'ult61' <Predicate = (!icmp_ln1027_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_37)   --->   "%rev62 = xor i1 %ult61, i1 1"   --->   Operation 191 'xor' 'rev62' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_37)   --->   "%brmerge1676_mid1 = or i1 %select_ln1027_14, i1 %rev62"   --->   Operation 192 'or' 'brmerge1676_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_37 = select i1 %select_ln1027_33, i1 %brmerge1676_mid1, i1 %select_ln1027_29"   --->   Operation 193 'select' 'select_ln1027_37' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1027_38 = select i1 %select_ln1027_33, i11 %col_idx_mid1, i11 %select_ln1027_30"   --->   Operation 194 'select' 'select_ln1027_38' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (1.13ns)   --->   "%notrhs2_mid1 = icmp_ne  i3 %sub_i_i270_read, i3 %col_stride_cast10_mid1" [src/yolo_max_pool.cpp:36]   --->   Operation 195 'icmp' 'notrhs2_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_39)   --->   "%tmp_mid1 = or i1 %select_ln1027_15, i1 %brmerge_mid1"   --->   Operation 196 'or' 'tmp_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_39)   --->   "%brmerge1680_mid1 = or i1 %tmp_mid1, i1 %notrhs2_mid1"   --->   Operation 197 'or' 'brmerge1680_mid1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1027_39 = select i1 %select_ln1027_33, i1 %brmerge1680_mid1, i1 %select_ln1027_31"   --->   Operation 198 'select' 'select_ln1027_39' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i4 %select_ln1027_35" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 199 'zext' 'zext_ln871' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (4.52ns)   --->   "%mul_ln871 = mul i12 %zext_ln871, i12 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 200 'mul' 'mul_ln871' <Predicate = (!icmp_ln1027_3)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%inStream_read = read i112 @_ssdm_op_Read.axis.volatile.i112P128A, i112 %inStream" [src/yolo_max_pool.cpp:62]   --->   Operation 201 'read' 'inStream_read' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_0_V = trunc i112 %inStream_read" [src/yolo_max_pool.cpp:62]   --->   Operation 202 'trunc' 'curr_input_data_sub_data_0_V' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_1_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 16, i32 31" [src/yolo_max_pool.cpp:62]   --->   Operation 203 'partselect' 'curr_input_data_sub_data_1_V' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_2_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 32, i32 47" [src/yolo_max_pool.cpp:62]   --->   Operation 204 'partselect' 'curr_input_data_sub_data_2_V' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_3_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 48, i32 63" [src/yolo_max_pool.cpp:62]   --->   Operation 205 'partselect' 'curr_input_data_sub_data_3_V' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%curr_input_keep_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 64, i32 71" [src/yolo_max_pool.cpp:62]   --->   Operation 206 'partselect' 'curr_input_keep_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%curr_input_strb_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 72, i32 79" [src/yolo_max_pool.cpp:62]   --->   Operation 207 'partselect' 'curr_input_strb_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%curr_input_user_V_1 = partselect i2 @_ssdm_op_PartSelect.i2.i112.i32.i32, i112 %inStream_read, i32 80, i32 81" [src/yolo_max_pool.cpp:62]   --->   Operation 208 'partselect' 'curr_input_user_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%curr_input_id_V_1 = partselect i5 @_ssdm_op_PartSelect.i5.i112.i32.i32, i112 %inStream_read, i32 96, i32 100" [src/yolo_max_pool.cpp:62]   --->   Operation 209 'partselect' 'curr_input_id_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%curr_input_dest_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %inStream_read, i32 104, i32 109" [src/yolo_max_pool.cpp:62]   --->   Operation 210 'partselect' 'curr_input_dest_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %select_ln1027_39, void %arrayctor.loop6.i176.1, void %for.inc" [src/yolo_max_pool.cpp:81]   --->   Operation 211 'br' 'br_ln81' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i4 %select_ln1027_35"   --->   Operation 212 'zext' 'zext_ln1019' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.36ns)   --->   "%icmp_ln1019 = icmp_eq  i5 %sub_i_i_read, i5 %zext_ln1019"   --->   Operation 213 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node last)   --->   "%and_ln105 = and i1 %select_ln1027_2, i1 %icmp_ln1019" [src/yolo_max_pool.cpp:105]   --->   Operation 214 'and' 'and_ln105' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.97ns) (out node of the LUT)   --->   "%last = and i1 %and_ln105, i1 %select_ln1027_27" [src/yolo_max_pool.cpp:105]   --->   Operation 215 'and' 'last' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (1.82ns)   --->   "%add_ln1027 = add i6 %indvar_flatten_load, i6 1"   --->   Operation 216 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_3 & !or_ln1027_4)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (1.18ns)   --->   "%select_ln1027_42 = select i1 %or_ln1027_4, i6 1, i6 %add_ln1027"   --->   Operation 217 'select' 'select_ln1027_42' <Predicate = (!icmp_ln1027_3)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (1.94ns)   --->   "%add_ln1027_1 = add i15 %indvar_flatten57_load, i15 1"   --->   Operation 218 'add' 'add_ln1027_1' <Predicate = (!icmp_ln1027_3 & !or_ln1027_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.75ns)   --->   "%select_ln1027_43 = select i1 %or_ln1027_1, i15 1, i15 %add_ln1027_1"   --->   Operation 219 'select' 'select_ln1027_43' <Predicate = (!icmp_ln1027_3)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (2.10ns)   --->   "%add_ln1027_2 = add i17 %indvar_flatten136_load, i17 1"   --->   Operation 220 'add' 'add_ln1027_2' <Predicate = (!icmp_ln1027_3 & !icmp_ln1027_4)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.78ns)   --->   "%select_ln1027_44 = select i1 %icmp_ln1027_4, i17 1, i17 %add_ln1027_2"   --->   Operation 221 'select' 'select_ln1027_44' <Predicate = (!icmp_ln1027_3)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (1.58ns)   --->   "%store_ln39 = store i26 %add_ln1027_3, i26 %indvar_flatten242" [src/yolo_max_pool.cpp:39]   --->   Operation 222 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_4 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln39 = store i9 %select_ln1027_11, i9 %out_row" [src/yolo_max_pool.cpp:39]   --->   Operation 223 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_4 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln39 = store i17 %select_ln1027_44, i17 %indvar_flatten136" [src/yolo_max_pool.cpp:39]   --->   Operation 224 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_4 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln39 = store i2 %select_ln1027_24, i2 %row_stride" [src/yolo_max_pool.cpp:39]   --->   Operation 225 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_4 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln39 = store i15 %select_ln1027_43, i15 %indvar_flatten57" [src/yolo_max_pool.cpp:39]   --->   Operation 226 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_4 : Operation 227 [1/1] (1.58ns)   --->   "%store_ln39 = store i9 %select_ln1027_34, i9 %out_col" [src/yolo_max_pool.cpp:39]   --->   Operation 227 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_4 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln39 = store i6 %select_ln1027_42, i6 %indvar_flatten" [src/yolo_max_pool.cpp:39]   --->   Operation 228 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.19>
ST_5 : Operation 229 [1/1] (0.69ns)   --->   "%conv_count_2 = select i1 %brmerge, i12 0, i12 %conv_count" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 229 'select' 'conv_count_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%empty = trunc i12 %conv_count_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 230 'trunc' 'empty' <Predicate = (!select_ln1027_23 & !or_ln1027_1 & !select_ln1027_33)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (1.63ns)   --->   "%add_ln144 = add i11 %empty, i11 1" [src/yolo_max_pool.cpp:144->src/yolo_max_pool.cpp:94]   --->   Operation 231 'add' 'add_ln144' <Predicate = (!select_ln1027_23 & !or_ln1027_1 & !select_ln1027_33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_36)   --->   "%select_ln1027_18 = select i1 %or_ln1027_1, i12 0, i12 %conv_count_2"   --->   Operation 232 'select' 'select_ln1027_18' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23 & !select_ln1027_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_40)   --->   "%select_ln1027_21 = select i1 %or_ln1027_1, i11 1, i11 %add_ln144"   --->   Operation 233 'select' 'select_ln1027_21' <Predicate = (!icmp_ln1027_3 & !select_ln1027_23 & !select_ln1027_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.69ns)   --->   "%select_ln984_1 = select i1 %brmerge_mid131, i12 0, i12 %conv_count_mid125" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 234 'select' 'select_ln984_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_36)   --->   "%select_ln1027_28 = select i1 %select_ln1027_23, i12 %select_ln984_1, i12 %select_ln1027_18"   --->   Operation 235 'select' 'select_ln1027_28' <Predicate = (!icmp_ln1027_3 & !select_ln1027_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%empty_18 = trunc i12 %select_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 236 'trunc' 'empty_18' <Predicate = (!icmp_ln1027_3 & select_ln1027_23 & !select_ln1027_33)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (1.63ns)   --->   "%add_ln144_1 = add i11 %empty_18, i11 1" [src/yolo_max_pool.cpp:144->src/yolo_max_pool.cpp:94]   --->   Operation 237 'add' 'add_ln144_1' <Predicate = (!icmp_ln1027_3 & select_ln1027_23 & !select_ln1027_33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_40)   --->   "%select_ln1027_32 = select i1 %select_ln1027_23, i11 %add_ln144_1, i11 %select_ln1027_21"   --->   Operation 238 'select' 'select_ln1027_32' <Predicate = (!icmp_ln1027_3 & !select_ln1027_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.69ns)   --->   "%select_ln984_2 = select i1 %brmerge_mid1, i12 0, i12 %conv_count_mid1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 239 'select' 'select_ln984_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1027_36 = select i1 %select_ln1027_33, i12 %select_ln984_2, i12 %select_ln1027_28"   --->   Operation 240 'select' 'select_ln1027_36' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%empty_19 = trunc i12 %select_ln984_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 241 'trunc' 'empty_19' <Predicate = (!icmp_ln1027_3 & select_ln1027_33)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln871)   --->   "%select_ln1027_44_cast = zext i11 %select_ln1027_38"   --->   Operation 242 'zext' 'select_ln1027_44_cast' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (1.63ns)   --->   "%add_ln144_2 = add i11 %empty_19, i11 1" [src/yolo_max_pool.cpp:144->src/yolo_max_pool.cpp:94]   --->   Operation 243 'add' 'add_ln144_2' <Predicate = (!icmp_ln1027_3 & select_ln1027_33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1027_40 = select i1 %select_ln1027_33, i11 %add_ln144_2, i11 %select_ln1027_32"   --->   Operation 244 'select' 'select_ln1027_40' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln984_1)   --->   "%zext_ln1027_8 = zext i11 %select_ln1027_40"   --->   Operation 245 'zext' 'zext_ln1027_8' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.99ns)   --->   "%select_ln1027_41 = select i1 %select_ln1027_33, i2 %col_stride_3, i2 %select_ln1027_25"   --->   Operation 246 'select' 'select_ln1027_41' <Predicate = (!icmp_ln1027_3)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln871 = add i12 %mul_ln871, i12 %select_ln1027_44_cast" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 247 'add' 'add_ln871' <Predicate = (!icmp_ln1027_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln984 = add i12 %mul_ln871, i12 %select_ln1027_36" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 248 'add' 'add_ln984' <Predicate = (!icmp_ln1027_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln984 = zext i12 %add_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 249 'zext' 'zext_ln984' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 250 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln984_1 = add i12 %mul_ln871, i12 %zext_ln1027_8" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 251 'add' 'add_ln984_1' <Predicate = (!icmp_ln1027_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_1 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 252 'getelementptr' 'line_buff_group_0_val_V_2_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 253 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_1 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 254 'getelementptr' 'line_buff_group_1_val_V_2_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 255 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_1 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 256 'getelementptr' 'line_buff_group_2_val_V_2_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 257 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_1 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 %zext_ln984" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 258 'getelementptr' 'line_buff_group_3_val_V_2_addr_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.58ns)   --->   "%br_ln59 = br i1 %select_ln1027_37, void %if.then55, void %if.end65" [src/yolo_max_pool.cpp:59]   --->   Operation 259 'br' 'br_ln59' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln63 = store i6 %curr_input_dest_V_1, i6 %curr_input_dest_V" [src/yolo_max_pool.cpp:63]   --->   Operation 260 'store' 'store_ln63' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln63 = store i5 %curr_input_id_V_1, i5 %curr_input_id_V" [src/yolo_max_pool.cpp:63]   --->   Operation 261 'store' 'store_ln63' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln63 = store i2 %curr_input_user_V_1, i2 %curr_input_user_V" [src/yolo_max_pool.cpp:63]   --->   Operation 262 'store' 'store_ln63' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln63 = store i8 %curr_input_strb_V_1, i8 %curr_input_strb_V" [src/yolo_max_pool.cpp:63]   --->   Operation 263 'store' 'store_ln63' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln63 = store i8 %curr_input_keep_V_1, i8 %curr_input_keep_V" [src/yolo_max_pool.cpp:63]   --->   Operation 264 'store' 'store_ln63' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (1.58ns)   --->   "%br_ln63 = br void %if.end65" [src/yolo_max_pool.cpp:63]   --->   Operation 265 'br' 'br_ln63' <Predicate = (!icmp_ln1027_3 & !select_ln1027_37)> <Delay = 1.58>
ST_5 : Operation 266 [2/2] (3.25ns)   --->   "%kernel_window_val_V = load i12 %line_buff_group_0_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 266 'load' 'kernel_window_val_V' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 267 [2/2] (3.25ns)   --->   "%kernel_window_val_V_2 = load i12 %line_buff_group_0_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 267 'load' 'kernel_window_val_V_2' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 268 [2/2] (3.25ns)   --->   "%kernel_window_val_V_4 = load i12 %line_buff_group_1_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 268 'load' 'kernel_window_val_V_4' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 269 [2/2] (3.25ns)   --->   "%kernel_window_val_V_6 = load i12 %line_buff_group_1_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 269 'load' 'kernel_window_val_V_6' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 270 [2/2] (3.25ns)   --->   "%kernel_window_val_V_8 = load i12 %line_buff_group_2_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 270 'load' 'kernel_window_val_V_8' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 271 [2/2] (3.25ns)   --->   "%kernel_window_val_V_10 = load i12 %line_buff_group_2_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 271 'load' 'kernel_window_val_V_10' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 272 [2/2] (3.25ns)   --->   "%kernel_window_val_V_12 = load i12 %line_buff_group_3_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 272 'load' 'kernel_window_val_V_12' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 273 [2/2] (3.25ns)   --->   "%kernel_window_val_V_14 = load i12 %line_buff_group_3_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 273 'load' 'kernel_window_val_V_14' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_5 : Operation 274 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %select_ln1027_35, i4 1" [src/yolo_max_pool.cpp:39]   --->   Operation 274 'add' 'add_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (1.58ns)   --->   "%store_ln39 = store i2 %select_ln1027_41, i2 %col_stride" [src/yolo_max_pool.cpp:39]   --->   Operation 275 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_5 : Operation 276 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %input_ch_idx" [src/yolo_max_pool.cpp:39]   --->   Operation 276 'store' 'store_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 1.58>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body45" [src/yolo_max_pool.cpp:39]   --->   Operation 277 'br' 'br_ln39' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln984_1 = zext i12 %add_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 278 'zext' 'zext_ln984_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 279 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_2 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 280 'getelementptr' 'line_buff_group_0_val_V_2_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 281 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_2 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 282 'getelementptr' 'line_buff_group_1_val_V_2_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 283 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_2 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 284 'getelementptr' 'line_buff_group_2_val_V_2_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 285 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_2 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 %zext_ln984_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984]   --->   Operation 286 'getelementptr' 'line_buff_group_3_val_V_2_addr_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_6 : Operation 287 [1/2] (3.25ns)   --->   "%kernel_window_val_V = load i12 %line_buff_group_0_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 287 'load' 'kernel_window_val_V' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 288 [2/2] (3.25ns)   --->   "%kernel_window_val_V_1 = load i12 %line_buff_group_0_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 288 'load' 'kernel_window_val_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 289 [1/2] (3.25ns)   --->   "%kernel_window_val_V_2 = load i12 %line_buff_group_0_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 289 'load' 'kernel_window_val_V_2' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 290 [2/2] (3.25ns)   --->   "%kernel_window_val_V_3 = load i12 %line_buff_group_0_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 290 'load' 'kernel_window_val_V_3' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 291 [1/2] (3.25ns)   --->   "%kernel_window_val_V_4 = load i12 %line_buff_group_1_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 291 'load' 'kernel_window_val_V_4' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 292 [2/2] (3.25ns)   --->   "%kernel_window_val_V_5 = load i12 %line_buff_group_1_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 292 'load' 'kernel_window_val_V_5' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 293 [1/2] (3.25ns)   --->   "%kernel_window_val_V_6 = load i12 %line_buff_group_1_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 293 'load' 'kernel_window_val_V_6' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 294 [2/2] (3.25ns)   --->   "%kernel_window_val_V_7 = load i12 %line_buff_group_1_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 294 'load' 'kernel_window_val_V_7' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 295 [1/2] (3.25ns)   --->   "%kernel_window_val_V_8 = load i12 %line_buff_group_2_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 295 'load' 'kernel_window_val_V_8' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 296 [2/2] (3.25ns)   --->   "%kernel_window_val_V_9 = load i12 %line_buff_group_2_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 296 'load' 'kernel_window_val_V_9' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 297 [1/2] (3.25ns)   --->   "%kernel_window_val_V_10 = load i12 %line_buff_group_2_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 297 'load' 'kernel_window_val_V_10' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 298 [2/2] (3.25ns)   --->   "%kernel_window_val_V_11 = load i12 %line_buff_group_2_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 298 'load' 'kernel_window_val_V_11' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 299 [1/2] (3.25ns)   --->   "%kernel_window_val_V_12 = load i12 %line_buff_group_3_val_V_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 299 'load' 'kernel_window_val_V_12' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 300 [2/2] (3.25ns)   --->   "%kernel_window_val_V_13 = load i12 %line_buff_group_3_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 300 'load' 'kernel_window_val_V_13' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 301 [1/2] (3.25ns)   --->   "%kernel_window_val_V_14 = load i12 %line_buff_group_3_val_V_2_addr_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 301 'load' 'kernel_window_val_V_14' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_6 : Operation 302 [2/2] (3.25ns)   --->   "%kernel_window_val_V_15 = load i12 %line_buff_group_3_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 302 'load' 'kernel_window_val_V_15' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5_str"   --->   Operation 303 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 692224, i64 692224, i64 692224"   --->   Operation 304 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_2_VITIS_LOOP_36_4_VITIS_LOOP_39_5_str"   --->   Operation 305 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5_str"   --->   Operation 306 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_4_VITIS_LOOP_39_5_str"   --->   Operation 307 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln871_1 = zext i12 %add_ln871" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 308 'zext' 'zext_ln871_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 309 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 310 'getelementptr' 'line_buff_group_0_val_V_2_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 311 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 312 'getelementptr' 'line_buff_group_1_val_V_2_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 313 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 314 'getelementptr' 'line_buff_group_2_val_V_2_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 315 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 %zext_ln871_1" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 316 'getelementptr' 'line_buff_group_3_val_V_2_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/yolo_max_pool.cpp:41]   --->   Operation 317 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/yolo_max_pool.cpp:25]   --->   Operation 318 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%specresourcelimit_ln45 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 2, void @empty_0, void @empty_0, void @function, void @empty_0" [src/yolo_max_pool.cpp:45]   --->   Operation 319 'specresourcelimit' 'specresourcelimit_ln45' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_0_V_2 = phi i16 %curr_input_data_sub_data_0_V, void %if.then55, i16 32768, void %for.inc154.loopexit"   --->   Operation 320 'phi' 'curr_input_data_sub_data_0_V_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_1_V_2 = phi i16 %curr_input_data_sub_data_1_V, void %if.then55, i16 32768, void %for.inc154.loopexit"   --->   Operation 321 'phi' 'curr_input_data_sub_data_1_V_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_2_V_2 = phi i16 %curr_input_data_sub_data_2_V, void %if.then55, i16 32768, void %for.inc154.loopexit"   --->   Operation 322 'phi' 'curr_input_data_sub_data_2_V_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%curr_input_data_sub_data_3_V_2 = phi i16 %curr_input_data_sub_data_3_V, void %if.then55, i16 32768, void %for.inc154.loopexit"   --->   Operation 323 'phi' 'curr_input_data_sub_data_3_V_2' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_7 : Operation 324 [2/2] (3.25ns)   --->   "%line_buff_group_0_val_V_2_load = load i12 %line_buff_group_0_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 324 'load' 'line_buff_group_0_val_V_2_load' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_0_V_2, i12 %line_buff_group_0_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 325 'store' 'store_ln908' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 326 [2/2] (3.25ns)   --->   "%line_buff_group_1_val_V_2_load = load i12 %line_buff_group_1_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 326 'load' 'line_buff_group_1_val_V_2_load' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 327 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_1_V_2, i12 %line_buff_group_1_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 327 'store' 'store_ln908' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 328 [2/2] (3.25ns)   --->   "%line_buff_group_2_val_V_2_load = load i12 %line_buff_group_2_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 328 'load' 'line_buff_group_2_val_V_2_load' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_2_V_2, i12 %line_buff_group_2_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 329 'store' 'store_ln908' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 330 [2/2] (3.25ns)   --->   "%line_buff_group_3_val_V_2_load = load i12 %line_buff_group_3_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 330 'load' 'line_buff_group_3_val_V_2_load' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln908 = store i16 %curr_input_data_sub_data_3_V_2, i12 %line_buff_group_3_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908]   --->   Operation 331 'store' 'store_ln908' <Predicate = (!icmp_ln1027_3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 332 [1/2] (3.25ns)   --->   "%kernel_window_val_V_1 = load i12 %line_buff_group_0_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 332 'load' 'kernel_window_val_V_1' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 333 [1/2] (3.25ns)   --->   "%kernel_window_val_V_3 = load i12 %line_buff_group_0_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 333 'load' 'kernel_window_val_V_3' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 334 [1/2] (3.25ns)   --->   "%kernel_window_val_V_5 = load i12 %line_buff_group_1_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 334 'load' 'kernel_window_val_V_5' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 335 [1/2] (3.25ns)   --->   "%kernel_window_val_V_7 = load i12 %line_buff_group_1_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 335 'load' 'kernel_window_val_V_7' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 336 [1/2] (3.25ns)   --->   "%kernel_window_val_V_9 = load i12 %line_buff_group_2_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 336 'load' 'kernel_window_val_V_9' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 337 [1/2] (3.25ns)   --->   "%kernel_window_val_V_11 = load i12 %line_buff_group_2_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 337 'load' 'kernel_window_val_V_11' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 338 [1/2] (3.25ns)   --->   "%kernel_window_val_V_13 = load i12 %line_buff_group_3_val_V_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 338 'load' 'kernel_window_val_V_13' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 339 [1/2] (3.25ns)   --->   "%kernel_window_val_V_15 = load i12 %line_buff_group_3_val_V_2_addr_2" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297]   --->   Operation 339 'load' 'kernel_window_val_V_15' <Predicate = (!icmp_ln1027_3 & !select_ln1027_39)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 365 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 340 [1/2] (3.25ns)   --->   "%line_buff_group_0_val_V_2_load = load i12 %line_buff_group_0_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 340 'load' 'line_buff_group_0_val_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 341 [1/1] (3.25ns)   --->   "%store_ln871 = store i16 %line_buff_group_0_val_V_2_load, i12 %line_buff_group_0_val_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 341 'store' 'store_ln871' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 342 [1/2] (3.25ns)   --->   "%line_buff_group_1_val_V_2_load = load i12 %line_buff_group_1_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 342 'load' 'line_buff_group_1_val_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 343 [1/1] (3.25ns)   --->   "%store_ln871 = store i16 %line_buff_group_1_val_V_2_load, i12 %line_buff_group_1_val_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 343 'store' 'store_ln871' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 344 [1/2] (3.25ns)   --->   "%line_buff_group_2_val_V_2_load = load i12 %line_buff_group_2_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 344 'load' 'line_buff_group_2_val_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 345 [1/1] (3.25ns)   --->   "%store_ln871 = store i16 %line_buff_group_2_val_V_2_load, i12 %line_buff_group_2_val_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 345 'store' 'store_ln871' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 346 [1/2] (3.25ns)   --->   "%line_buff_group_3_val_V_2_load = load i12 %line_buff_group_3_val_V_2_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 346 'load' 'line_buff_group_3_val_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 347 [1/1] (3.25ns)   --->   "%store_ln871 = store i16 %line_buff_group_3_val_V_2_load, i12 %line_buff_group_3_val_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871]   --->   Operation 347 'store' 'store_ln871' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%curr_input_keep_V_load = load i8 %curr_input_keep_V" [src/yolo_max_pool.cpp:183]   --->   Operation 348 'load' 'curr_input_keep_V_load' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%curr_input_strb_V_load = load i8 %curr_input_strb_V" [src/yolo_max_pool.cpp:183]   --->   Operation 349 'load' 'curr_input_strb_V_load' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%curr_input_user_V_load = load i2 %curr_input_user_V" [src/yolo_max_pool.cpp:183]   --->   Operation 350 'load' 'curr_input_user_V_load' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%curr_input_id_V_load = load i5 %curr_input_id_V" [src/yolo_max_pool.cpp:183]   --->   Operation 351 'load' 'curr_input_id_V_load' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (0.00ns)   --->   "%curr_input_dest_V_load = load i6 %curr_input_dest_V" [src/yolo_max_pool.cpp:183]   --->   Operation 352 'load' 'curr_input_dest_V_load' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_8 : Operation 353 [2/2] (6.46ns)   --->   "%val_output_0_V = call i16 @window_max_pool, i16 %kernel_window_val_V, i16 %kernel_window_val_V_1, i16 %kernel_window_val_V_2, i16 %kernel_window_val_V_3" [src/yolo_max_pool.cpp:99]   --->   Operation 353 'call' 'val_output_0_V' <Predicate = (!select_ln1027_39)> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 354 [2/2] (6.46ns)   --->   "%val_output_1_V = call i16 @window_max_pool, i16 %kernel_window_val_V_4, i16 %kernel_window_val_V_5, i16 %kernel_window_val_V_6, i16 %kernel_window_val_V_7" [src/yolo_max_pool.cpp:100]   --->   Operation 354 'call' 'val_output_1_V' <Predicate = (!select_ln1027_39)> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.46>
ST_9 : Operation 355 [1/2] (3.23ns)   --->   "%val_output_0_V = call i16 @window_max_pool, i16 %kernel_window_val_V, i16 %kernel_window_val_V_1, i16 %kernel_window_val_V_2, i16 %kernel_window_val_V_3" [src/yolo_max_pool.cpp:99]   --->   Operation 355 'call' 'val_output_0_V' <Predicate = (!select_ln1027_39)> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 356 [1/2] (3.23ns)   --->   "%val_output_1_V = call i16 @window_max_pool, i16 %kernel_window_val_V_4, i16 %kernel_window_val_V_5, i16 %kernel_window_val_V_6, i16 %kernel_window_val_V_7" [src/yolo_max_pool.cpp:100]   --->   Operation 356 'call' 'val_output_1_V' <Predicate = (!select_ln1027_39)> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 357 [2/2] (6.46ns)   --->   "%val_output_2_V = call i16 @window_max_pool, i16 %kernel_window_val_V_8, i16 %kernel_window_val_V_9, i16 %kernel_window_val_V_10, i16 %kernel_window_val_V_11" [src/yolo_max_pool.cpp:101]   --->   Operation 357 'call' 'val_output_2_V' <Predicate = (!select_ln1027_39)> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 358 [2/2] (6.46ns)   --->   "%val_output_3_V = call i16 @window_max_pool, i16 %kernel_window_val_V_12, i16 %kernel_window_val_V_13, i16 %kernel_window_val_V_14, i16 %kernel_window_val_V_15" [src/yolo_max_pool.cpp:102]   --->   Operation 358 'call' 'val_output_3_V' <Predicate = (!select_ln1027_39)> <Delay = 6.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 359 [1/2] (3.23ns)   --->   "%val_output_2_V = call i16 @window_max_pool, i16 %kernel_window_val_V_8, i16 %kernel_window_val_V_9, i16 %kernel_window_val_V_10, i16 %kernel_window_val_V_11" [src/yolo_max_pool.cpp:101]   --->   Operation 359 'call' 'val_output_2_V' <Predicate = (!select_ln1027_39)> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 360 [1/2] (3.23ns)   --->   "%val_output_3_V = call i16 @window_max_pool, i16 %kernel_window_val_V_12, i16 %kernel_window_val_V_13, i16 %kernel_window_val_V_14, i16 %kernel_window_val_V_15" [src/yolo_max_pool.cpp:102]   --->   Operation 360 'call' 'val_output_3_V' <Predicate = (!select_ln1027_39)> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i6.i3.i5.i7.i1.i6.i2.i8.i8.i16.i16.i16.i16, i6 %curr_input_dest_V_load, i3 0, i5 %curr_input_id_V_load, i7 0, i1 %last, i6 0, i2 %curr_input_user_V_load, i8 %curr_input_strb_V_load, i8 %curr_input_keep_V_load, i16 %val_output_3_V, i16 %val_output_2_V, i16 %val_output_1_V, i16 %val_output_0_V" [src/yolo_max_pool.cpp:183]   --->   Operation 361 'bitconcatenate' 'tmp_6' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i110 %tmp_6" [src/yolo_max_pool.cpp:183]   --->   Operation 362 'zext' 'zext_ln183' <Predicate = (!select_ln1027_39)> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln183" [src/yolo_max_pool.cpp:183]   --->   Operation 363 'write' 'write_ln183' <Predicate = (!select_ln1027_39)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc" [src/yolo_max_pool.cpp:117]   --->   Operation 364 'br' 'br_ln117' <Predicate = (!select_ln1027_39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten242') [37]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten242' [74]  (1.59 ns)

 <State 2>: 4.59ns
The critical path consists of the following:
	'load' operation ('out_row', src/yolo_max_pool.cpp:27) on local variable 'out_row' [91]  (0 ns)
	'add' operation ('out_row', src/yolo_max_pool.cpp:27) [129]  (1.82 ns)
	'icmp' operation ('notlhs_mid1', src/yolo_max_pool.cpp:27) [138]  (1.77 ns)
	'select' operation ('select_ln1027_2') [139]  (0.993 ns)

 <State 3>: 7.14ns
The critical path consists of the following:
	'select' operation ('select_ln1027_12') [160]  (0.968 ns)
	'add' operation ('out_col_3', src/yolo_max_pool.cpp:33) [182]  (1.82 ns)
	'mul' operation ('conv3_i_i_i3291606_mid1') [188]  (4.35 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'add' operation ('col_stride_3', src/yolo_max_pool.cpp:36) [212]  (1.56 ns)
	'add' operation ('col_idx_mid1') [218]  (1.64 ns)
	'icmp' operation ('cmp51_not_mid1') [222]  (1.88 ns)
	'or' operation ('brmerge_mid1') [223]  (0.978 ns)
	'or' operation ('tmp_mid1') [234]  (0 ns)
	'or' operation ('brmerge1680_mid1') [235]  (0 ns)
	'select' operation ('select_ln1027_39') [236]  (0.993 ns)

 <State 5>: 6.2ns
The critical path consists of the following:
	'select' operation ('conv_count', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [115]  (0.697 ns)
	'select' operation ('select_ln1027_18') [173]  (0 ns)
	'select' operation ('select_ln1027_28') [198]  (0 ns)
	'select' operation ('select_ln1027_36') [225]  (0.697 ns)
	'add' operation ('add_ln984', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [246]  (1.55 ns)
	'getelementptr' operation ('line_buff_group_0_val_V_addr_1', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:984) [248]  (0 ns)
	'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_group_0_val_V' [318]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_window.val.V', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:297) on array 'line_buff_group_0_val_V' [318]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('line_buff_group_0_val_V_2_addr', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871) [252]  (0 ns)
	'load' operation ('line_buff_group_0_val_V_2_load', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871) on array 'line_buff_group_0_val_V_2' [299]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('line_buff_group_0_val_V_2_load', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871) on array 'line_buff_group_0_val_V_2' [299]  (3.25 ns)
	'store' operation ('store_ln871', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871) of variable 'line_buff_group_0_val_V_2_load', /tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:871 on array 'line_buff_group_0_val_V' [300]  (3.25 ns)

 <State 9>: 6.47ns
The critical path consists of the following:
	'call' operation ('val_output_2.V', src/yolo_max_pool.cpp:101) to 'window_max_pool' [336]  (6.47 ns)

 <State 10>: 3.23ns
The critical path consists of the following:
	'call' operation ('val_output_2.V', src/yolo_max_pool.cpp:101) to 'window_max_pool' [336]  (3.23 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
