--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 166.667 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 433294 paths analyzed, 101936 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.979ns.
--------------------------------------------------------------------------------
Slack:                  0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.591ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.509 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO6         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y19.ADDRBWRADDRU10 net (fanout=4)        2.571   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]
    RAMB36_X4Y19.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             5.591ns (3.020ns logic, 2.571ns route)
                                                              (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.591ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.509 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO6         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y19.ADDRBWRADDRU10 net (fanout=4)        2.571   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]
    RAMB36_X4Y19.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             5.591ns (3.020ns logic, 2.571ns route)
                                                              (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.591ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.509 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO6         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y19.ADDRBWRADDRL10 net (fanout=4)        2.571   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]
    RAMB36_X4Y19.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             5.591ns (3.020ns logic, 2.571ns route)
                                                              (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.591ns (Levels of Logic = 0)
  Clock Path Skew:      -0.353ns (1.509 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO6         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y19.ADDRBWRADDRL10 net (fanout=4)        2.571   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]
    RAMB36_X4Y19.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             5.591ns (3.020ns logic, 2.571ns route)
                                                              (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.359ns (1.508 - 1.867)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRL12 net (fanout=4)        2.558   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y18.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.578ns (3.020ns logic, 2.558ns route)
                                                              (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.359ns (1.508 - 1.867)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRL12 net (fanout=4)        2.558   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y18.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.578ns (3.020ns logic, 2.558ns route)
                                                              (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.359ns (1.508 - 1.867)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRU12 net (fanout=4)        2.558   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y18.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.578ns (3.020ns logic, 2.558ns route)
                                                              (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.359ns (1.508 - 1.867)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO0         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRU12 net (fanout=4)        2.558   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]
    RAMB36_X4Y18.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.578ns (3.020ns logic, 2.558ns route)
                                                              (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_22 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.898ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (1.658 - 1.684)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_22 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y78.CQ      Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[23]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_22
    SLICE_X29Y75.A1      net (fanout=4)        1.126   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[22]
    SLICE_X29Y75.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg1[19]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>12
    SLICE_X29Y73.A2      net (fanout=1)        1.202   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>12
    SLICE_X29Y73.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/LSF_Result[21]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>16
    SLICE_X5Y49.D2       net (fanout=64)       2.774   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>1
    SLICE_X5Y49.CLK      Tas                   0.092   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/_n0421<3>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (0.796ns logic, 5.102ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.541ns (Levels of Logic = 0)
  Clock Path Skew:      -0.357ns (1.509 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y19.WEBWEL3    net (fanout=4)        2.555   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y19.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.541ns (2.986ns logic, 2.555ns route)
                                                          (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.541ns (Levels of Logic = 0)
  Clock Path Skew:      -0.357ns (1.509 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y19.WEBWEL3    net (fanout=4)        2.555   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y19.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.541ns (2.986ns logic, 2.555ns route)
                                                          (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.540ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO7         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRU11 net (fanout=4)        2.520   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[22]
    RAMB36_X4Y18.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.540ns (3.020ns logic, 2.520ns route)
                                                              (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.540ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO7         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRL11 net (fanout=4)        2.520   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[22]
    RAMB36_X4Y18.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.540ns (3.020ns logic, 2.520ns route)
                                                              (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.506ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (1.508 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO5     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEU2    net (fanout=4)        2.520   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[1]
    RAMB36_X4Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.506ns (2.986ns logic, 2.520ns route)
                                                          (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.506ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (1.508 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO5     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEL2    net (fanout=4)        2.520   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[1]
    RAMB36_X4Y18.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.506ns (2.986ns logic, 2.520ns route)
                                                          (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.504ns (Levels of Logic = 0)
  Clock Path Skew:      -0.357ns (1.509 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y19.WEBWEU3    net (fanout=4)        2.518   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y19.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.504ns (2.986ns logic, 2.518ns route)
                                                          (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.504ns (Levels of Logic = 0)
  Clock Path Skew:      -0.357ns (1.509 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO4     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y19.WEBWEU3    net (fanout=4)        2.518   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]
    RAMB36_X4Y19.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.504ns (2.986ns logic, 2.518ns route)
                                                          (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.491ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRL4 net (fanout=4)        2.471   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]
    RAMB36_X4Y18.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.491ns (3.020ns logic, 2.471ns route)
                                                             (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.491ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRL4 net (fanout=4)        2.471   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]
    RAMB36_X4Y18.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.491ns (3.020ns logic, 2.471ns route)
                                                             (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.491ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRU4 net (fanout=4)        2.471   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]
    RAMB36_X4Y18.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.491ns (3.020ns logic, 2.471ns route)
                                                             (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.491ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRU4 net (fanout=4)        2.471   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]
    RAMB36_X4Y18.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.491ns (3.020ns logic, 2.471ns route)
                                                             (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO3        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRU7 net (fanout=4)        2.450   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[26]
    RAMB36_X4Y18.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.470ns (3.020ns logic, 2.450ns route)
                                                             (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.470ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (1.508 - 1.862)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X5Y27.DOBDO3        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3
    RAMB36_X4Y18.ADDRBWRADDRL7 net (fanout=4)        2.450   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[26]
    RAMB36_X4Y18.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.470ns (3.020ns logic, 2.450ns route)
                                                             (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.455ns (Levels of Logic = 0)
  Clock Path Skew:      -0.359ns (1.508 - 1.867)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO1         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRU13 net (fanout=4)        2.435   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[20]
    RAMB36_X4Y18.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.455ns (3.020ns logic, 2.435ns route)
                                                              (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.455ns (Levels of Logic = 0)
  Clock Path Skew:      -0.359ns (1.508 - 1.867)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO1         Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
                                                              base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2
    RAMB36_X4Y18.ADDRBWRADDRL13 net (fanout=4)        2.435   base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[20]
    RAMB36_X4Y18.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.455ns (3.020ns logic, 2.435ns route)
                                                              (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0_7 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/PE_In2_Reg0_7 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.336 - 1.504)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0_7 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/PE_In2_Reg0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.DQ      Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0_7
    SLICE_X51Y35.DX      net (fanout=1)        5.141   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0[7]
    SLICE_X51Y35.CLK     Tdick                 0.040   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg[23]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/PE_In2_Reg0_7
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (0.496ns logic, 5.141ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_20 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3 (FF)
  Requirement:          5.999ns
  Data Path Delay:      5.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (1.658 - 1.684)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_20 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y78.AQ      Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[23]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_20
    SLICE_X29Y75.A2      net (fanout=4)        0.987   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[20]
    SLICE_X29Y75.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg1[19]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>12
    SLICE_X29Y73.A2      net (fanout=1)        1.202   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>12
    SLICE_X29Y73.A       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/LSF_Result[21]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>16
    SLICE_X5Y49.D2       net (fanout=64)       2.774   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel<0><31>1
    SLICE_X5Y49.CLK      Tas                   0.092   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/_n0421<3>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (0.796ns logic, 4.963ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.357ns (1.509 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO3     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y19.WEBWEU0    net (fanout=4)        2.431   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[3]
    RAMB36_X4Y19.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.417ns (2.986ns logic, 2.431ns route)
                                                          (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (1.508 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO5     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEU0    net (fanout=4)        2.415   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[1]
    RAMB36_X4Y18.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.401ns (2.986ns logic, 2.415ns route)
                                                          (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.999ns
  Data Path Delay:      5.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (1.508 - 1.866)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y28.DOBDO6     Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0
    RAMB36_X4Y18.WEBWEL3    net (fanout=4)        2.405   base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[0]
    RAMB36_X4Y18.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.391ns (2.986ns logic, 2.405ns route)
                                                          (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 166.667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y44.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y19.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y43.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE22/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE22/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y1.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y35.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE23/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE23/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y4.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y11.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y15.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y7.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X1Y4.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE02/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE02/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y30.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE13/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE13/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y3.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y20.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y10.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE04/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE04/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y21.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X1Y11.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y38.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y5.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE01/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE01/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y44.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y36.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y24.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y29.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE33/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE33/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y23.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X4Y29.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.115ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK
  Location pin: DSP48_X2Y17.CLK
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X3Y28.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y26.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.423ns (period - min period limit)
  Period: 5.999ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 20822 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.923ns.
--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR22 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.C4         net (fanout=5)        1.470   base_sys_i/axi_interconnect_1_S_AWADDR[22]
    SLICE_X26Y100.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_2
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A2         net (fanout=3)        1.084   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X26Y121.B6         net (fanout=1)        0.371   base_sys_i/axi_interconnect_1/N194
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.850ns (2.964ns logic, 6.886ns route)
                                                           (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.850ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR31 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.D3         net (fanout=5)        1.474   base_sys_i/axi_interconnect_1_S_AWADDR[31]
    SLICE_X26Y100.DMUX       Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_2
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A2         net (fanout=3)        1.084   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X26Y121.B6         net (fanout=1)        0.371   base_sys_i/axi_interconnect_1/N194
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.850ns (2.960ns logic, 6.890ns route)
                                                           (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y127.A2     net (fanout=17)       2.752   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X36Y127.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X35Y127.D1     net (fanout=1)        0.840   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X35Y127.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y135.A3     net (fanout=18)       1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (2.118ns logic, 7.718ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y127.A2     net (fanout=17)       2.752   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X36Y127.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X35Y127.D1     net (fanout=1)        0.840   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X35Y127.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y135.A3     net (fanout=18)       1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (2.118ns logic, 7.718ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.836ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y127.A2     net (fanout=17)       2.752   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X36Y127.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X35Y127.D1     net (fanout=1)        0.840   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X35Y127.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y135.A3     net (fanout=18)       1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (2.118ns logic, 7.718ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (1.510 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y128.A1     net (fanout=17)       2.385   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X28Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X29Y117.A2     net (fanout=1)        1.319   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X29Y117.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N20
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X37Y134.A5     net (fanout=27)       1.705   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X37Y134.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_25
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW5
    SLICE_X36Y135.A6     net (fanout=1)        0.519   base_sys_i/axi_interconnect_1/N122
    SLICE_X36Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_17
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<2>1
    SLICE_X32Y136.A2     net (fanout=9)        1.050   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[2]
    SLICE_X32Y136.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv1
    SLICE_X32Y136.C1     net (fanout=2)        0.682   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv
    SLICE_X32Y136.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (2.118ns logic, 7.660ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (1.558 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID6Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y128.A1     net (fanout=17)       2.385   base_sys_i/axi_interconnect_1_S_AWID[6]
    SLICE_X28Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123
    SLICE_X29Y117.A2     net (fanout=1)        1.319   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122
    SLICE_X29Y117.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N20
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X31Y139.B5     net (fanout=27)       1.462   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X31Y139.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/N120
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4
    SLICE_X31Y138.A1     net (fanout=1)        0.815   base_sys_i/axi_interconnect_1/N120
    SLICE_X31Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<4>1
    SLICE_X31Y137.A2     net (fanout=9)        0.852   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]
    SLICE_X31Y137.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1522_inv1
    SLICE_X31Y138.D1     net (fanout=2)        0.823   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1522_inv
    SLICE_X31Y138.CLK    Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (2.165ns logic, 7.656ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y132.A1     net (fanout=17)       2.777   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X33Y132.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out[65]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121
    SLICE_X32Y135.C1     net (fanout=3)        0.973   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o12
    SLICE_X32Y135.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125
    SLICE_X29Y135.A1     net (fanout=5)        1.108   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (2.118ns logic, 7.661ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y132.A1     net (fanout=17)       2.777   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X33Y132.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out[65]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121
    SLICE_X32Y135.C1     net (fanout=3)        0.973   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o12
    SLICE_X32Y135.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125
    SLICE_X29Y135.A1     net (fanout=5)        1.108   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (2.118ns logic, 7.661ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.779ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X33Y132.A1     net (fanout=17)       2.777   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X33Y132.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out[65]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121
    SLICE_X32Y135.C1     net (fanout=3)        0.973   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o12
    SLICE_X32Y135.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125
    SLICE_X29Y135.A1     net (fanout=5)        1.108   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41
    -------------------------------------------------  ---------------------------
    Total                                      9.779ns (2.118ns logic, 7.661ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR17 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.B1         net (fanout=5)        1.234   base_sys_i/axi_interconnect_1_S_AWADDR[17]
    SLICE_X26Y100.DMUX       Topbd                 0.957   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A2         net (fanout=3)        1.084   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X26Y121.B6         net (fanout=1)        0.371   base_sys_i/axi_interconnect_1/N194
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.767ns (3.117ns logic, 6.650ns route)
                                                           (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR16 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y100.B2         net (fanout=5)        1.499   base_sys_i/axi_interconnect_1_S_ARADDR[16]
    SLICE_X27Y100.DMUX       Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y107.A3         net (fanout=18)       0.878   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]
    SLICE_X27Y107.AMUX       Tilo                  0.352   base_sys_i/axi_interconnect_1/N44
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811
    SLICE_X27Y110.B5         net (fanout=16)       0.791   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]
    SLICE_X27Y110.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X26Y110.A2         net (fanout=3)        0.684   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X26Y110.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0
    SLICE_X26Y111.B5         net (fanout=1)        0.684   base_sys_i/axi_interconnect_1/N186
    SLICE_X26Y111.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv218
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X27Y113.B2         net (fanout=3)        1.161   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X27Y113.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X30Y115.B5         net (fanout=5)        0.762   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X30Y115.CLK        Tas                   0.043   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.767ns (3.308ns logic, 6.459ns route)
                                                           (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR18 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.B3         net (fanout=5)        1.224   base_sys_i/axi_interconnect_1_S_AWADDR[18]
    SLICE_X26Y100.DMUX       Topbd                 0.957   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A2         net (fanout=3)        1.084   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X26Y121.B6         net (fanout=1)        0.371   base_sys_i/axi_interconnect_1/N194
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.757ns (3.117ns logic, 6.640ns route)
                                                           (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.712ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (1.510 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y127.A2     net (fanout=17)       2.752   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X36Y127.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X35Y127.D1     net (fanout=1)        0.840   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X35Y127.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y135.A3     net (fanout=18)       1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X37Y135.A3     net (fanout=11)       1.127   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X37Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_49
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<6>1
    SLICE_X39Y135.A2     net (fanout=5)        0.828   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[6]
    SLICE_X39Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_56
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1600_inv1
    SLICE_X39Y135.C1     net (fanout=2)        0.676   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1600_inv
    SLICE_X39Y135.CLK    Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_56
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.712ns (2.166ns logic, 7.546ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR13 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.A2         net (fanout=3)        1.234   base_sys_i/axi_interconnect_1_S_AWADDR[13]
    SLICE_X26Y100.DMUX       Topad                 0.937   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<0>1_INV_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A2         net (fanout=3)        1.084   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X26Y121.B6         net (fanout=1)        0.371   base_sys_i/axi_interconnect_1/N194
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.747ns (3.097ns logic, 6.650ns route)
                                                           (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.736ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR19 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.B2         net (fanout=5)        1.203   base_sys_i/axi_interconnect_1_S_AWADDR[19]
    SLICE_X26Y100.DMUX       Topbd                 0.957   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A2         net (fanout=3)        1.084   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X26Y121.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X26Y121.B6         net (fanout=1)        0.371   base_sys_i/axi_interconnect_1/N194
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.736ns (3.117ns logic, 6.619ns route)
                                                           (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR24 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y106.C2         net (fanout=5)        2.066   base_sys_i/axi_interconnect_1_S_ARADDR[24]
    SLICE_X26Y106.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_3
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y110.C5         net (fanout=11)       1.100   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
    SLICE_X27Y110.CMUX       Tilo                  0.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X37Y120.B4         net (fanout=8)        1.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X37Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X37Y120.C6         net (fanout=1)        0.149   base_sys_i/axi_interconnect_1/N70
    SLICE_X37Y120.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X29Y114.A1         net (fanout=1)        1.301   base_sys_i/axi_interconnect_1/N234
    SLICE_X29Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CE         net (fanout=5)        0.652   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CLK        Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1
    -----------------------------------------------------  ---------------------------
    Total                                          9.739ns (3.142ns logic, 6.597ns route)
                                                           (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR24 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y106.C2         net (fanout=5)        2.066   base_sys_i/axi_interconnect_1_S_ARADDR[24]
    SLICE_X26Y106.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_3
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y110.C5         net (fanout=11)       1.100   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
    SLICE_X27Y110.CMUX       Tilo                  0.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X37Y120.B4         net (fanout=8)        1.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X37Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X37Y120.C6         net (fanout=1)        0.149   base_sys_i/axi_interconnect_1/N70
    SLICE_X37Y120.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X29Y114.A1         net (fanout=1)        1.301   base_sys_i/axi_interconnect_1/N234
    SLICE_X29Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CE         net (fanout=5)        0.652   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CLK        Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2
    -----------------------------------------------------  ---------------------------
    Total                                          9.739ns (3.142ns logic, 6.597ns route)
                                                           (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR24 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y106.C2         net (fanout=5)        2.066   base_sys_i/axi_interconnect_1_S_ARADDR[24]
    SLICE_X26Y106.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_3
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y110.C5         net (fanout=11)       1.100   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
    SLICE_X27Y110.CMUX       Tilo                  0.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X37Y120.B4         net (fanout=8)        1.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X37Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X37Y120.C6         net (fanout=1)        0.149   base_sys_i/axi_interconnect_1/N70
    SLICE_X37Y120.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X29Y114.A1         net (fanout=1)        1.301   base_sys_i/axi_interconnect_1/N234
    SLICE_X29Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CE         net (fanout=5)        0.652   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CLK        Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.739ns (3.142ns logic, 6.597ns route)
                                                           (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR24 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y95.C2          net (fanout=5)        1.347   base_sys_i/axi_interconnect_1_S_ARADDR[24]
    SLICE_X26Y95.DMUX        Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y110.C1         net (fanout=15)       1.773   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X27Y110.CMUX       Tilo                  0.357   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X37Y120.B4         net (fanout=8)        1.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X37Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X37Y120.C6         net (fanout=1)        0.149   base_sys_i/axi_interconnect_1/N70
    SLICE_X37Y120.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X29Y114.A1         net (fanout=1)        1.301   base_sys_i/axi_interconnect_1/N234
    SLICE_X29Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CE         net (fanout=5)        0.652   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CLK        Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          9.727ns (3.176ns logic, 6.551ns route)
                                                           (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR24 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y95.C2          net (fanout=5)        1.347   base_sys_i/axi_interconnect_1_S_ARADDR[24]
    SLICE_X26Y95.DMUX        Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y110.C1         net (fanout=15)       1.773   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X27Y110.CMUX       Tilo                  0.357   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X37Y120.B4         net (fanout=8)        1.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X37Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X37Y120.C6         net (fanout=1)        0.149   base_sys_i/axi_interconnect_1/N70
    SLICE_X37Y120.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X29Y114.A1         net (fanout=1)        1.301   base_sys_i/axi_interconnect_1/N234
    SLICE_X29Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CE         net (fanout=5)        0.652   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CLK        Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2
    -----------------------------------------------------  ---------------------------
    Total                                          9.727ns (3.176ns logic, 6.551ns route)
                                                           (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (1.552 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR24 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y95.C2          net (fanout=5)        1.347   base_sys_i/axi_interconnect_1_S_ARADDR[24]
    SLICE_X26Y95.DMUX        Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y110.C1         net (fanout=15)       1.773   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X27Y110.CMUX       Tilo                  0.357   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51
    SLICE_X37Y120.B4         net (fanout=8)        1.329   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match
    SLICE_X37Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0
    SLICE_X37Y120.C6         net (fanout=1)        0.149   base_sys_i/axi_interconnect_1/N70
    SLICE_X37Y120.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1
    SLICE_X29Y114.A1         net (fanout=1)        1.301   base_sys_i/axi_interconnect_1/N234
    SLICE_X29Y114.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CE         net (fanout=5)        0.652   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226
    SLICE_X27Y113.CLK        Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1
    -----------------------------------------------------  ---------------------------
    Total                                          9.727ns (3.176ns logic, 6.551ns route)
                                                           (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.727ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR16 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y100.B2         net (fanout=5)        1.499   base_sys_i/axi_interconnect_1_S_ARADDR[16]
    SLICE_X27Y100.DMUX       Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y107.A3         net (fanout=18)       0.878   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]
    SLICE_X27Y107.AMUX       Tilo                  0.352   base_sys_i/axi_interconnect_1/N44
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811
    SLICE_X27Y110.B5         net (fanout=16)       0.791   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]
    SLICE_X27Y110.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X27Y110.A4         net (fanout=3)        0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X27Y110.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW2
    SLICE_X26Y111.B3         net (fanout=1)        0.872   base_sys_i/axi_interconnect_1/N188
    SLICE_X26Y111.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv218
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X27Y113.B2         net (fanout=3)        1.161   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X27Y113.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X30Y115.B5         net (fanout=5)        0.762   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X30Y115.CLK        Tas                   0.043   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.727ns (3.308ns logic, 6.419ns route)
                                                           (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.674ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (1.510 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID8Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X36Y127.A2     net (fanout=17)       2.752   base_sys_i/axi_interconnect_1_S_AWID[8]
    SLICE_X36Y127.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123
    SLICE_X35Y127.D1     net (fanout=1)        0.840   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X35Y127.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X29Y135.A3     net (fanout=18)       1.323   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X36Y135.A5     net (fanout=11)       0.909   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X36Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_17
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<2>1
    SLICE_X32Y136.A2     net (fanout=9)        1.050   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[2]
    SLICE_X32Y136.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv1
    SLICE_X32Y136.C1     net (fanout=2)        0.682   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv
    SLICE_X32Y136.CLK    Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.674ns (2.118ns logic, 7.556ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR31 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.D3         net (fanout=5)        1.474   base_sys_i/axi_interconnect_1_S_AWADDR[31]
    SLICE_X26Y100.DMUX       Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_2
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X27Y120.A4         net (fanout=3)        0.444   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X27Y120.A          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW2
    SLICE_X26Y121.B3         net (fanout=1)        0.872   base_sys_i/axi_interconnect_1/N196
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.711ns (2.960ns logic, 6.751ns route)
                                                           (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (1.547 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR22 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y100.C4         net (fanout=5)        1.470   base_sys_i/axi_interconnect_1_S_AWADDR[22]
    SLICE_X26Y100.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_2
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y115.A3         net (fanout=20)       1.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X26Y115.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y120.B5         net (fanout=16)       0.898   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y120.B          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X27Y120.A4         net (fanout=3)        0.444   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X27Y120.A          Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW2
    SLICE_X26Y121.B3         net (fanout=1)        0.872   base_sys_i/axi_interconnect_1/N196
    SLICE_X26Y121.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D2         net (fanout=3)        0.967   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X28Y122.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X28Y122.C5         net (fanout=1)        0.280   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X28Y122.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.711ns (2.964ns logic, 6.747ns route)
                                                           (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID0Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X32Y132.C1     net (fanout=17)       2.723   base_sys_i/axi_interconnect_1_S_AWID[0]
    SLICE_X32Y132.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o122
    SLICE_X32Y135.C2     net (fanout=3)        0.958   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121
    SLICE_X32Y135.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125
    SLICE_X29Y135.A1     net (fanout=5)        1.108   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41
    -------------------------------------------------  ---------------------------
    Total                                      9.710ns (2.118ns logic, 7.592ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID0Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X32Y132.C1     net (fanout=17)       2.723   base_sys_i/axi_interconnect_1_S_AWID[0]
    SLICE_X32Y132.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o122
    SLICE_X32Y135.C2     net (fanout=3)        0.958   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121
    SLICE_X32Y135.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125
    SLICE_X29Y135.A1     net (fanout=5)        1.108   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40
    -------------------------------------------------  ---------------------------
    Total                                      9.710ns (2.118ns logic, 7.592ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (1.551 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID0Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X32Y132.C1     net (fanout=17)       2.723   base_sys_i/axi_interconnect_1_S_AWID[0]
    SLICE_X32Y132.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o122
    SLICE_X32Y135.C2     net (fanout=3)        0.958   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121
    SLICE_X32Y135.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125
    SLICE_X29Y135.A1     net (fanout=5)        1.108   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o
    SLICE_X29Y135.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/N90
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X31Y137.C1     net (fanout=11)       1.021   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X31Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X26Y115.CE     net (fanout=9)        1.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X26Y115.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42
    -------------------------------------------------  ---------------------------
    Total                                      9.710ns (2.118ns logic, 7.592ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.734ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.815 - 0.820)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y132.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3
    SLICE_X61Y136.B1     net (fanout=12)       1.506   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[3]
    SLICE_X61Y136.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X63Y139.D1     net (fanout=43)       1.470   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X63Y139.CMUX   Topdc                 0.536   base_sys_i/axi_bram_ctrl_2/N78
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<8>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[8].mux_s2_inst
    SLICE_X29Y118.A3     net (fanout=9)        2.597   base_sys_i/axi_interconnect_1_S_RID[8]
    SLICE_X29Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_71
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>2
    SLICE_X31Y116.B2     net (fanout=1)        1.137   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>2
    SLICE_X31Y116.B      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/ALU/ALU_In1_Reg0[27]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>5
    SLICE_X31Y110.B5     net (fanout=4)        0.838   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[4]
    SLICE_X31Y110.B      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out_Reg1[23]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv1
    SLICE_X30Y109.CE     net (fanout=1)        0.529   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv
    SLICE_X30Y109.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
    -------------------------------------------------  ---------------------------
    Total                                      9.734ns (1.657ns logic, 8.077ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X3Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X3Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y26.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y26.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X3Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X3Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X3Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X5Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X5Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X4Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X4Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X5Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X5Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X5Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X5Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y25.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y25.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X4Y24.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X4Y24.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y18.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y18.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X4Y19.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X4Y19.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X32Y127.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X32Y127.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X32Y127.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X32Y127.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK
  Location pin: SLICE_X32Y127.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK
  Location pin: SLICE_X32Y127.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y144.BX     net (fanout=1)        0.528   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X28Y144.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.537ns logic, 0.528ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Delay:                  1.076ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y144.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y144.CX     net (fanout=1)        0.524   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X28Y144.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.517ns logic, 0.524ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.120ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X29Y112.CX     net (fanout=1)        0.568   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X29Y112.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.517ns logic, 0.568ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Delay:                  1.097ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y112.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X29Y112.BX     net (fanout=1)        0.525   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X29Y112.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.537ns logic, 0.525ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.170ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.307ns (2.870 - 3.177)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y137.DQ     Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
    SLICE_X26Y137.AX     net (fanout=2)        0.341   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
    SLICE_X26Y137.CLK    Tdick                 0.031   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg2
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.487ns logic, 0.341ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.886ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (2.857 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X28Y102.C2     net (fanout=3)        0.832   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X28Y102.C      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.A4     net (fanout=1)        1.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (0.737ns logic, 2.789ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  3.828ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (2.857 - 3.185)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X28Y102.C1     net (fanout=3)        0.833   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X28Y102.C      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.A4     net (fanout=1)        1.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.675ns logic, 2.790ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  3.669ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (2.857 - 3.185)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X28Y102.C3     net (fanout=3)        0.674   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X28Y102.C      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.A4     net (fanout=1)        1.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.675ns logic, 2.631ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  3.660ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (2.857 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X28Y102.C4     net (fanout=3)        0.606   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X28Y102.C      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.A4     net (fanout=1)        1.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.737ns logic, 2.563ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  3.552ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (2.857 - 3.185)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X27Y112.D2     net (fanout=3)        1.328   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X27Y112.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.A3     net (fanout=1)        1.186   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.675ns logic, 2.514ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  3.503ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (2.857 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X28Y102.C5     net (fanout=3)        0.449   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X28Y102.C      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.A4     net (fanout=1)        1.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.737ns logic, 2.406ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  3.418ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.328ns (2.857 - 3.185)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X27Y112.D3     net (fanout=3)        1.194   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X27Y112.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.A3     net (fanout=1)        1.186   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.675ns logic, 2.380ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  3.384ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.024ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (2.857 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y102.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X28Y102.C6     net (fanout=3)        0.330   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X28Y102.C      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.A4     net (fanout=1)        1.957   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.024ns (0.737ns logic, 2.287ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  3.361ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X27Y119.B1     net (fanout=3)        1.018   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X27Y119.BMUX   Tilo                  0.360   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X27Y124.A1     net (fanout=1)        1.020   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.973ns logic, 2.038ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay:                  3.230ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.880ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X27Y119.B4     net (fanout=3)        0.889   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X27Y119.BMUX   Tilo                  0.358   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X27Y124.A1     net (fanout=1)        1.020   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.971ns logic, 1.909ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay:                  2.975ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.320ns (2.857 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X27Y112.D1     net (fanout=3)        0.697   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X27Y112.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.A3     net (fanout=1)        1.186   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.737ns logic, 1.883ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay:                  2.848ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.498ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X28Y114.A4     net (fanout=3)        0.947   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X28Y114.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.A6     net (fanout=1)        0.814   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.737ns logic, 1.761ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay:                  2.831ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.323ns (2.857 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X28Y114.A1     net (fanout=3)        0.984   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X28Y114.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.A6     net (fanout=1)        0.814   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.473ns (0.675ns logic, 1.798ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay:                  2.734ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.320ns (2.857 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X27Y112.D4     net (fanout=3)        0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X27Y112.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.A3     net (fanout=1)        1.186   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.737ns logic, 1.642ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay:                  2.719ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.323ns (2.857 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X28Y114.A2     net (fanout=3)        0.872   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X28Y114.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.A6     net (fanout=1)        0.814   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.675ns logic, 1.686ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  2.697ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.355ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.857 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X27Y123.D2     net (fanout=3)        0.821   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X27Y123.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.A2     net (fanout=1)        0.797   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.737ns logic, 1.618ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay:                  2.658ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.308ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y117.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X26Y119.A2     net (fanout=3)        0.974   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X26Y119.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.A5     net (fanout=1)        0.659   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.675ns logic, 1.633ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Delay:                  2.649ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y117.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X26Y119.A3     net (fanout=3)        0.965   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X26Y119.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.A5     net (fanout=1)        0.659   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.675ns logic, 1.624ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay:                  2.569ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.857 - 3.163)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X27Y123.D1     net (fanout=3)        0.694   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X27Y123.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.A2     net (fanout=1)        0.797   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.737ns logic, 1.491ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay:                  2.566ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.320ns (2.857 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X27Y112.D5     net (fanout=3)        0.288   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X27Y112.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.A3     net (fanout=1)        1.186   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.737ns logic, 1.474ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay:                  2.549ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.857 - 3.163)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X26Y119.A4     net (fanout=3)        0.812   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X26Y119.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.A5     net (fanout=1)        0.659   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.737ns logic, 1.471ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay:                  2.537ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.857 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X27Y123.D3     net (fanout=3)        0.661   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X27Y123.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.A2     net (fanout=1)        0.797   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (0.737ns logic, 1.458ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Delay:                  2.533ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y117.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X26Y119.A1     net (fanout=3)        0.849   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X26Y119.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.A5     net (fanout=1)        0.659   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (0.675ns logic, 1.508ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Delay:                  2.521ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.323ns (2.857 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X28Y114.A3     net (fanout=3)        0.674   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X28Y114.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.A6     net (fanout=1)        0.814   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.675ns logic, 1.488ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay:                  2.503ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X28Y114.A5     net (fanout=3)        0.602   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X28Y114.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.A6     net (fanout=1)        0.814   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.737ns logic, 1.416ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Delay:                  2.473ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.857 - 3.164)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X27Y123.D4     net (fanout=3)        0.597   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X27Y123.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.A2     net (fanout=1)        0.797   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.737ns logic, 1.394ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Delay:                  2.458ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.103ns (Levels of Logic = 2)
  Clock Path Skew:      -0.320ns (2.857 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X27Y112.D6     net (fanout=3)        0.180   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X27Y112.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.A3     net (fanout=1)        1.186   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.737ns logic, 1.366ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Delay:                  2.363ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.005ns (Levels of Logic = 2)
  Clock Path Skew:      -0.323ns (2.857 - 3.180)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y113.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X28Y114.A6     net (fanout=3)        0.516   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X28Y114.A      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X27Y124.A6     net (fanout=1)        0.814   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (0.675ns logic, 1.330ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Delay:                  2.350ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (2.857 - 3.163)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X27Y123.D5     net (fanout=3)        0.475   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X27Y123.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.A2     net (fanout=1)        0.797   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.737ns logic, 1.272ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay:                  2.305ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.315ns (2.857 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y117.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X26Y119.A5     net (fanout=3)        0.621   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X26Y119.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X27Y124.A5     net (fanout=1)        0.659   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X27Y124.CLK    Tas                   0.095   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.675ns logic, 1.280ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 636572 paths, 0 nets, and 131670 connections

Design statistics:
   Minimum period:   9.923ns{1}   (Maximum frequency: 100.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 22 14:31:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1241 MB



