{
    "id": "1522416322",
    "title": "Automatic functional test program generation for pipelined processors using model checking",
    "venue": "high level design validation and test",
    "year": 2002,
    "authors": [
        {
            "name": "Prabhat Mishra",
            "id": "2146855006",
            "org": "Architectures & Compilers for Embedded Syst. (ACES), California Univ., Irvine, CA, USA"
        },
        {
            "name": "Nikil D. Dutt",
            "id": "2186960687",
            "org": "Architectures & Compilers for Embedded Syst. (ACES), California Univ., Irvine, CA, USA"
        }
    ],
    "fields_of_study": [
        "High-level synthesis",
        "Formal verification",
        "Parallel computing",
        "Computer architecture",
        "Computer science",
        "Architecture description language",
        "Functional testing",
        "Microarchitecture",
        "Automatic programming",
        "Model checking",
        "Hardware description language"
    ],
    "references": [
        "1487867841",
        "1489215519",
        "1555915743",
        "1579968042",
        "1741528175",
        "1751589996",
        "1823755974",
        "1979259943",
        "2010074783",
        "2054151020",
        "2061247350",
        "2095572512",
        "2102606870",
        "2110011370",
        "2110440920",
        "2117742043",
        "2131846601",
        "2140889374",
        "2146147106",
        "2157328413"
    ]
}