

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Wed May 13 20:18:53 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.417 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     592|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       0|     592|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|       0|   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |select_ln309_10_fu_628_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln309_11_fu_668_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln309_12_fu_732_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln309_13_fu_772_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln309_14_fu_812_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln309_15_fu_852_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln309_1_fu_220_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_2_fu_260_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_3_fu_300_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_4_fu_364_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_5_fu_404_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_6_fu_444_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_7_fu_484_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_8_fu_548_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_9_fu_588_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln309_fu_180_p3     |  select  |      0|  0|   5|           1|           5|
    |Tm_1_1_fu_332_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_1_2_fu_516_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_1_3_fu_700_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_1_fu_148_p2             |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_1_fu_338_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_2_fu_522_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_3_fu_706_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_2_fu_154_p2             |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_1_fu_344_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_2_fu_528_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_3_fu_712_p2           |    xor   |      0|  0|   8|           8|           8|
    |Tm_3_fu_160_p2             |    xor   |      0|  0|   8|           8|           8|
    |xor_ln323_1_fu_326_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln323_2_fu_510_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln323_3_fu_694_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln323_fu_142_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_10_fu_746_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_11_fu_752_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_1_fu_194_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_2_fu_200_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_3_fu_372_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_4_fu_378_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_5_fu_384_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_6_fu_556_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_7_fu_562_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_8_fu_568_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_9_fu_740_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln329_fu_188_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_10_fu_786_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_11_fu_792_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_1_fu_234_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_2_fu_240_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_3_fu_412_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_4_fu_418_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_5_fu_424_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_6_fu_596_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_7_fu_602_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_8_fu_608_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_9_fu_780_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln330_fu_228_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_10_fu_826_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_11_fu_832_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_1_fu_274_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_2_fu_280_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_3_fu_452_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_4_fu_458_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_5_fu_464_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_6_fu_636_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_7_fu_642_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_8_fu_648_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_9_fu_820_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln331_fu_268_p2        |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_10_fu_866_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_11_fu_872_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_1_fu_314_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_2_fu_320_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_3_fu_492_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_4_fu_498_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_5_fu_504_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_6_fu_676_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_7_fu_682_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_8_fu_688_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_9_fu_860_p2      |    xor   |      0|  0|   8|           8|           8|
    |xor_ln332_fu_308_p2        |    xor   |      0|  0|   8|           8|           8|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 592|         528|         592|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_ready        | out |    1| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_0     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_1     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_2     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_3     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_4     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_5     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_6     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_7     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_8     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_9     | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_10    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_11    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_12    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_13    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_14    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|ap_return_15    | out |    8| ap_ctrl_hs |   MixColumns   | return value |
|state_0_0_read  |  in |    8|   ap_none  | state_0_0_read |    scalar    |
|state_0_1_read  |  in |    8|   ap_none  | state_0_1_read |    scalar    |
|state_0_2_read  |  in |    8|   ap_none  | state_0_2_read |    scalar    |
|state_0_3_read  |  in |    8|   ap_none  | state_0_3_read |    scalar    |
|state_1_0_read  |  in |    8|   ap_none  | state_1_0_read |    scalar    |
|state_1_1_read  |  in |    8|   ap_none  | state_1_1_read |    scalar    |
|state_1_2_read  |  in |    8|   ap_none  | state_1_2_read |    scalar    |
|state_1_3_read  |  in |    8|   ap_none  | state_1_3_read |    scalar    |
|state_2_0_read  |  in |    8|   ap_none  | state_2_0_read |    scalar    |
|state_2_1_read  |  in |    8|   ap_none  | state_2_1_read |    scalar    |
|state_2_2_read  |  in |    8|   ap_none  | state_2_2_read |    scalar    |
|state_2_3_read  |  in |    8|   ap_none  | state_2_3_read |    scalar    |
|state_3_0_read  |  in |    8|   ap_none  | state_3_0_read |    scalar    |
|state_3_1_read  |  in |    8|   ap_none  | state_3_1_read |    scalar    |
|state_3_2_read  |  in |    8|   ap_none  | state_3_2_read |    scalar    |
|state_3_3_read  |  in |    8|   ap_none  | state_3_3_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

