Determining the location of the ModelSim executable...

Using: C:\intelFPGA\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off projectTop -c Lab1Demo --vector_source="Z:/BubbleTrouble/OurProject/Waveform.vwf" --testbench_file="Z:/BubbleTrouble/OurProject/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat May 04 20:07:27 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off projectTop -c Lab1Demo --vector_source=Z:/BubbleTrouble/OurProject/Waveform.vwf --testbench_file=Z:/BubbleTrouble/OurProject/simulation/qsim/Waveform.vwf.vt

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="Z:/BubbleTrouble/OurProject/simulation/qsim/" projectTop -c Lab1Demo

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat May 04 20:07:30 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=Z:/BubbleTrouble/OurProject/simulation/qsim/ projectTop -c Lab1Demo
Info (204019): Generated file Lab1Demo.vo in folder "Z:/BubbleTrouble/OurProject/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 662 megabytes
    Info: Processing ended: Sat May 04 20:07:44 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:07

Completed successfully. 

**** Generating the ModelSim .do script ****

Z:/BubbleTrouble/OurProject/simulation/qsim/projectTop.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/17.0/modelsim_ase/win32aloem/vsim -c -do projectTop.do

Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do projectTop.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:45 on May 04,2019
# vlog -work work Lab1Demo.vo 

# -- Compiling module TOP_VGA_DEMO_WITH_MSS_ALL

# 
# Top level modules:
# 	TOP_VGA_DEMO_WITH_MSS_ALL

# End time: 20:07:49 on May 04,2019, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:49 on May 04,2019
# vlog -work work Waveform.vwf.vt 

# -- Compiling module TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst

# 
# Top level modules:
# 	TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst

# End time: 20:07:55 on May 04,2019, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst 
# Start time: 20:07:55 on May 04,2019
# Loading work.TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst
# Loading work.TOP_VGA_DEMO_WITH_MSS_ALL
# Loading altera_ver.dffeas
# ** Warning: (vsim-3017) Waveform.vwf.vt(53): [TFMPC] - Too few port connections. Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1 File: Lab1Demo.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(53): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(53): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(53): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(53): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) Lab1Demo.vo(20108): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) Lab1Demo.vo(20108): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: (vsim-3015) Lab1Demo.vo(249951): [PCDPC] - Port size (16) does not match connection size (27) for port 'ax'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(249951): Port type is incompatible with connection (port 'az').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(249951): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(249951): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(249951): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(249951): [PCDPC] - Port size (1) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(249951): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~8 // File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(250965): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(250965): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(250965): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(250965): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(250965): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(250965): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(250965): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(250965): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(250965): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(250965): [PCDPC] - Port size (2) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(250965): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult0~8 // File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile

# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3016) Lab1Demo.vo(251481): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(251481): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(251481): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(251481): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) Lab1Demo.vo(251481): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst/i1/\playerMove|Mult1~mult_hlmac // File: nofile
# ** Warning: Design size of 74796 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#27

# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(75)
#    Time: 1 us  Iteration: 0  Instance: /TOP_VGA_DEMO_WITH_MSS_ALL_vlg_vec_tst
# Simulation time: 0 ps
# End time: 20:08:06 on May 04,2019, Elapsed time: 0:00:11
# Errors: 0, Warnings: 56

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading Z:/BubbleTrouble/OurProject/Waveform.vwf...

Reading Z:/BubbleTrouble/OurProject/simulation/qsim/projectTop.msim.vcd...

Processing channel transitions... 

Warning: gameControllerTop:gameControllerTop|col_player_ball - signal not found in VCD.

Warning: gameControllerTop:gameControllerTop|col_rope_ball - signal not found in VCD.

Warning: gameControllerTop:gameControllerTop|gameStateMachine:inst|spaceBar - signal not found in VCD.

Writing the resulting VWF to Z:/BubbleTrouble/OurProject/simulation/qsim/projectTop_20190504200806.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.