# do multiplicador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/misael/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/misael/Desktop/Proj.\ Odilon/Trabalho\ MIPS/Arquivo\ GIT/MIPSVerilog/Multiplicador {/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador" /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 14:45:50 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/misael/Desktop/Proj.\ Odilon/Trabalho\ MIPS/Arquivo\ GIT/MIPSVerilog/Multiplicador {/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/controlMul.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador" /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/controlMul.v 
# -- Compiling module controlMul
# 
# Top level modules:
# 	controlMul
# End time: 14:45:50 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/misael/Desktop/Proj.\ Odilon/Trabalho\ MIPS/Arquivo\ GIT/MIPSVerilog/Multiplicador {/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador" /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:45:50 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/misael/Desktop/Proj.\ Odilon/Trabalho\ MIPS/Arquivo\ GIT/MIPSVerilog/Multiplicador {/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/acc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador" /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/acc.v 
# -- Compiling module acc
# 
# Top level modules:
# 	acc
# End time: 14:45:50 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/misael/Desktop/Proj.\ Odilon/Trabalho\ MIPS/Arquivo\ GIT/MIPSVerilog/Multiplicador {/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador" /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador.v 
# -- Compiling module multiplicador
# 
# Top level modules:
# 	multiplicador
# End time: 14:45:50 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/misael/Desktop/Proj.\ Odilon/Trabalho\ MIPS/Arquivo\ GIT/MIPSVerilog/Multiplicador {/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador" /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador_TB.v 
# -- Compiling module multiplicador_TB
# 
# Top level modules:
# 	multiplicador_TB
# End time: 14:45:50 on Nov 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  multiplicador_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" multiplicador_TB 
# Start time: 14:45:50 on Nov 25,2019
# Loading work.multiplicador_TB
# Loading work.multiplicador
# Loading work.controlMul
# Loading work.counter
# Loading work.acc
# Loading work.adder
# ** Warning: (vsim-3015) /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador.v(39): [PCDPC] - Port size (33) does not match connection size (32) for port 'accOut'. The port definition is at: /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/acc.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /multiplicador_TB/DUT/acumulador File: /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/acc.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador_TB.v(55)
#    Time: 2100 ns  Iteration: 0  Instance: /multiplicador_TB
# Break in Module multiplicador_TB at /home/misael/Desktop/Proj. Odilon/Trabalho MIPS/Arquivo GIT/MIPSVerilog/Multiplicador/multiplicador_TB.v line 55
# 
# stdin: <EOF>
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 14:50:50 on Nov 25,2019, Elapsed time: 0:05:00
# Errors: 0, Warnings: 2
