Warning: Design 'CU.db:CU' comes before design 'CU.db:CU' in the link_library; 'CU.db:CU' will be ignored. (UIO-92)
Information: Design 'CU' is referenced in design 'CPU_1.db:CPU_1'. (UIO-93)
Warning: Design 'HU.db:HU' comes before design 'HU.db:HU' in the link_library; 'HU.db:HU' will be ignored. (UIO-92)
Information: Design 'HU' is referenced in design 'CPU_1.db:CPU_1'. (UIO-93)
Information: Updating design information... (UID-85)
Warning: Design 'CPU_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU_1
Version: F-2011.09-SP3
Date   : Thu Oct 27 17:37:08 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_1              5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (DFFRS_X2)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (DFFRS_X2)           0.10       0.10 r
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.10 r
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH_1)              0.00       0.10 r
  U_DATAPATH/U29/Z (CLKBUF_X1)                            0.06       0.17 r
  U_DATAPATH/U293/ZN (INV_X1)                             0.03       0.20 f
  U_DATAPATH/U322/ZN (AOI22_X1)                           0.06       0.25 r
  U_DATAPATH/U73/ZN (INV_X1)                              0.04       0.29 f
  U_DATAPATH/U_ALU/B[8] (ALU_DATA_W32_1)                  0.00       0.29 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/AMOUNT[8] (T2_SHIFTER_DATA_W32_1)
                                                          0.00       0.29 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/AMOUNT[5] (COARSE_SHIFT_DATA_W32_MASK_SIZE41_1)
                                                          0.00       0.29 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U88/ZN (OR2_X1)
                                                          0.07       0.36 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U87/ZN (NOR3_X1)
                                                          0.07       0.43 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U83/ZN (AND4_X2)
                                                          0.07       0.50 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U85/ZN (NAND2_X1)
                                                          0.05       0.55 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U75/ZN (INV_X1)
                                                          0.04       0.59 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U23/Z (BUF_X2)
                                                          0.05       0.63 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U35/Z (BUF_X2)
                                                          0.05       0.68 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U178/ZN (AND2_X1)
                                                          0.05       0.73 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U180/ZN (NOR3_X1)
                                                          0.03       0.76 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/U225/ZN (NAND2_X1)
                                                          0.03       0.79 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/COARSESHIFT/S[18] (COARSE_SHIFT_DATA_W32_MASK_SIZE41_1)
                                                          0.00       0.79 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/A[18] (FINE_SHIFT_DATA_W32_MASK_SIZE41_1)
                                                          0.00       0.79 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U115/ZN (INV_X1)
                                                          0.03       0.82 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U85/Z (MUX2_X1)
                                                          0.07       0.89 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U194/Z (MUX2_X1)
                                                          0.07       0.95 f
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U142/ZN (INV_X1)
                                                          0.03       0.99 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/U91/Z (MUX2_X1)
                                                          0.05       1.03 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/FINESHIFT/S[16] (FINE_SHIFT_DATA_W32_MASK_SIZE41_1)
                                                          0.00       1.03 r
  U_DATAPATH/U_ALU/T2_SHIFTER_U/S[16] (T2_SHIFTER_DATA_W32_1)
                                                          0.00       1.03 r
  U_DATAPATH/U_ALU/U90/ZN (INV_X1)                        0.02       1.06 f
  U_DATAPATH/U_ALU/U87/ZN (OAI222_X1)                     0.06       1.11 r
  U_DATAPATH/U_ALU/RES[16] (ALU_DATA_W32_1)               0.00       1.11 r
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[16] (REG_PIPO_32_00000000_00000000_16)
                                                          0.00       1.11 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U78/ZN (INV_X1)             0.03       1.14 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U23/ZN (OAI22_X1)           0.04       1.18 r
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[16]/D (DFFR_X1)
                                                          0.01       1.19 r
  data arrival time                                                  1.19

  clock CLK (rise edge)                                   1.23       1.23
  clock network delay (ideal)                             0.00       1.23
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[16]/CK (DFFR_X1)
                                                          0.00       1.23 r
  library setup time                                     -0.04       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
