Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 1030: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk1030_12913 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 1030: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk1030_12913 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 1030: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk1030_12913 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 1030: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/TChk1030_12913 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB36E1.v" Line 1397: Timing violation in scope /minisys_sim/U/memory/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/TChk1397_14064 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier_a,enarden_clka_n,enarden_clka_n,CLKARDCLK_delay,WEA_delay) 
