ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Dec 07, 2021 at 03:10:04 CST
ncverilog
	-f rtl_01.f
		../00_TESTBED/testbed.v
		../sram_256x8/sram_256x8.v
		../sram_512x8/sram_512x8.v
		../sram_4096x8/sram_4096x8.v
		./ipdc.v
	+notimingchecks
	+access+r
	+define+tb0
file: ../00_TESTBED/testbed.v
	module worklib.testbed:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testbed:v <0x056d4522>
			streams:  14, words: 11067
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 7       5
		Primitives:            140       1
		Timing outputs:         40       1
		Registers:             333     231
		Scalar wires:           61       -
		Expanded wires:         72       9
		Vectored wires:          3       -
		Always blocks:          16      12
		Initial blocks:         10      10
		Cont. assignments:      11      18
		Pseudo assignments:      2       2
		Timing checks:         395       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.testbed:v
Loading snapshot worklib.testbed:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_R-2020.12, Linux, 11/19/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'ipdc.fsdb'
*Verdi* : Begin traversing the scopes, layer (3).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
input mode : 0000
input mode : 0111
input mode : 0101
input mode : 0110
input mode : 0110
input mode : 0111
input mode : 0100
input mode : 0100
input mode : 0111
input mode : 0100
input mode : 0100
input mode : 0110
input mode : 0101
input mode : 0111
input mode : 0111
input mode : 0111
input mode : 0101
input mode : 0111
input mode : 0100
input mode : 0110
success! pass the testbench

Simulation complete via $finish(1) at time 6040 NS + 0
../00_TESTBED/testbed.v:166         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Dec 07, 2021 at 03:10:08 CST  (total: 00:00:04)
