/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2007 Ronald G. Minnich <rminnich@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301 USA
 */

{
	constructor = "cs5536_constructors";
	pciid = "PCI_VENDOR_ID_AMD,PCI_DEVICE_ID_AMD_CS5536_ISA";

	/* Interrupt enables for LPC bus. Each bit is an IRQ 0-15. */
	lpc_serirq_enable = "0";

	/* LPC IRQ polarity. Each bit is an IRQ 0-15. */
	lpc_serirq_polarity = "0";

	/* 0:continuous 1:quiet */
	lpc_serirq_mode = "0";

	/* GPIO(0-0x20) for INT D:C:B:A, 0xFF=none. See virtual PIC spec. */
	enable_gpio_int_route = "0";

	/* 0:IDE 1:FLASH, if you are using NAND flash instead of IDE drive. */
	enable_ide_nand_flash = "0";

	/* IDE: enable CS5536 IDE. There may be a different IDE controller on board */
	enable_ide = "0";

	/* Enable USB Port 4 (0:host 1:device). */
	enable_USBP4_device = "0";

	/* 0:off, xxxx:overcurrent setting, e.g. 0x3FEA.
	 * See CS5536 - Data Book (pages 380-381).
	 */
	enable_USBP4_overcurrent = "0";

	/* COM1 settings */
	com1_enable = "0";
	com1_address = "0x3f8";
	com1_irq = "4";

	/* COM2 settings */
	com2_enable = "0";
	com2_address = "0x2f8";
	com2_irq = "3";
};
