INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvaro/Proyectos_vivado/LCSE/P2/Terna/Terna.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alvaro/Proyectos_vivado/LCSE/P2/Terna/Terna.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v" into library fifo_generator_v13_2_1
ERROR: [VRFC 10-4982] syntax error near ':' [C:/Users/Alvaro/Proyectos_vivado/LCSE/P2/Terna/Terna.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v:1]
