<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>colortester</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>colortester_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5593981d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>colortester_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5593981d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fe6c2d8d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>080b65eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PixelClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_active_video_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_field_id_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_hblank_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_hsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_vblank_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_vsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_active_video_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_hsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vid_vsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/colortester_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/colortester_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_aaca883f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/colortester_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/colortester_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/colortester_v1_0/data/colortester.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/colortester_v1_0/data/colortester.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/colortester_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/colortester_v1_0/src/colortester.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/colortester_v1_0/src/colortester.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/colortester_v1_0/src/colortester_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/colortester_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_080b65eb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This takes in HDMI and performs some basic coloring operations</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">colortester_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>colortester_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-15T22:00:30Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37fb8130_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24c09eb1_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c18cc9a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790e729f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf8788b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1566a972_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e31061f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ca036c7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@653ae7f0_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@379b4d69_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a34cd41_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad30b87_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7992bc13_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38030861_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a12430_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c84d25_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13fffc78_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27796bf1_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e251a13_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cd5c258_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d9ff6f1_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@152ed16f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fd5eec7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60310f60_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8345ae_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e2caea7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11a840a8_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17bdae4d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a029a5a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76795f6d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79e6cdf9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ba01515_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1251ed2c_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@527beea8_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e3f571e_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19766a42_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d4881dd_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f6e230_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53fea178_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53f34415_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75251264_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b19320a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a0f84e6_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47d69b24_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3303934b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d395d58_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b3b1a11_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b1e1e_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75449f6d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e056ca7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7300faa3_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7053c780_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29b368bc_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36a8cfd1_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a768200_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f727911_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a4abb99_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56899360_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12449696_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@458aad52_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@401dc3a3_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698832ea_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79f3caed_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d180b8_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180dd3b3_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68c32876_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cc9499d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c71af0_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f27696e_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@514e1f2a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf8306a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e229463_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17e375b4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee362fd_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12e4a230_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745112c7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75285545_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78a6d0a9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5147c403_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4413fa4f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31f9814_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c93f3c4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@490bf466_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@732dd46b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26137cee_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@281dff22_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bc6eb93_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c66df4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@339ee4f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@578a83e7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ec0dfc_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e2651e_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@514d606f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d11425_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47d9165_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cbbe6cc_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@266e6a60_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ebc8dd4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c426c6f_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3751a18_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65396435_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60024c5a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66d7b3a2_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c89a66a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f602b59_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c4d0ec9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@455199d7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@527a79e8_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a2aa919_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36fe24cf_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4025af63_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16782a57_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16477814_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@680be2aa_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@680a7539_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bcd9b6b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f1d45d4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e83a3d5_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5757dea0_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f58eb3c_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@216d44b9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1daf7d79_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b8643a6_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a37d6d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26e313d7_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5596e555_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5947fd2d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d988b2_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a6ed395_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@437031c9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b91f84_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5331930a_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@402c56bd_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ea45a3_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9848cb9_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1afd85f5_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a64421b_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a2ffbc3_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb40374_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cab00dc_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c898fa4_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c5c42d_ARCHIVE_LOCATION">/home/mike/Desktop/projectcopy2/Zybo-Z7-20-pcam-5c-2019.1/ip_repo/colortester_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c6801dcf"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2e9dea78"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8f5aac53"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
