

================================================================
== Vitis HLS Report for 'chunkProcessor'
================================================================
* Date:           Fri Aug  1 20:18:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha384Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      336|      336|  3.360 us|  3.360 us|  336|  336|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147   |chunkProcessor_Pipeline_VITIS_LOOP_8_1   |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155  |chunkProcessor_Pipeline_VITIS_LOOP_24_1  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163  |chunkProcessor_Pipeline_VITIS_LOOP_11_2  |      131|      131|  1.310 us|  1.310 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168  |chunkProcessor_Pipeline_VITIS_LOOP_27_2  |      164|      164|  1.640 us|  1.640 us|  162|  162|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193  |chunkProcessor_Pipeline_VITIS_LOOP_34_4  |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_i26_i251_loc = alloca i64 1"   --->   Operation 15 'alloca' 'add_i26_i251_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%thr_add562_loc = alloca i64 1"   --->   Operation 16 'alloca' 'thr_add562_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_i26_i2513_loc = alloca i64 1"   --->   Operation 17 'alloca' 'add_i26_i2513_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_i26_i25134_loc = alloca i64 1"   --->   Operation 18 'alloca' 'add_i26_i25134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%thr_add5625_loc = alloca i64 1"   --->   Operation 19 'alloca' 'thr_add5625_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%thr_add56256_loc = alloca i64 1"   --->   Operation 20 'alloca' 'thr_add56256_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_i26_i251347_loc = alloca i64 1"   --->   Operation 21 'alloca' 'add_i26_i251347_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%thr_add562568_loc = alloca i64 1"   --->   Operation 22 'alloca' 'thr_add562568_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%wValues = alloca i64 1" [../chunkProcessor512/chunkProcessor512.cpp:19]   --->   Operation 23 'alloca' 'wValues' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "%wvars = alloca i64 1" [../chunkProcessor512/chunkProcessor512.cpp:23]   --->   Operation 24 'alloca' 'wvars' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_8_1, i64 %message, i64 %wValues"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_24_1, i64 %input_r, i64 %wvars"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 27 [1/2] (4.17ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_8_1, i64 %message, i64 %wValues"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/2] (4.15ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_24_1, i64 %input_r, i64 %wvars"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_11_2, i64 %wValues"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%wvars_addr = getelementptr i64 %wvars, i64 0, i64 0"   --->   Operation 30 'getelementptr' 'wvars_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%wvars_addr_1 = getelementptr i64 %wvars, i64 0, i64 4"   --->   Operation 31 'getelementptr' 'wvars_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.76ns)   --->   "%wvars_load = load i3 %wvars_addr_1" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 32 'load' 'wvars_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 33 [2/2] (1.76ns)   --->   "%wvars_load_1 = load i3 %wvars_addr" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 33 'load' 'wvars_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_11_2, i64 %wValues"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%wvars_addr_2 = getelementptr i64 %wvars, i64 0, i64 5"   --->   Operation 35 'getelementptr' 'wvars_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%wvars_addr_3 = getelementptr i64 %wvars, i64 0, i64 6"   --->   Operation 36 'getelementptr' 'wvars_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load = load i3 %wvars_addr_1" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 37 'load' 'wvars_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 38 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_1 = load i3 %wvars_addr" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 38 'load' 'wvars_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 39 [2/2] (1.76ns)   --->   "%wvars_load_2 = load i3 %wvars_addr_2" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 39 'load' 'wvars_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 40 [2/2] (1.76ns)   --->   "%wvars_load_3 = load i3 %wvars_addr_3" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 40 'load' 'wvars_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%wvars_addr_4 = getelementptr i64 %wvars, i64 0, i64 1"   --->   Operation 41 'getelementptr' 'wvars_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%wvars_addr_5 = getelementptr i64 %wvars, i64 0, i64 2"   --->   Operation 42 'getelementptr' 'wvars_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_2 = load i3 %wvars_addr_2" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 43 'load' 'wvars_load_2' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 44 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_3 = load i3 %wvars_addr_3" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 44 'load' 'wvars_load_3' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 45 [2/2] (1.76ns)   --->   "%wvars_load_4 = load i3 %wvars_addr_4" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 45 'load' 'wvars_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 46 [2/2] (1.76ns)   --->   "%wvars_load_5 = load i3 %wvars_addr_5" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 46 'load' 'wvars_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%wvars_addr_6 = getelementptr i64 %wvars, i64 0, i64 7"   --->   Operation 47 'getelementptr' 'wvars_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%wvars_addr_7 = getelementptr i64 %wvars, i64 0, i64 3"   --->   Operation 48 'getelementptr' 'wvars_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_4 = load i3 %wvars_addr_4" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 49 'load' 'wvars_load_4' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 50 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_5 = load i3 %wvars_addr_5" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 50 'load' 'wvars_load_5' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 51 [2/2] (1.76ns)   --->   "%wvars_load_6 = load i3 %wvars_addr_6" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 51 'load' 'wvars_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 52 [2/2] (1.76ns)   --->   "%wvars_load_7 = load i3 %wvars_addr_7" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 52 'load' 'wvars_load_7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 53 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_6 = load i3 %wvars_addr_6" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 53 'load' 'wvars_load_6' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 54 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wvars_load_7 = load i3 %wvars_addr_7" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 54 'load' 'wvars_load_7' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 55 [2/2] (1.29ns)   --->   "%call_ln31 = call void @chunkProcessor_Pipeline_VITIS_LOOP_27_2, i64 %wvars_load_7, i64 %wvars_load_6, i64 %wvars_load_5, i64 %wvars_load_4, i64 %wvars_load_3, i64 %wvars_load_2, i64 %wvars_load_1, i64 %wvars_load, i64 %wValues, i64 %thr_add562568_loc, i64 %add_i26_i251347_loc, i64 %thr_add56256_loc, i64 %thr_add5625_loc, i64 %add_i26_i25134_loc, i64 %add_i26_i2513_loc, i64 %thr_add562_loc, i64 %add_i26_i251_loc, i64 %kValues" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 55 'call' 'call_ln31' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln31 = call void @chunkProcessor_Pipeline_VITIS_LOOP_27_2, i64 %wvars_load_7, i64 %wvars_load_6, i64 %wvars_load_5, i64 %wvars_load_4, i64 %wvars_load_3, i64 %wvars_load_2, i64 %wvars_load_1, i64 %wvars_load, i64 %wValues, i64 %thr_add562568_loc, i64 %add_i26_i251347_loc, i64 %thr_add56256_loc, i64 %thr_add5625_loc, i64 %add_i26_i25134_loc, i64 %add_i26_i2513_loc, i64 %thr_add562_loc, i64 %add_i26_i251_loc, i64 %kValues" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 56 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%thr_add562_loc_load = load i64 %thr_add562_loc"   --->   Operation 57 'load' 'thr_add562_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%add_i26_i251_loc_load = load i64 %add_i26_i251_loc"   --->   Operation 58 'load' 'add_i26_i251_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %add_i26_i251_loc_load, i3 %wvars_addr_1" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 59 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 60 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %thr_add562_loc_load, i3 %wvars_addr" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 60 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%add_i26_i25134_loc_load = load i64 %add_i26_i25134_loc"   --->   Operation 61 'load' 'add_i26_i25134_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%add_i26_i2513_loc_load = load i64 %add_i26_i2513_loc"   --->   Operation 62 'load' 'add_i26_i2513_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %add_i26_i2513_loc_load, i3 %wvars_addr_2" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_10 : Operation 64 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %add_i26_i25134_loc_load, i3 %wvars_addr_3" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 64 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%thr_add56256_loc_load = load i64 %thr_add56256_loc"   --->   Operation 65 'load' 'thr_add56256_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%thr_add5625_loc_load = load i64 %thr_add5625_loc"   --->   Operation 66 'load' 'thr_add5625_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %thr_add5625_loc_load, i3 %wvars_addr_4" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 67 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 68 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %thr_add56256_loc_load, i3 %wvars_addr_5" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 68 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%thr_add562568_loc_load = load i64 %thr_add562568_loc"   --->   Operation 69 'load' 'thr_add562568_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%add_i26_i251347_loc_load = load i64 %add_i26_i251347_loc"   --->   Operation 70 'load' 'add_i26_i251347_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %add_i26_i251347_loc_load, i3 %wvars_addr_6" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 71 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 72 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln31 = store i64 %thr_add562568_loc_load, i3 %wvars_addr_7" [../chunkProcessor512/chunkProcessor512.cpp:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_34_4, i64 %input_r, i64 %wvars, i64 %output_r"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 4.15>
ST_14 : Operation 74 [1/2] (4.15ns)   --->   "%call_ln0 = call void @chunkProcessor_Pipeline_VITIS_LOOP_34_4, i64 %input_r, i64 %wvars, i64 %output_r"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [../chunkProcessor512/chunkProcessor512.cpp:37]   --->   Operation 75 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ message]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ kValues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add_i26_i251_loc         (alloca       ) [ 001111111100000]
thr_add562_loc           (alloca       ) [ 001111111100000]
add_i26_i2513_loc        (alloca       ) [ 001111111110000]
add_i26_i25134_loc       (alloca       ) [ 001111111110000]
thr_add5625_loc          (alloca       ) [ 001111111111000]
thr_add56256_loc         (alloca       ) [ 001111111111000]
add_i26_i251347_loc      (alloca       ) [ 001111111111100]
thr_add562568_loc        (alloca       ) [ 001111111111100]
wValues                  (alloca       ) [ 001111111000000]
wvars                    (alloca       ) [ 001111111111111]
call_ln0                 (call         ) [ 000000000000000]
call_ln0                 (call         ) [ 000000000000000]
wvars_addr               (getelementptr) [ 000011111100000]
wvars_addr_1             (getelementptr) [ 000011111100000]
call_ln0                 (call         ) [ 000000000000000]
wvars_addr_2             (getelementptr) [ 000001111110000]
wvars_addr_3             (getelementptr) [ 000001111110000]
wvars_load               (load         ) [ 000001111000000]
wvars_load_1             (load         ) [ 000001111000000]
wvars_addr_4             (getelementptr) [ 000000111111000]
wvars_addr_5             (getelementptr) [ 000000111111000]
wvars_load_2             (load         ) [ 000000111000000]
wvars_load_3             (load         ) [ 000000111000000]
wvars_addr_6             (getelementptr) [ 000000011111100]
wvars_addr_7             (getelementptr) [ 000000011111100]
wvars_load_4             (load         ) [ 000000011000000]
wvars_load_5             (load         ) [ 000000011000000]
wvars_load_6             (load         ) [ 000000001000000]
wvars_load_7             (load         ) [ 000000001000000]
call_ln31                (call         ) [ 000000000000000]
thr_add562_loc_load      (load         ) [ 000000000000000]
add_i26_i251_loc_load    (load         ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
add_i26_i25134_loc_load  (load         ) [ 000000000000000]
add_i26_i2513_loc_load   (load         ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
thr_add56256_loc_load    (load         ) [ 000000000000000]
thr_add5625_loc_load     (load         ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
thr_add562568_loc_load   (load         ) [ 000000000000000]
add_i26_i251347_loc_load (load         ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
store_ln31               (store        ) [ 000000000000000]
call_ln0                 (call         ) [ 000000000000000]
ret_ln37                 (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="message">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="message"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kValues">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kValues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_8_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_24_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_11_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_27_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunkProcessor_Pipeline_VITIS_LOOP_34_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="add_i26_i251_loc_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i251_loc/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="thr_add562_loc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add562_loc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="add_i26_i2513_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i2513_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="add_i26_i25134_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i25134_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="thr_add5625_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add5625_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="thr_add56256_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add56256_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_i26_i251347_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i26_i251347_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="thr_add562568_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thr_add562568_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="wValues_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wValues/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="wvars_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wvars/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="wvars_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="wvars_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_1/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="3" slack="0"/>
<pin id="94" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
<pin id="96" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="wvars_load/3 wvars_load_1/3 wvars_load_2/4 wvars_load_3/4 wvars_load_4/5 wvars_load_5/5 wvars_load_6/6 wvars_load_7/6 store_ln31/9 store_ln31/9 store_ln31/10 store_ln31/10 store_ln31/11 store_ln31/11 store_ln31/12 store_ln31/12 "/>
</bind>
</comp>

<comp id="99" class="1004" name="wvars_addr_2_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_2/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="wvars_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_3/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="wvars_addr_4_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_4/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="wvars_addr_5_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_5/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="wvars_addr_6_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_6/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wvars_addr_7_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wvars_addr_7/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="0" index="3" bw="64" slack="1"/>
<pin id="173" dir="0" index="4" bw="64" slack="1"/>
<pin id="174" dir="0" index="5" bw="64" slack="2"/>
<pin id="175" dir="0" index="6" bw="64" slack="2"/>
<pin id="176" dir="0" index="7" bw="64" slack="3"/>
<pin id="177" dir="0" index="8" bw="64" slack="3"/>
<pin id="178" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="10" bw="64" slack="6"/>
<pin id="180" dir="0" index="11" bw="64" slack="6"/>
<pin id="181" dir="0" index="12" bw="64" slack="6"/>
<pin id="182" dir="0" index="13" bw="64" slack="6"/>
<pin id="183" dir="0" index="14" bw="64" slack="6"/>
<pin id="184" dir="0" index="15" bw="64" slack="6"/>
<pin id="185" dir="0" index="16" bw="64" slack="6"/>
<pin id="186" dir="0" index="17" bw="64" slack="6"/>
<pin id="187" dir="0" index="18" bw="64" slack="0"/>
<pin id="188" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="197" dir="0" index="3" bw="64" slack="0"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="202" class="1004" name="thr_add562_loc_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="8"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562_loc_load/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_i26_i251_loc_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="8"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i251_loc_load/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_i26_i25134_loc_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="9"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i25134_loc_load/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_i26_i2513_loc_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="9"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i2513_loc_load/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="thr_add56256_loc_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="10"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add56256_loc_load/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="thr_add5625_loc_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="10"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add5625_loc_load/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="thr_add562568_loc_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="11"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thr_add562568_loc_load/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_i26_i251347_loc_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="11"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i26_i251347_loc_load/12 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_i26_i251_loc_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="6"/>
<pin id="236" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i251_loc "/>
</bind>
</comp>

<comp id="240" class="1005" name="thr_add562_loc_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="6"/>
<pin id="242" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="thr_add562_loc "/>
</bind>
</comp>

<comp id="246" class="1005" name="add_i26_i2513_loc_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="6"/>
<pin id="248" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i2513_loc "/>
</bind>
</comp>

<comp id="252" class="1005" name="add_i26_i25134_loc_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="6"/>
<pin id="254" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i25134_loc "/>
</bind>
</comp>

<comp id="258" class="1005" name="thr_add5625_loc_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="6"/>
<pin id="260" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="thr_add5625_loc "/>
</bind>
</comp>

<comp id="264" class="1005" name="thr_add56256_loc_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="6"/>
<pin id="266" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="thr_add56256_loc "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_i26_i251347_loc_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="6"/>
<pin id="272" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="add_i26_i251347_loc "/>
</bind>
</comp>

<comp id="276" class="1005" name="thr_add562568_loc_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="6"/>
<pin id="278" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="thr_add562568_loc "/>
</bind>
</comp>

<comp id="282" class="1005" name="wvars_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="wvars_addr_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="1"/>
<pin id="289" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="wvars_addr_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="1"/>
<pin id="294" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="wvars_addr_3_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_3 "/>
</bind>
</comp>

<comp id="302" class="1005" name="wvars_load_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="3"/>
<pin id="304" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="wvars_load "/>
</bind>
</comp>

<comp id="307" class="1005" name="wvars_load_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="3"/>
<pin id="309" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="wvars_load_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="wvars_addr_4_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_4 "/>
</bind>
</comp>

<comp id="317" class="1005" name="wvars_addr_5_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="wvars_load_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="2"/>
<pin id="324" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="wvars_load_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="wvars_load_3_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="2"/>
<pin id="329" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="wvars_load_3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="wvars_addr_6_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_6 "/>
</bind>
</comp>

<comp id="337" class="1005" name="wvars_addr_7_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="wvars_addr_7 "/>
</bind>
</comp>

<comp id="342" class="1005" name="wvars_load_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="wvars_load_5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_5 "/>
</bind>
</comp>

<comp id="352" class="1005" name="wvars_load_6_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_6 "/>
</bind>
</comp>

<comp id="357" class="1005" name="wvars_load_7_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wvars_load_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="74" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="113"><net_src comp="99" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="131" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="66" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="70" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="190"><net_src comp="88" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="191"><net_src comp="88" pin="7"/><net_sink comp="168" pin=2"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="168" pin=18"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="205"><net_src comp="202" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="237"><net_src comp="34" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="168" pin=17"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="243"><net_src comp="38" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="168" pin=16"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="249"><net_src comp="42" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="168" pin=15"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="255"><net_src comp="46" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="168" pin=14"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="261"><net_src comp="50" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="168" pin=13"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="267"><net_src comp="54" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="168" pin=12"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="273"><net_src comp="58" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="168" pin=11"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="279"><net_src comp="62" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="168" pin=10"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="285"><net_src comp="74" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="290"><net_src comp="81" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="295"><net_src comp="99" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="300"><net_src comp="106" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="305"><net_src comp="88" pin="7"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="310"><net_src comp="88" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="168" pin=7"/></net>

<net id="315"><net_src comp="115" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="320"><net_src comp="122" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="325"><net_src comp="88" pin="7"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="330"><net_src comp="88" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="168" pin=5"/></net>

<net id="335"><net_src comp="131" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="340"><net_src comp="138" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="345"><net_src comp="88" pin="7"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="350"><net_src comp="88" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="355"><net_src comp="88" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="360"><net_src comp="88" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {13 14 }
 - Input state : 
	Port: chunkProcessor : input_r | {1 2 13 14 }
	Port: chunkProcessor : message | {1 2 }
	Port: chunkProcessor : kValues | {7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
		wvars_load : 1
		wvars_load_1 : 1
	State 4
		wvars_load_2 : 1
		wvars_load_3 : 1
	State 5
		wvars_load_4 : 1
		wvars_load_5 : 1
	State 6
		wvars_load_6 : 1
		wvars_load_7 : 1
	State 7
		call_ln31 : 1
	State 8
	State 9
		store_ln31 : 1
		store_ln31 : 1
	State 10
		store_ln31 : 1
		store_ln31 : 1
	State 11
		store_ln31 : 1
		store_ln31 : 1
	State 12
		store_ln31 : 1
		store_ln31 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|          |  grp_chunkProcessor_Pipeline_VITIS_LOOP_8_1_fu_147 |  1.294  |    73   |    35   |
|          | grp_chunkProcessor_Pipeline_VITIS_LOOP_24_1_fu_155 |  1.294  |    71   |    35   |
|   call   | grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163 | 4.31325 |   235   |   584   |
|          | grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168 |  2.588  |   1046  |   1283  |
|          | grp_chunkProcessor_Pipeline_VITIS_LOOP_34_4_fu_193 |  2.588  |    74   |   115   |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    | 12.0772 |   1499  |   2052  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|wValues|    8   |    0   |    0   |    0   |
| wvars |    0   |   128  |    8   |    0   |
+-------+--------+--------+--------+--------+
| Total |    8   |   128  |    8   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|add_i26_i251347_loc_reg_270|   64   |
| add_i26_i25134_loc_reg_252|   64   |
| add_i26_i2513_loc_reg_246 |   64   |
|  add_i26_i251_loc_reg_234 |   64   |
| thr_add562568_loc_reg_276 |   64   |
|  thr_add56256_loc_reg_264 |   64   |
|  thr_add5625_loc_reg_258  |   64   |
|   thr_add562_loc_reg_240  |   64   |
|    wvars_addr_1_reg_287   |    3   |
|    wvars_addr_2_reg_292   |    3   |
|    wvars_addr_3_reg_297   |    3   |
|    wvars_addr_4_reg_312   |    3   |
|    wvars_addr_5_reg_317   |    3   |
|    wvars_addr_6_reg_332   |    3   |
|    wvars_addr_7_reg_337   |    3   |
|     wvars_addr_reg_282    |    3   |
|    wvars_load_1_reg_307   |   64   |
|    wvars_load_2_reg_322   |   64   |
|    wvars_load_3_reg_327   |   64   |
|    wvars_load_4_reg_342   |   64   |
|    wvars_load_5_reg_347   |   64   |
|    wvars_load_6_reg_352   |   64   |
|    wvars_load_7_reg_357   |   64   |
|     wvars_load_reg_302    |   64   |
+---------------------------+--------+
|           Total           |  1048  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                  grp_access_fu_88                  |  p0  |   8  |   3  |   24   ||    0    ||    39   |
|                  grp_access_fu_88                  |  p1  |   4  |  64  |   256  ||    0    ||    21   |
|                  grp_access_fu_88                  |  p2  |   8  |   0  |    0   ||    0    ||    39   |
|                  grp_access_fu_88                  |  p4  |   4  |   3  |   12   ||    0    ||    21   |
| grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
| grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Total                       |      |      |      |   548  ||  9.4122 ||    0    ||   138   |
|----------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |  1499  |  2052  |    -   |
|   Memory  |    8   |    -   |   128  |    8   |    0   |
|Multiplexer|    -   |    9   |    0   |   138  |    -   |
|  Register |    -   |    -   |  1048  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   21   |  2675  |  2198  |    0   |
+-----------+--------+--------+--------+--------+--------+
