// Seed: 1098678689
module module_0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri0 id_6
);
  module_0();
  nor (id_0, id_1, id_3, id_5, id_6);
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0();
  assign id_5 = id_3;
  wire id_9;
endmodule
