<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: SDHC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_d_h_c___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SDHC_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_d_h_c___peripheral___access___layer.html">SDHC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac1199644a3e0befa110f6f40108cd873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#ac1199644a3e0befa110f6f40108cd873">DSADDR</a></td></tr>
<tr class="separator:ac1199644a3e0befa110f6f40108cd873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0771f8bc90488939e8feccbcd04a17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#abf0771f8bc90488939e8feccbcd04a17">BLKATTR</a></td></tr>
<tr class="separator:abf0771f8bc90488939e8feccbcd04a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817fe46317500419bff67ebd2ec8f10d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a817fe46317500419bff67ebd2ec8f10d">CMDARG</a></td></tr>
<tr class="separator:a817fe46317500419bff67ebd2ec8f10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf15f447a947396dffb6b71383e99170"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#aaf15f447a947396dffb6b71383e99170">XFERTYP</a></td></tr>
<tr class="separator:aaf15f447a947396dffb6b71383e99170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2f385e6014659fdddb24af1bbe7257"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#aca2f385e6014659fdddb24af1bbe7257">CMDRSP</a> [4]</td></tr>
<tr class="separator:aca2f385e6014659fdddb24af1bbe7257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18afc87de959a20b1ee89d3987dd2193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a18afc87de959a20b1ee89d3987dd2193">DATPORT</a></td></tr>
<tr class="separator:a18afc87de959a20b1ee89d3987dd2193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad259cb56a5f2395fb1c29bf23ad45586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#ad259cb56a5f2395fb1c29bf23ad45586">PRSSTAT</a></td></tr>
<tr class="separator:ad259cb56a5f2395fb1c29bf23ad45586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7ce95313465bc87dc72f0411e364dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#aff7ce95313465bc87dc72f0411e364dd">PROCTL</a></td></tr>
<tr class="separator:aff7ce95313465bc87dc72f0411e364dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90a257351d9e9d361f51bcbe48e84e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#ab90a257351d9e9d361f51bcbe48e84e4">SYSCTL</a></td></tr>
<tr class="separator:ab90a257351d9e9d361f51bcbe48e84e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cb5cc51087466438d5e4a512ccffb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#ac8cb5cc51087466438d5e4a512ccffb3">IRQSTAT</a></td></tr>
<tr class="separator:ac8cb5cc51087466438d5e4a512ccffb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200633179af8e6f9ea82b31c1d193b3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a200633179af8e6f9ea82b31c1d193b3e">IRQSTATEN</a></td></tr>
<tr class="separator:a200633179af8e6f9ea82b31c1d193b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5ad3feb78b656f69a11c2c4db1e935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a8b5ad3feb78b656f69a11c2c4db1e935">IRQSIGEN</a></td></tr>
<tr class="separator:a8b5ad3feb78b656f69a11c2c4db1e935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e6997403c7018aaa8aa23eb0f4b0e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a92e6997403c7018aaa8aa23eb0f4b0e7">AC12ERR</a></td></tr>
<tr class="separator:a92e6997403c7018aaa8aa23eb0f4b0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151bd21debba72fa06e91dbe8ba669a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a151bd21debba72fa06e91dbe8ba669a5">HTCAPBLT</a></td></tr>
<tr class="separator:a151bd21debba72fa06e91dbe8ba669a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dd6c881db2eb748aaed392578869c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a61dd6c881db2eb748aaed392578869c7">WML</a></td></tr>
<tr class="separator:a61dd6c881db2eb748aaed392578869c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca68d1c0500d041506d802b73756d947"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#aca68d1c0500d041506d802b73756d947">FEVT</a></td></tr>
<tr class="separator:aca68d1c0500d041506d802b73756d947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b39164de39bf3ff0f617dcfa17e346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a65b39164de39bf3ff0f617dcfa17e346">ADMAES</a></td></tr>
<tr class="separator:a65b39164de39bf3ff0f617dcfa17e346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf2d837c70979425d638e1b23b383b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a4bf2d837c70979425d638e1b23b383b5">ADSADDR</a></td></tr>
<tr class="separator:a4bf2d837c70979425d638e1b23b383b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0658e5c75b98bb8419f5b68857fa4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#ade0658e5c75b98bb8419f5b68857fa4c">VENDOR</a></td></tr>
<tr class="separator:ade0658e5c75b98bb8419f5b68857fa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d817bac2e7c2d53cff0703b76dddb3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a7d817bac2e7c2d53cff0703b76dddb3f">MMCBOOT</a></td></tr>
<tr class="separator:a7d817bac2e7c2d53cff0703b76dddb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a54237012b5f5aab3e48c11a527a0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_h_c___type.html#a45a54237012b5f5aab3e48c11a527a0b">HOSTVER</a></td></tr>
<tr class="separator:a45a54237012b5f5aab3e48c11a527a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SDHC - Register Layout Typedef </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14501">14501</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a92e6997403c7018aaa8aa23eb0f4b0e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_Type::AC12ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto CMD12 Error Status Register, offset: 0x3C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14514">14514</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a65b39164de39bf3ff0f617dcfa17e346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_Type::ADMAES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADMA Error Status register, offset: 0x54 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14519">14519</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf2d837c70979425d638e1b23b383b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::ADSADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADMA System Addressregister, offset: 0x58 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14520">14520</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf0771f8bc90488939e8feccbcd04a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::BLKATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Block Attributes register, offset: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14503">14503</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a817fe46317500419bff67ebd2ec8f10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::CMDARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Argument register, offset: 0x8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14504">14504</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca2f385e6014659fdddb24af1bbe7257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_Type::CMDRSP[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14506">14506</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18afc87de959a20b1ee89d3987dd2193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::DATPORT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Buffer Data Port register, offset: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14507">14507</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1199644a3e0befa110f6f40108cd873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::DSADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA System Address register, offset: 0x0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14502">14502</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca68d1c0500d041506d802b73756d947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t SDHC_Type::FEVT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Force Event register, offset: 0x50 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14518">14518</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45a54237012b5f5aab3e48c11a527a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_Type::HOSTVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host Controller Version, offset: 0xFC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14525">14525</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a151bd21debba72fa06e91dbe8ba669a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_Type::HTCAPBLT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host Controller Capabilities, offset: 0x40 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14515">14515</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b5ad3feb78b656f69a11c2c4db1e935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::IRQSIGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Signal Enable register, offset: 0x38 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14513">14513</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8cb5cc51087466438d5e4a512ccffb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::IRQSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status register, offset: 0x30 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14511">14511</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a200633179af8e6f9ea82b31c1d193b3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::IRQSTATEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Status Enable register, offset: 0x34 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14512">14512</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d817bac2e7c2d53cff0703b76dddb3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::MMCBOOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MMC Boot register, offset: 0xC4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14523">14523</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff7ce95313465bc87dc72f0411e364dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::PROCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol Control register, offset: 0x28 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14509">14509</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad259cb56a5f2395fb1c29bf23ad45586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SDHC_Type::PRSSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Present State register, offset: 0x24 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14508">14508</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab90a257351d9e9d361f51bcbe48e84e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::SYSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Control register, offset: 0x2C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14510">14510</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade0658e5c75b98bb8419f5b68857fa4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::VENDOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Vendor Specific register, offset: 0xC0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14522">14522</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61dd6c881db2eb748aaed392578869c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::WML</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watermark Level Register, offset: 0x44 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14516">14516</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf15f447a947396dffb6b71383e99170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDHC_Type::XFERTYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer Type register, offset: 0xC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l14505">14505</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>SDK/platform/devices/MK64F12/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_d_h_c___type.html">SDHC_Type</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
