#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d774bd4580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d774c800a0_0 .net "PC", 31 0, v000001d774c798d0_0;  1 drivers
v000001d774c80be0_0 .var "clk", 0 0;
v000001d774c806e0_0 .net "clkout", 0 0, L_000001d774c0dde0;  1 drivers
v000001d774c7f100_0 .net "cycles_consumed", 31 0, v000001d774c7efc0_0;  1 drivers
v000001d774c80960_0 .var "rst", 0 0;
S_000001d774b76580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001d774bd4580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d774bf0740 .param/l "RType" 0 4 2, C4<000000>;
P_000001d774bf0778 .param/l "add" 0 4 5, C4<100000>;
P_000001d774bf07b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d774bf07e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d774bf0820 .param/l "and_" 0 4 5, C4<100100>;
P_000001d774bf0858 .param/l "andi" 0 4 8, C4<001100>;
P_000001d774bf0890 .param/l "beq" 0 4 10, C4<000100>;
P_000001d774bf08c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d774bf0900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d774bf0938 .param/l "j" 0 4 12, C4<000010>;
P_000001d774bf0970 .param/l "jal" 0 4 12, C4<000011>;
P_000001d774bf09a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d774bf09e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001d774bf0a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d774bf0a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001d774bf0a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001d774bf0ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d774bf0af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d774bf0b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001d774bf0b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001d774bf0ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d774bf0bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d774bf0c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001d774bf0c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001d774bf0c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d774bf0cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001d774c0d4b0 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0d440 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0db40 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0d830 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0d0c0 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0d280 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0dd70 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0da60 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0dde0 .functor OR 1, v000001d774c80be0_0, v000001d774bdb220_0, C4<0>, C4<0>;
L_000001d774c0cf70 .functor OR 1, L_000001d774cc9940, L_000001d774cca0c0, C4<0>, C4<0>;
L_000001d774c0d520 .functor AND 1, L_000001d774cca480, L_000001d774cc9580, C4<1>, C4<1>;
L_000001d774c0d050 .functor NOT 1, v000001d774c80960_0, C4<0>, C4<0>, C4<0>;
L_000001d774c0d670 .functor OR 1, L_000001d774cca8e0, L_000001d774ccaac0, C4<0>, C4<0>;
L_000001d774c0dd00 .functor OR 1, L_000001d774c0d670, L_000001d774cca660, C4<0>, C4<0>;
L_000001d774c0d130 .functor OR 1, L_000001d774cc9260, L_000001d774cdf0b0, C4<0>, C4<0>;
L_000001d774c0d590 .functor AND 1, L_000001d774ccae80, L_000001d774c0d130, C4<1>, C4<1>;
L_000001d774c0d9f0 .functor OR 1, L_000001d774cdf290, L_000001d774ce0a50, C4<0>, C4<0>;
L_000001d774c0dad0 .functor AND 1, L_000001d774ce0910, L_000001d774c0d9f0, C4<1>, C4<1>;
L_000001d774c0d7c0 .functor NOT 1, L_000001d774c0dde0, C4<0>, C4<0>, C4<0>;
v000001d774c795b0_0 .net "ALUOp", 3 0, v000001d774bdad20_0;  1 drivers
v000001d774c79650_0 .net "ALUResult", 31 0, v000001d774c7a2d0_0;  1 drivers
v000001d774c79790_0 .net "ALUSrc", 0 0, v000001d774bdadc0_0;  1 drivers
v000001d774c7c760_0 .net "ALUin2", 31 0, L_000001d774cdf010;  1 drivers
v000001d774c7ce40_0 .net "MemReadEn", 0 0, v000001d774bda500_0;  1 drivers
v000001d774c7c120_0 .net "MemWriteEn", 0 0, v000001d774bd9d80_0;  1 drivers
v000001d774c7bfe0_0 .net "MemtoReg", 0 0, v000001d774bdaf00_0;  1 drivers
v000001d774c7b040_0 .net "PC", 31 0, v000001d774c798d0_0;  alias, 1 drivers
v000001d774c7b720_0 .net "PCPlus1", 31 0, L_000001d774cc9c60;  1 drivers
v000001d774c7b9a0_0 .net "PCsrc", 0 0, v000001d774c7a410_0;  1 drivers
v000001d774c7be00_0 .net "RegDst", 0 0, v000001d774bd9e20_0;  1 drivers
v000001d774c7b220_0 .net "RegWriteEn", 0 0, v000001d774bda780_0;  1 drivers
v000001d774c7b5e0_0 .net "WriteRegister", 4 0, L_000001d774cca520;  1 drivers
v000001d774c7cbc0_0 .net *"_ivl_0", 0 0, L_000001d774c0d4b0;  1 drivers
L_000001d774c80fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d774c7c080_0 .net/2u *"_ivl_10", 4 0, L_000001d774c80fd0;  1 drivers
L_000001d774c813c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7afa0_0 .net *"_ivl_101", 15 0, L_000001d774c813c0;  1 drivers
v000001d774c7bf40_0 .net *"_ivl_102", 31 0, L_000001d774cca160;  1 drivers
L_000001d774c81408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7b680_0 .net *"_ivl_105", 25 0, L_000001d774c81408;  1 drivers
L_000001d774c81450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7bea0_0 .net/2u *"_ivl_106", 31 0, L_000001d774c81450;  1 drivers
v000001d774c7b4a0_0 .net *"_ivl_108", 0 0, L_000001d774cca480;  1 drivers
L_000001d774c81498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d774c7bc20_0 .net/2u *"_ivl_110", 5 0, L_000001d774c81498;  1 drivers
v000001d774c7c1c0_0 .net *"_ivl_112", 0 0, L_000001d774cc9580;  1 drivers
v000001d774c7c800_0 .net *"_ivl_115", 0 0, L_000001d774c0d520;  1 drivers
v000001d774c7c300_0 .net *"_ivl_116", 47 0, L_000001d774cc9bc0;  1 drivers
L_000001d774c814e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7b360_0 .net *"_ivl_119", 15 0, L_000001d774c814e0;  1 drivers
L_000001d774c81018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d774c7c6c0_0 .net/2u *"_ivl_12", 5 0, L_000001d774c81018;  1 drivers
v000001d774c7b400_0 .net *"_ivl_120", 47 0, L_000001d774cc9a80;  1 drivers
L_000001d774c81528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7b2c0_0 .net *"_ivl_123", 15 0, L_000001d774c81528;  1 drivers
v000001d774c7b7c0_0 .net *"_ivl_125", 0 0, L_000001d774cc9ee0;  1 drivers
v000001d774c7c8a0_0 .net *"_ivl_126", 31 0, L_000001d774cc9620;  1 drivers
v000001d774c7b860_0 .net *"_ivl_128", 47 0, L_000001d774ccaa20;  1 drivers
v000001d774c7c260_0 .net *"_ivl_130", 47 0, L_000001d774cca7a0;  1 drivers
v000001d774c7c3a0_0 .net *"_ivl_132", 47 0, L_000001d774cca2a0;  1 drivers
v000001d774c7bcc0_0 .net *"_ivl_134", 47 0, L_000001d774cca3e0;  1 drivers
v000001d774c7cc60_0 .net *"_ivl_14", 0 0, L_000001d774c7f7e0;  1 drivers
v000001d774c7c440_0 .net *"_ivl_140", 0 0, L_000001d774c0d050;  1 drivers
L_000001d774c815b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7b900_0 .net/2u *"_ivl_142", 31 0, L_000001d774c815b8;  1 drivers
L_000001d774c81690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d774c7c4e0_0 .net/2u *"_ivl_146", 5 0, L_000001d774c81690;  1 drivers
v000001d774c7ba40_0 .net *"_ivl_148", 0 0, L_000001d774cca8e0;  1 drivers
L_000001d774c816d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d774c7b540_0 .net/2u *"_ivl_150", 5 0, L_000001d774c816d8;  1 drivers
v000001d774c7bae0_0 .net *"_ivl_152", 0 0, L_000001d774ccaac0;  1 drivers
v000001d774c7bb80_0 .net *"_ivl_155", 0 0, L_000001d774c0d670;  1 drivers
L_000001d774c81720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d774c7bd60_0 .net/2u *"_ivl_156", 5 0, L_000001d774c81720;  1 drivers
v000001d774c7c580_0 .net *"_ivl_158", 0 0, L_000001d774cca660;  1 drivers
L_000001d774c81060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d774c7c620_0 .net/2u *"_ivl_16", 4 0, L_000001d774c81060;  1 drivers
v000001d774c7b0e0_0 .net *"_ivl_161", 0 0, L_000001d774c0dd00;  1 drivers
L_000001d774c81768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7c940_0 .net/2u *"_ivl_162", 15 0, L_000001d774c81768;  1 drivers
v000001d774c7c9e0_0 .net *"_ivl_164", 31 0, L_000001d774cc9d00;  1 drivers
v000001d774c7ca80_0 .net *"_ivl_167", 0 0, L_000001d774cc9120;  1 drivers
v000001d774c7cb20_0 .net *"_ivl_168", 15 0, L_000001d774cc9f80;  1 drivers
v000001d774c7b180_0 .net *"_ivl_170", 31 0, L_000001d774ccaca0;  1 drivers
v000001d774c7cd00_0 .net *"_ivl_174", 31 0, L_000001d774ccade0;  1 drivers
L_000001d774c817b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7cda0_0 .net *"_ivl_177", 25 0, L_000001d774c817b0;  1 drivers
L_000001d774c817f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7e090_0 .net/2u *"_ivl_178", 31 0, L_000001d774c817f8;  1 drivers
v000001d774c7e590_0 .net *"_ivl_180", 0 0, L_000001d774ccae80;  1 drivers
L_000001d774c81840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7da50_0 .net/2u *"_ivl_182", 5 0, L_000001d774c81840;  1 drivers
v000001d774c7d2d0_0 .net *"_ivl_184", 0 0, L_000001d774cc9260;  1 drivers
L_000001d774c81888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d774c7dff0_0 .net/2u *"_ivl_186", 5 0, L_000001d774c81888;  1 drivers
v000001d774c7d7d0_0 .net *"_ivl_188", 0 0, L_000001d774cdf0b0;  1 drivers
v000001d774c7e8b0_0 .net *"_ivl_19", 4 0, L_000001d774c7f880;  1 drivers
v000001d774c7d050_0 .net *"_ivl_191", 0 0, L_000001d774c0d130;  1 drivers
v000001d774c7ebd0_0 .net *"_ivl_193", 0 0, L_000001d774c0d590;  1 drivers
L_000001d774c818d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d774c7ea90_0 .net/2u *"_ivl_194", 5 0, L_000001d774c818d0;  1 drivers
v000001d774c7e1d0_0 .net *"_ivl_196", 0 0, L_000001d774ce0190;  1 drivers
L_000001d774c81918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d774c7cfb0_0 .net/2u *"_ivl_198", 31 0, L_000001d774c81918;  1 drivers
L_000001d774c80f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7de10_0 .net/2u *"_ivl_2", 5 0, L_000001d774c80f88;  1 drivers
v000001d774c7e770_0 .net *"_ivl_20", 4 0, L_000001d774c80b40;  1 drivers
v000001d774c7e9f0_0 .net *"_ivl_200", 31 0, L_000001d774ce0870;  1 drivers
v000001d774c7dcd0_0 .net *"_ivl_204", 31 0, L_000001d774ce09b0;  1 drivers
L_000001d774c81960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7eb30_0 .net *"_ivl_207", 25 0, L_000001d774c81960;  1 drivers
L_000001d774c819a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7e450_0 .net/2u *"_ivl_208", 31 0, L_000001d774c819a8;  1 drivers
v000001d774c7daf0_0 .net *"_ivl_210", 0 0, L_000001d774ce0910;  1 drivers
L_000001d774c819f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7e630_0 .net/2u *"_ivl_212", 5 0, L_000001d774c819f0;  1 drivers
v000001d774c7e6d0_0 .net *"_ivl_214", 0 0, L_000001d774cdf290;  1 drivers
L_000001d774c81a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d774c7ec70_0 .net/2u *"_ivl_216", 5 0, L_000001d774c81a38;  1 drivers
v000001d774c7ed10_0 .net *"_ivl_218", 0 0, L_000001d774ce0a50;  1 drivers
v000001d774c7d410_0 .net *"_ivl_221", 0 0, L_000001d774c0d9f0;  1 drivers
v000001d774c7d0f0_0 .net *"_ivl_223", 0 0, L_000001d774c0dad0;  1 drivers
L_000001d774c81a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d774c7edb0_0 .net/2u *"_ivl_224", 5 0, L_000001d774c81a80;  1 drivers
v000001d774c7ee50_0 .net *"_ivl_226", 0 0, L_000001d774cdfa10;  1 drivers
v000001d774c7d870_0 .net *"_ivl_228", 31 0, L_000001d774cdf1f0;  1 drivers
v000001d774c7d370_0 .net *"_ivl_24", 0 0, L_000001d774c0db40;  1 drivers
L_000001d774c810a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d774c7e130_0 .net/2u *"_ivl_26", 4 0, L_000001d774c810a8;  1 drivers
v000001d774c7deb0_0 .net *"_ivl_29", 4 0, L_000001d774c7f920;  1 drivers
v000001d774c7d190_0 .net *"_ivl_32", 0 0, L_000001d774c0d830;  1 drivers
L_000001d774c810f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d774c7db90_0 .net/2u *"_ivl_34", 4 0, L_000001d774c810f0;  1 drivers
v000001d774c7e270_0 .net *"_ivl_37", 4 0, L_000001d774c7fa60;  1 drivers
v000001d774c7d4b0_0 .net *"_ivl_40", 0 0, L_000001d774c0d0c0;  1 drivers
L_000001d774c81138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7d230_0 .net/2u *"_ivl_42", 15 0, L_000001d774c81138;  1 drivers
v000001d774c7d690_0 .net *"_ivl_45", 15 0, L_000001d774cc9800;  1 drivers
v000001d774c7e310_0 .net *"_ivl_48", 0 0, L_000001d774c0d280;  1 drivers
v000001d774c7d550_0 .net *"_ivl_5", 5 0, L_000001d774c80a00;  1 drivers
L_000001d774c81180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7d5f0_0 .net/2u *"_ivl_50", 36 0, L_000001d774c81180;  1 drivers
L_000001d774c811c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7d730_0 .net/2u *"_ivl_52", 31 0, L_000001d774c811c8;  1 drivers
v000001d774c7e3b0_0 .net *"_ivl_55", 4 0, L_000001d774cca340;  1 drivers
v000001d774c7d910_0 .net *"_ivl_56", 36 0, L_000001d774cc9300;  1 drivers
v000001d774c7d9b0_0 .net *"_ivl_58", 36 0, L_000001d774cc98a0;  1 drivers
v000001d774c7dc30_0 .net *"_ivl_62", 0 0, L_000001d774c0dd70;  1 drivers
L_000001d774c81210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7e810_0 .net/2u *"_ivl_64", 5 0, L_000001d774c81210;  1 drivers
v000001d774c7e4f0_0 .net *"_ivl_67", 5 0, L_000001d774cc93a0;  1 drivers
v000001d774c7e950_0 .net *"_ivl_70", 0 0, L_000001d774c0da60;  1 drivers
L_000001d774c81258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7dd70_0 .net/2u *"_ivl_72", 57 0, L_000001d774c81258;  1 drivers
L_000001d774c812a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c7df50_0 .net/2u *"_ivl_74", 31 0, L_000001d774c812a0;  1 drivers
v000001d774c80e60_0 .net *"_ivl_77", 25 0, L_000001d774ccac00;  1 drivers
v000001d774c80140_0 .net *"_ivl_78", 57 0, L_000001d774cc91c0;  1 drivers
v000001d774c801e0_0 .net *"_ivl_8", 0 0, L_000001d774c0d440;  1 drivers
v000001d774c80780_0 .net *"_ivl_80", 57 0, L_000001d774cca700;  1 drivers
L_000001d774c812e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d774c7fec0_0 .net/2u *"_ivl_84", 31 0, L_000001d774c812e8;  1 drivers
L_000001d774c81330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d774c80820_0 .net/2u *"_ivl_88", 5 0, L_000001d774c81330;  1 drivers
v000001d774c80c80_0 .net *"_ivl_90", 0 0, L_000001d774cc9940;  1 drivers
L_000001d774c81378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d774c80280_0 .net/2u *"_ivl_92", 5 0, L_000001d774c81378;  1 drivers
v000001d774c7f060_0 .net *"_ivl_94", 0 0, L_000001d774cca0c0;  1 drivers
v000001d774c7fd80_0 .net *"_ivl_97", 0 0, L_000001d774c0cf70;  1 drivers
v000001d774c80320_0 .net *"_ivl_98", 47 0, L_000001d774cca200;  1 drivers
v000001d774c7fb00_0 .net "adderResult", 31 0, L_000001d774cc99e0;  1 drivers
v000001d774c80aa0_0 .net "address", 31 0, L_000001d774cca980;  1 drivers
v000001d774c803c0_0 .net "clk", 0 0, L_000001d774c0dde0;  alias, 1 drivers
v000001d774c7efc0_0 .var "cycles_consumed", 31 0;
v000001d774c7f420_0 .net "extImm", 31 0, L_000001d774ccad40;  1 drivers
v000001d774c80460_0 .net "funct", 5 0, L_000001d774cc9760;  1 drivers
v000001d774c7f2e0_0 .net "hlt", 0 0, v000001d774bdb220_0;  1 drivers
v000001d774c7ff60_0 .net "imm", 15 0, L_000001d774cc94e0;  1 drivers
v000001d774c7f240_0 .net "immediate", 31 0, L_000001d774cdf150;  1 drivers
v000001d774c7f4c0_0 .net "input_clk", 0 0, v000001d774c80be0_0;  1 drivers
v000001d774c7fba0_0 .net "instruction", 31 0, L_000001d774cc9da0;  1 drivers
v000001d774c80500_0 .net "memoryReadData", 31 0, v000001d774c78bb0_0;  1 drivers
v000001d774c7fc40_0 .net "nextPC", 31 0, L_000001d774ccab60;  1 drivers
v000001d774c805a0_0 .net "opcode", 5 0, L_000001d774c7f740;  1 drivers
v000001d774c80000_0 .net "rd", 4 0, L_000001d774c80d20;  1 drivers
v000001d774c808c0_0 .net "readData1", 31 0, L_000001d774c0d8a0;  1 drivers
v000001d774c7f560_0 .net "readData1_w", 31 0, L_000001d774cdf330;  1 drivers
v000001d774c7f1a0_0 .net "readData2", 31 0, L_000001d774c0d910;  1 drivers
v000001d774c7fce0_0 .net "rs", 4 0, L_000001d774c7f9c0;  1 drivers
v000001d774c7f380_0 .net "rst", 0 0, v000001d774c80960_0;  1 drivers
v000001d774c80dc0_0 .net "rt", 4 0, L_000001d774cc9e40;  1 drivers
v000001d774c80640_0 .net "shamt", 31 0, L_000001d774cca020;  1 drivers
v000001d774c7fe20_0 .net "wire_instruction", 31 0, L_000001d774c0d6e0;  1 drivers
v000001d774c7f600_0 .net "writeData", 31 0, L_000001d774ce0050;  1 drivers
v000001d774c7f6a0_0 .net "zero", 0 0, L_000001d774cdf3d0;  1 drivers
L_000001d774c80a00 .part L_000001d774cc9da0, 26, 6;
L_000001d774c7f740 .functor MUXZ 6, L_000001d774c80a00, L_000001d774c80f88, L_000001d774c0d4b0, C4<>;
L_000001d774c7f7e0 .cmp/eq 6, L_000001d774c7f740, L_000001d774c81018;
L_000001d774c7f880 .part L_000001d774cc9da0, 11, 5;
L_000001d774c80b40 .functor MUXZ 5, L_000001d774c7f880, L_000001d774c81060, L_000001d774c7f7e0, C4<>;
L_000001d774c80d20 .functor MUXZ 5, L_000001d774c80b40, L_000001d774c80fd0, L_000001d774c0d440, C4<>;
L_000001d774c7f920 .part L_000001d774cc9da0, 21, 5;
L_000001d774c7f9c0 .functor MUXZ 5, L_000001d774c7f920, L_000001d774c810a8, L_000001d774c0db40, C4<>;
L_000001d774c7fa60 .part L_000001d774cc9da0, 16, 5;
L_000001d774cc9e40 .functor MUXZ 5, L_000001d774c7fa60, L_000001d774c810f0, L_000001d774c0d830, C4<>;
L_000001d774cc9800 .part L_000001d774cc9da0, 0, 16;
L_000001d774cc94e0 .functor MUXZ 16, L_000001d774cc9800, L_000001d774c81138, L_000001d774c0d0c0, C4<>;
L_000001d774cca340 .part L_000001d774cc9da0, 6, 5;
L_000001d774cc9300 .concat [ 5 32 0 0], L_000001d774cca340, L_000001d774c811c8;
L_000001d774cc98a0 .functor MUXZ 37, L_000001d774cc9300, L_000001d774c81180, L_000001d774c0d280, C4<>;
L_000001d774cca020 .part L_000001d774cc98a0, 0, 32;
L_000001d774cc93a0 .part L_000001d774cc9da0, 0, 6;
L_000001d774cc9760 .functor MUXZ 6, L_000001d774cc93a0, L_000001d774c81210, L_000001d774c0dd70, C4<>;
L_000001d774ccac00 .part L_000001d774cc9da0, 0, 26;
L_000001d774cc91c0 .concat [ 26 32 0 0], L_000001d774ccac00, L_000001d774c812a0;
L_000001d774cca700 .functor MUXZ 58, L_000001d774cc91c0, L_000001d774c81258, L_000001d774c0da60, C4<>;
L_000001d774cca980 .part L_000001d774cca700, 0, 32;
L_000001d774cc9c60 .arith/sum 32, v000001d774c798d0_0, L_000001d774c812e8;
L_000001d774cc9940 .cmp/eq 6, L_000001d774c7f740, L_000001d774c81330;
L_000001d774cca0c0 .cmp/eq 6, L_000001d774c7f740, L_000001d774c81378;
L_000001d774cca200 .concat [ 32 16 0 0], L_000001d774cca980, L_000001d774c813c0;
L_000001d774cca160 .concat [ 6 26 0 0], L_000001d774c7f740, L_000001d774c81408;
L_000001d774cca480 .cmp/eq 32, L_000001d774cca160, L_000001d774c81450;
L_000001d774cc9580 .cmp/eq 6, L_000001d774cc9760, L_000001d774c81498;
L_000001d774cc9bc0 .concat [ 32 16 0 0], L_000001d774c0d8a0, L_000001d774c814e0;
L_000001d774cc9a80 .concat [ 32 16 0 0], v000001d774c798d0_0, L_000001d774c81528;
L_000001d774cc9ee0 .part L_000001d774cc94e0, 15, 1;
LS_000001d774cc9620_0_0 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_4 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_8 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_12 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_16 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_20 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_24 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_0_28 .concat [ 1 1 1 1], L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0, L_000001d774cc9ee0;
LS_000001d774cc9620_1_0 .concat [ 4 4 4 4], LS_000001d774cc9620_0_0, LS_000001d774cc9620_0_4, LS_000001d774cc9620_0_8, LS_000001d774cc9620_0_12;
LS_000001d774cc9620_1_4 .concat [ 4 4 4 4], LS_000001d774cc9620_0_16, LS_000001d774cc9620_0_20, LS_000001d774cc9620_0_24, LS_000001d774cc9620_0_28;
L_000001d774cc9620 .concat [ 16 16 0 0], LS_000001d774cc9620_1_0, LS_000001d774cc9620_1_4;
L_000001d774ccaa20 .concat [ 16 32 0 0], L_000001d774cc94e0, L_000001d774cc9620;
L_000001d774cca7a0 .arith/sum 48, L_000001d774cc9a80, L_000001d774ccaa20;
L_000001d774cca2a0 .functor MUXZ 48, L_000001d774cca7a0, L_000001d774cc9bc0, L_000001d774c0d520, C4<>;
L_000001d774cca3e0 .functor MUXZ 48, L_000001d774cca2a0, L_000001d774cca200, L_000001d774c0cf70, C4<>;
L_000001d774cc99e0 .part L_000001d774cca3e0, 0, 32;
L_000001d774ccab60 .functor MUXZ 32, L_000001d774cc9c60, L_000001d774cc99e0, v000001d774c7a410_0, C4<>;
L_000001d774cc9da0 .functor MUXZ 32, L_000001d774c0d6e0, L_000001d774c815b8, L_000001d774c0d050, C4<>;
L_000001d774cca8e0 .cmp/eq 6, L_000001d774c7f740, L_000001d774c81690;
L_000001d774ccaac0 .cmp/eq 6, L_000001d774c7f740, L_000001d774c816d8;
L_000001d774cca660 .cmp/eq 6, L_000001d774c7f740, L_000001d774c81720;
L_000001d774cc9d00 .concat [ 16 16 0 0], L_000001d774cc94e0, L_000001d774c81768;
L_000001d774cc9120 .part L_000001d774cc94e0, 15, 1;
LS_000001d774cc9f80_0_0 .concat [ 1 1 1 1], L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120;
LS_000001d774cc9f80_0_4 .concat [ 1 1 1 1], L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120;
LS_000001d774cc9f80_0_8 .concat [ 1 1 1 1], L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120;
LS_000001d774cc9f80_0_12 .concat [ 1 1 1 1], L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120, L_000001d774cc9120;
L_000001d774cc9f80 .concat [ 4 4 4 4], LS_000001d774cc9f80_0_0, LS_000001d774cc9f80_0_4, LS_000001d774cc9f80_0_8, LS_000001d774cc9f80_0_12;
L_000001d774ccaca0 .concat [ 16 16 0 0], L_000001d774cc94e0, L_000001d774cc9f80;
L_000001d774ccad40 .functor MUXZ 32, L_000001d774ccaca0, L_000001d774cc9d00, L_000001d774c0dd00, C4<>;
L_000001d774ccade0 .concat [ 6 26 0 0], L_000001d774c7f740, L_000001d774c817b0;
L_000001d774ccae80 .cmp/eq 32, L_000001d774ccade0, L_000001d774c817f8;
L_000001d774cc9260 .cmp/eq 6, L_000001d774cc9760, L_000001d774c81840;
L_000001d774cdf0b0 .cmp/eq 6, L_000001d774cc9760, L_000001d774c81888;
L_000001d774ce0190 .cmp/eq 6, L_000001d774c7f740, L_000001d774c818d0;
L_000001d774ce0870 .functor MUXZ 32, L_000001d774ccad40, L_000001d774c81918, L_000001d774ce0190, C4<>;
L_000001d774cdf150 .functor MUXZ 32, L_000001d774ce0870, L_000001d774cca020, L_000001d774c0d590, C4<>;
L_000001d774ce09b0 .concat [ 6 26 0 0], L_000001d774c7f740, L_000001d774c81960;
L_000001d774ce0910 .cmp/eq 32, L_000001d774ce09b0, L_000001d774c819a8;
L_000001d774cdf290 .cmp/eq 6, L_000001d774cc9760, L_000001d774c819f0;
L_000001d774ce0a50 .cmp/eq 6, L_000001d774cc9760, L_000001d774c81a38;
L_000001d774cdfa10 .cmp/eq 6, L_000001d774c7f740, L_000001d774c81a80;
L_000001d774cdf1f0 .functor MUXZ 32, L_000001d774c0d8a0, v000001d774c798d0_0, L_000001d774cdfa10, C4<>;
L_000001d774cdf330 .functor MUXZ 32, L_000001d774cdf1f0, L_000001d774c0d910, L_000001d774c0dad0, C4<>;
S_000001d774bf0d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d774be5660 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d774c0d980 .functor NOT 1, v000001d774bdadc0_0, C4<0>, C4<0>, C4<0>;
v000001d774bd9740_0 .net *"_ivl_0", 0 0, L_000001d774c0d980;  1 drivers
v000001d774bda960_0 .net "in1", 31 0, L_000001d774c0d910;  alias, 1 drivers
v000001d774bdac80_0 .net "in2", 31 0, L_000001d774cdf150;  alias, 1 drivers
v000001d774bdaaa0_0 .net "out", 31 0, L_000001d774cdf010;  alias, 1 drivers
v000001d774bd9880_0 .net "s", 0 0, v000001d774bdadc0_0;  alias, 1 drivers
L_000001d774cdf010 .functor MUXZ 32, L_000001d774cdf150, L_000001d774c0d910, L_000001d774c0d980, C4<>;
S_000001d774b76710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d774c780a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d774c780d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d774c78110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d774c78148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d774c78180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d774c781b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d774c781f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d774c78228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d774c78260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d774c78298 .param/l "j" 0 4 12, C4<000010>;
P_000001d774c782d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d774c78308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d774c78340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d774c78378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d774c783b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d774c783e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d774c78420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d774c78458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d774c78490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d774c784c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d774c78500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d774c78538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d774c78570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d774c785a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d774c785e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d774c78618 .param/l "xori" 0 4 8, C4<001110>;
v000001d774bdad20_0 .var "ALUOp", 3 0;
v000001d774bdadc0_0 .var "ALUSrc", 0 0;
v000001d774bda500_0 .var "MemReadEn", 0 0;
v000001d774bd9d80_0 .var "MemWriteEn", 0 0;
v000001d774bdaf00_0 .var "MemtoReg", 0 0;
v000001d774bd9e20_0 .var "RegDst", 0 0;
v000001d774bda780_0 .var "RegWriteEn", 0 0;
v000001d774bdab40_0 .net "funct", 5 0, L_000001d774cc9760;  alias, 1 drivers
v000001d774bdb220_0 .var "hlt", 0 0;
v000001d774bda820_0 .net "opcode", 5 0, L_000001d774c7f740;  alias, 1 drivers
v000001d774bd9ec0_0 .net "rst", 0 0, v000001d774c80960_0;  alias, 1 drivers
E_000001d774be51a0 .event anyedge, v000001d774bd9ec0_0, v000001d774bda820_0, v000001d774bdab40_0;
S_000001d774c369c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d774be4a60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d774c0d6e0 .functor BUFZ 32, L_000001d774cc9080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d774bda000_0 .net "Data_Out", 31 0, L_000001d774c0d6e0;  alias, 1 drivers
v000001d774bda5a0 .array "InstMem", 0 1023, 31 0;
v000001d774bda3c0_0 .net *"_ivl_0", 31 0, L_000001d774cc9080;  1 drivers
v000001d774bd96a0_0 .net *"_ivl_3", 9 0, L_000001d774cc9b20;  1 drivers
v000001d774bda640_0 .net *"_ivl_4", 11 0, L_000001d774cca840;  1 drivers
L_000001d774c81570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d774bdabe0_0 .net *"_ivl_7", 1 0, L_000001d774c81570;  1 drivers
v000001d774bdb040_0 .net "addr", 31 0, v000001d774c798d0_0;  alias, 1 drivers
v000001d774bdb0e0_0 .var/i "i", 31 0;
L_000001d774cc9080 .array/port v000001d774bda5a0, L_000001d774cca840;
L_000001d774cc9b20 .part v000001d774c798d0_0, 0, 10;
L_000001d774cca840 .concat [ 10 2 0 0], L_000001d774cc9b20, L_000001d774c81570;
S_000001d774c36b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d774c0d8a0 .functor BUFZ 32, L_000001d774cc9440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d774c0d910 .functor BUFZ 32, L_000001d774cc8fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d774bdb400_0 .net *"_ivl_0", 31 0, L_000001d774cc9440;  1 drivers
v000001d774bdb4a0_0 .net *"_ivl_10", 6 0, L_000001d774cca5c0;  1 drivers
L_000001d774c81648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d774bb7ac0_0 .net *"_ivl_13", 1 0, L_000001d774c81648;  1 drivers
v000001d774bb7f20_0 .net *"_ivl_2", 6 0, L_000001d774cc96c0;  1 drivers
L_000001d774c81600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d774c78cf0_0 .net *"_ivl_5", 1 0, L_000001d774c81600;  1 drivers
v000001d774c79dd0_0 .net *"_ivl_8", 31 0, L_000001d774cc8fe0;  1 drivers
v000001d774c78c50_0 .net "clk", 0 0, L_000001d774c0dde0;  alias, 1 drivers
v000001d774c7a370_0 .var/i "i", 31 0;
v000001d774c789d0_0 .net "readData1", 31 0, L_000001d774c0d8a0;  alias, 1 drivers
v000001d774c79d30_0 .net "readData2", 31 0, L_000001d774c0d910;  alias, 1 drivers
v000001d774c79fb0_0 .net "readRegister1", 4 0, L_000001d774c7f9c0;  alias, 1 drivers
v000001d774c79290_0 .net "readRegister2", 4 0, L_000001d774cc9e40;  alias, 1 drivers
v000001d774c7a050 .array "registers", 31 0, 31 0;
v000001d774c79a10_0 .net "rst", 0 0, v000001d774c80960_0;  alias, 1 drivers
v000001d774c79e70_0 .net "we", 0 0, v000001d774bda780_0;  alias, 1 drivers
v000001d774c79010_0 .net "writeData", 31 0, L_000001d774ce0050;  alias, 1 drivers
v000001d774c79bf0_0 .net "writeRegister", 4 0, L_000001d774cca520;  alias, 1 drivers
E_000001d774be47e0/0 .event negedge, v000001d774bd9ec0_0;
E_000001d774be47e0/1 .event posedge, v000001d774c78c50_0;
E_000001d774be47e0 .event/or E_000001d774be47e0/0, E_000001d774be47e0/1;
L_000001d774cc9440 .array/port v000001d774c7a050, L_000001d774cc96c0;
L_000001d774cc96c0 .concat [ 5 2 0 0], L_000001d774c7f9c0, L_000001d774c81600;
L_000001d774cc8fe0 .array/port v000001d774c7a050, L_000001d774cca5c0;
L_000001d774cca5c0 .concat [ 5 2 0 0], L_000001d774cc9e40, L_000001d774c81648;
S_000001d774b74c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d774c36b50;
 .timescale 0 0;
v000001d774bdb360_0 .var/i "i", 31 0;
S_000001d774b74dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d774be56e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d774c0d600 .functor NOT 1, v000001d774bd9e20_0, C4<0>, C4<0>, C4<0>;
v000001d774c790b0_0 .net *"_ivl_0", 0 0, L_000001d774c0d600;  1 drivers
v000001d774c79330_0 .net "in1", 4 0, L_000001d774cc9e40;  alias, 1 drivers
v000001d774c79f10_0 .net "in2", 4 0, L_000001d774c80d20;  alias, 1 drivers
v000001d774c7a0f0_0 .net "out", 4 0, L_000001d774cca520;  alias, 1 drivers
v000001d774c7a190_0 .net "s", 0 0, v000001d774bd9e20_0;  alias, 1 drivers
L_000001d774cca520 .functor MUXZ 5, L_000001d774c80d20, L_000001d774cc9e40, L_000001d774c0d600, C4<>;
S_000001d774ba4a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d774be4ae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d774c0dbb0 .functor NOT 1, v000001d774bdaf00_0, C4<0>, C4<0>, C4<0>;
v000001d774c7a230_0 .net *"_ivl_0", 0 0, L_000001d774c0dbb0;  1 drivers
v000001d774c79970_0 .net "in1", 31 0, v000001d774c7a2d0_0;  alias, 1 drivers
v000001d774c79ab0_0 .net "in2", 31 0, v000001d774c78bb0_0;  alias, 1 drivers
v000001d774c796f0_0 .net "out", 31 0, L_000001d774ce0050;  alias, 1 drivers
v000001d774c78ed0_0 .net "s", 0 0, v000001d774bdaf00_0;  alias, 1 drivers
L_000001d774ce0050 .functor MUXZ 32, v000001d774c78bb0_0, v000001d774c7a2d0_0, L_000001d774c0dbb0, C4<>;
S_000001d774ba4c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d774b90120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d774b90158 .param/l "AND" 0 9 12, C4<0010>;
P_000001d774b90190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d774b901c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001d774b90200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d774b90238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d774b90270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d774b902a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d774b902e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d774b90318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d774b90350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d774b90388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d774c81ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d774c79470_0 .net/2u *"_ivl_0", 31 0, L_000001d774c81ac8;  1 drivers
v000001d774c793d0_0 .net "opSel", 3 0, v000001d774bdad20_0;  alias, 1 drivers
v000001d774c79b50_0 .net "operand1", 31 0, L_000001d774cdf330;  alias, 1 drivers
v000001d774c79c90_0 .net "operand2", 31 0, L_000001d774cdf010;  alias, 1 drivers
v000001d774c7a2d0_0 .var "result", 31 0;
v000001d774c78890_0 .net "zero", 0 0, L_000001d774cdf3d0;  alias, 1 drivers
E_000001d774be4b20 .event anyedge, v000001d774bdad20_0, v000001d774c79b50_0, v000001d774bdaaa0_0;
L_000001d774cdf3d0 .cmp/eq 32, v000001d774c7a2d0_0, L_000001d774c81ac8;
S_000001d774b903d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001d774c7a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001d774c7a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001d774c7a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d774c7a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001d774c7a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001d774c7a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001d774c7a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d774c7a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d774c7a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d774c7a868 .param/l "j" 0 4 12, C4<000010>;
P_000001d774c7a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d774c7a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d774c7a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001d774c7a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d774c7a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001d774c7a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d774c7a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d774c7aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001d774c7aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001d774c7aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001d774c7aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d774c7ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001d774c7ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001d774c7ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001d774c7abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d774c7abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001d774c7a410_0 .var "PCsrc", 0 0;
v000001d774c7a4b0_0 .net "funct", 5 0, L_000001d774cc9760;  alias, 1 drivers
v000001d774c78a70_0 .net "opcode", 5 0, L_000001d774c7f740;  alias, 1 drivers
v000001d774c7a550_0 .net "operand1", 31 0, L_000001d774c0d8a0;  alias, 1 drivers
v000001d774c786b0_0 .net "operand2", 31 0, L_000001d774cdf010;  alias, 1 drivers
v000001d774c78750_0 .net "rst", 0 0, v000001d774c80960_0;  alias, 1 drivers
E_000001d774be51e0/0 .event anyedge, v000001d774bd9ec0_0, v000001d774bda820_0, v000001d774c789d0_0, v000001d774bdaaa0_0;
E_000001d774be51e0/1 .event anyedge, v000001d774bdab40_0;
E_000001d774be51e0 .event/or E_000001d774be51e0/0, E_000001d774be51e0/1;
S_000001d774c7ac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d774c79830 .array "DataMem", 0 1023, 31 0;
v000001d774c787f0_0 .net "address", 31 0, v000001d774c7a2d0_0;  alias, 1 drivers
v000001d774c78b10_0 .net "clock", 0 0, L_000001d774c0d7c0;  1 drivers
v000001d774c78f70_0 .net "data", 31 0, L_000001d774c0d910;  alias, 1 drivers
v000001d774c78930_0 .var/i "i", 31 0;
v000001d774c78bb0_0 .var "q", 31 0;
v000001d774c78d90_0 .net "rden", 0 0, v000001d774bda500_0;  alias, 1 drivers
v000001d774c79150_0 .net "wren", 0 0, v000001d774bd9d80_0;  alias, 1 drivers
E_000001d774be5220 .event posedge, v000001d774c78b10_0;
S_000001d774c7adc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001d774b76580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d774be4720 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d774c79510_0 .net "PCin", 31 0, L_000001d774ccab60;  alias, 1 drivers
v000001d774c798d0_0 .var "PCout", 31 0;
v000001d774c78e30_0 .net "clk", 0 0, L_000001d774c0dde0;  alias, 1 drivers
v000001d774c791f0_0 .net "rst", 0 0, v000001d774c80960_0;  alias, 1 drivers
    .scope S_000001d774b903d0;
T_0 ;
    %wait E_000001d774be51e0;
    %load/vec4 v000001d774c78750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d774c7a410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d774c78a70_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001d774c7a550_0;
    %load/vec4 v000001d774c786b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001d774c78a70_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001d774c7a550_0;
    %load/vec4 v000001d774c786b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001d774c78a70_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001d774c78a70_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001d774c78a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001d774c7a4b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001d774c7a410_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d774c7adc0;
T_1 ;
    %wait E_000001d774be47e0;
    %load/vec4 v000001d774c791f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d774c798d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d774c79510_0;
    %assign/vec4 v000001d774c798d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d774c369c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d774bdb0e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d774bdb0e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d774bdb0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %load/vec4 v000001d774bdb0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d774bdb0e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774bda5a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d774b76710;
T_3 ;
    %wait E_000001d774be51a0;
    %load/vec4 v000001d774bd9ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d774bdb220_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d774bd9d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d774bdaf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d774bda500_0, 0;
    %assign/vec4 v000001d774bd9e20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d774bdb220_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d774bdad20_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d774bdadc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d774bda780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d774bd9d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d774bdaf00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d774bda500_0, 0, 1;
    %store/vec4 v000001d774bd9e20_0, 0, 1;
    %load/vec4 v000001d774bda820_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdb220_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bd9e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %load/vec4 v000001d774bdab40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bd9e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d774bd9e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bda780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdaf00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bd9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d774bdadc0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d774bdad20_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d774c36b50;
T_4 ;
    %wait E_000001d774be47e0;
    %fork t_1, S_000001d774b74c30;
    %jmp t_0;
    .scope S_000001d774b74c30;
t_1 ;
    %load/vec4 v000001d774c79a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d774bdb360_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d774bdb360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d774bdb360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c7a050, 0, 4;
    %load/vec4 v000001d774bdb360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d774bdb360_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d774c79e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d774c79010_0;
    %load/vec4 v000001d774c79bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c7a050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c7a050, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d774c36b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d774c36b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d774c7a370_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d774c7a370_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d774c7a370_0;
    %ix/getv/s 4, v000001d774c7a370_0;
    %load/vec4a v000001d774c7a050, 4;
    %ix/getv/s 4, v000001d774c7a370_0;
    %load/vec4a v000001d774c7a050, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d774c7a370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d774c7a370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d774ba4c00;
T_6 ;
    %wait E_000001d774be4b20;
    %load/vec4 v000001d774c793d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %add;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %sub;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %and;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %or;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %xor;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %or;
    %inv;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d774c79b50_0;
    %load/vec4 v000001d774c79c90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d774c79c90_0;
    %load/vec4 v000001d774c79b50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d774c79b50_0;
    %ix/getv 4, v000001d774c79c90_0;
    %shiftl 4;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d774c79b50_0;
    %ix/getv 4, v000001d774c79c90_0;
    %shiftr 4;
    %assign/vec4 v000001d774c7a2d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d774c7ac30;
T_7 ;
    %wait E_000001d774be5220;
    %load/vec4 v000001d774c78d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d774c787f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d774c79830, 4;
    %assign/vec4 v000001d774c78bb0_0, 0;
T_7.0 ;
    %load/vec4 v000001d774c79150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d774c78f70_0;
    %ix/getv 3, v000001d774c787f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d774c7ac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d774c78930_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001d774c78930_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d774c78930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %load/vec4 v000001d774c78930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d774c78930_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d774c79830, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d774c7ac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d774c78930_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d774c78930_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d774c78930_0;
    %load/vec4a v000001d774c79830, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001d774c78930_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d774c78930_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d774c78930_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d774b76580;
T_10 ;
    %wait E_000001d774be47e0;
    %load/vec4 v000001d774c7f380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d774c7efc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d774c7efc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d774c7efc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d774bd4580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d774c80be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d774c80960_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d774bd4580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d774c80be0_0;
    %inv;
    %assign/vec4 v000001d774c80be0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d774bd4580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d774c80960_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d774c80960_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d774c7f100_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
