# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do DATAPATH_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v 
# -- Compiling module UC
# 
# Top level modules:
# 	UC
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SIGNEXT.v 
# -- Compiling module SIGNEXT
# 
# Top level modules:
# 	SIGNEXT
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SHIFTLEFT2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/SHIFTLEFT2.v 
# -- Compiling module SHIFTLEFT2
# 
# Top level modules:
# 	SHIFTLEFT2
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX5.v 
# -- Compiling module MUX5
# 
# Top level modules:
# 	MUX5
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:17 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX3.v 
# -- Compiling module MUX3
# 
# Top level modules:
# 	MUX3
# End time: 15:58:17 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX2.v 
# -- Compiling module MUX2
# 
# Top level modules:
# 	MUX2
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/MUX1.v 
# -- Compiling module MUX1
# 
# Top level modules:
# 	MUX1
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/INST_MEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/INST_MEM.v 
# -- Compiling module INST_MEM
# 
# Top level modules:
# 	INST_MEM
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v 
# -- Compiling module DATAPATH
# 
# Top level modules:
# 	DATAPATH
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/CAND.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/CAND.v 
# -- Compiling module CAND
# 
# Top level modules:
# 	CAND
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL.v 
# -- Compiling module ALUCONTROL
# 
# Top level modules:
# 	ALUCONTROL
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADDER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADDER.v 
# -- Compiling module ADDER
# 
# Top level modules:
# 	ADDER
# End time: 15:58:18 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:18 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ADD.v 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 15:58:19 on May 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH {C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:19 on May 16,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH" C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH_TB.v 
# -- Compiling module DATAPATH_TB
# 
# Top level modules:
# 	DATAPATH_TB
# End time: 15:58:19 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs="+acc"  DATAPATH_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxv_ver -L rtl_work -L work -voptargs=""+acc"" DATAPATH_TB 
# Start time: 15:58:19 on May 16,2020
# Loading work.DATAPATH_TB
# Loading work.DATAPATH
# Loading work.PC
# Loading work.ADD
# Loading work.INST_MEM
# Loading work.CAND
# Loading work.MUX5
# Loading work.MUX1
# Loading work.REGISTERS
# Loading work.MUX2
# Loading work.ALU
# Loading work.SIGNEXT
# Loading work.ALUCONTROL
# Loading work.UC
# Loading work.MUX3
# Loading work.SHIFTLEFT2
# Loading work.ADDER
# ** Warning: (vsim-3015) C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v(44): [PCDPC] - Port size (4) does not match connection size (2) for port 'aluop'. The port definition is at: C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH_TB/DUV/p11 File: C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/ALUCONTROL.v
# ** Warning: (vsim-3017) C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v(45): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH_TB/DUV/p12 File: C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v
# ** Warning: (vsim-3015) C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v(45): [PCDPC] - Port size (4) does not match connection size (2) for port 'aluOp'. The port definition is at: C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /DATAPATH_TB/DUV/p12 File: C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/UC.v
# ** Warning: (vsim-3722) C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH.v(45): [TFMPC] - Missing connection for port 'jump'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH_TB.v(17)
#    Time: 20 ns  Iteration: 0  Instance: /DATAPATH_TB
# Break in Module DATAPATH_TB at C:/simulacionesSeminarioArquitectura/Datapath/DATAPATH/DATAPATH_TB.v line 17
# End time: 16:28:58 on May 16,2020, Elapsed time: 0:30:39
# Errors: 0, Warnings: 4
