

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_5_1_x0'
================================================================
* Date:           Sun Sep 18 14:03:40 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       49|    18001|  0.163 us|  59.997 us|   49|  18001|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_5_1_x0_loop_1_D_drain_IO_L1_out_wrapper_5_1_x0_loop_2   |       48|    18000|   2 ~ 750|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_5_1_x0_loop_3_D_drain_IO_L1_out_wrapper_5_1_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_5_1_x0_loop_6                                          |      105|      105|        35|          -|          -|     3|        no|
        |  ++ D_drain_IO_L1_out_wrapper_5_1_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_5_1_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      228|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      373|     -|
|Register             |        -|      -|      372|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      0|      404|      634|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|  32|  33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        4|   0|   0|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                      |        4|  32|  33|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_812_fu_476_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_813_fu_504_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_814_fu_527_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_815_fu_509_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_816_fu_521_p2            |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_383_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_40_fu_325_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_371_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp2_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_498_p2               |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89059_fu_337_p2             |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_707_fu_365_p2           |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_708_fu_377_p2           |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln890_709_fu_389_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_710_fu_492_p2           |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_711_fu_533_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_712_fu_515_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_331_p2               |      icmp|   0|  0|   9|           5|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln10482_fu_552_p2               |        or|   0|  0|   6|           6|           1|
    |ret_fu_359_p2                      |        or|   0|  0|   6|           6|           3|
    |select_ln10438_fu_343_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln890_8_fu_403_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_395_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 228|         108|          79|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         15|    1|         15|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |   9|          2|    1|          2|
    |ap_phi_mux_c5_V_16_phi_fu_307_p4                |   9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_318_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_c7_V_phi_fu_273_p4                   |   9|          2|    4|          8|
    |ap_phi_mux_c8_V_phi_fu_284_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_262_p4         |   9|          2|    8|         16|
    |c1_V_reg_247                                    |   9|          2|    3|          6|
    |c4_V_reg_291                                    |   9|          2|    3|          6|
    |c5_V_16_reg_303                                 |   9|          2|    5|         10|
    |c5_V_reg_314                                    |   9|          2|    5|         10|
    |c7_V_reg_269                                    |   9|          2|    4|          8|
    |c8_V_reg_280                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  20|          4|    2|          8|
    |data_split_V_d0                                 |  20|          4|   32|        128|
    |data_split_V_d1                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_din    |  20|          4|  128|        512|
    |fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_1_5_x0162_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten8_reg_236                         |   9|          2|    5|         10|
    |indvar_flatten_reg_258                          |   9|          2|    8|         16|
    |local_D_V_address0                              |  14|          3|    5|         15|
    |local_D_V_address1                              |  14|          3|    5|         15|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 373|         81|  279|        943|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_812_reg_647                 |    5|   0|    5|          0|
    |add_ln691_814_reg_689                 |    5|   0|    5|          0|
    |add_ln691_815_reg_675                 |    5|   0|    5|          0|
    |add_ln890_40_reg_589                  |    5|   0|    5|          0|
    |add_ln890_reg_607                     |    8|   0|    8|          0|
    |ap_CS_fsm                             |   14|   0|   14|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |c1_V_reg_247                          |    3|   0|    3|          0|
    |c4_V_reg_291                          |    3|   0|    3|          0|
    |c5_V_16_reg_303                       |    5|   0|    5|          0|
    |c5_V_reg_314                          |    5|   0|    5|          0|
    |c7_V_reg_269                          |    4|   0|    4|          0|
    |c8_V_reg_280                          |    5|   0|    5|          0|
    |icmp_ln890_707_reg_603                |    1|   0|    1|          0|
    |icmp_ln890_708_reg_612                |    1|   0|    1|          0|
    |icmp_ln890_708_reg_612_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_711_reg_694                |    1|   0|    1|          0|
    |icmp_ln890_712_reg_680                |    1|   0|    1|          0|
    |indvar_flatten8_reg_236               |    5|   0|    5|          0|
    |indvar_flatten_reg_258                |    8|   0|    8|          0|
    |local_D_V_addr_reg_631                |    5|   0|    5|          0|
    |local_D_V_addr_reg_631_pp0_iter1_reg  |    5|   0|    5|          0|
    |local_D_V_load_1_reg_708              |  128|   0|  128|          0|
    |p_Result_2_reg_637                    |   32|   0|   32|          0|
    |p_Result_3_reg_642                    |   32|   0|   32|          0|
    |select_ln10438_reg_598                |    3|   0|    3|          0|
    |select_ln890_8_reg_621                |    4|   0|    4|          0|
    |select_ln890_reg_616                  |    5|   0|    5|          0|
    |trunc_ln890_reg_626                   |    2|   0|    2|          0|
    |v2_V_1671_reg_657                     |   32|   0|   32|          0|
    |v2_V_reg_652                          |   32|   0|   32|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  372|   0|  372|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_2_x0195|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_2_x0195|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_2_x0195|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_1_x0194|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_1_x0194|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_1_x0194|       pointer|
|fifo_D_drain_PE_1_5_x0162_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_1_5_x0162|       pointer|
|fifo_D_drain_PE_1_5_x0162_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_1_5_x0162|       pointer|
|fifo_D_drain_PE_1_5_x0162_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_1_5_x0162|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

