Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 21 15:12:43 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              36 |           15 |
| No           | Yes                   | No                     |              44 |           23 |
| Yes          | No                    | No                     |              18 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------+-----------------------+------------------+----------------+
|  seg/clkout    |               | seg/cnt[31]_i_2_n_0   |                1 |              3 |
|  mclk_BUFG     |               |                       |                6 |              9 |
|  mclk_BUFG     |               | syn/SR[0]             |                7 |             11 |
|  mclk_BUFG     | rgb/shift     | rgb/shift[10]_i_1_n_0 |                3 |             11 |
|  mclk_BUFG     | syn/vsenable  | syn/vc[10]_i_1_n_0    |                5 |             11 |
|  mclk_BUFG     |               | syn/r_reg[3]          |               10 |             12 |
|  mclk_BUFG     | syn/E[0]      |                       |               16 |             18 |
|  mclk_BUFG     |               | rgb/clear             |                6 |             21 |
|  clk_IBUF_BUFG |               | seg/cnt[31]_i_2_n_0   |               14 |             33 |
+----------------+---------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 9      |                     1 |
| 11     |                     3 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


