Analysis & Synthesis report for TicTacToe
Tue Oct  1 10:56:40 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |tictactoe|fsm:fsm_co|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: vgaController:vgaCont
 15. Port Connectivity Checks: "DisplayController:display_inst|BinaryToBCD:bcdConv"
 16. Port Connectivity Checks: "DisplayController:display_inst"
 17. Port Connectivity Checks: "TopContador:counter_inst"
 18. Port Connectivity Checks: "fsm:fsm_co"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct  1 10:56:40 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; TicTacToe                                      ;
; Top-level Entity Name           ; tictactoe                                      ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 95                                             ;
; Total pins                      ; 62                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; tictactoe          ; TicTacToe          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; turno.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/turno.sv                  ;         ;
; tictactoe_board.sv               ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe_board.sv        ;         ;
; tictactoe.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv              ;         ;
; random_func.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/random_func.sv            ;         ;
; player_movement_attack.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/player_movement_attack.sv ;         ;
; fsm.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/fsm.sv                    ;         ;
; divisor_frecuencia.sv            ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/divisor_frecuencia.sv     ;         ;
; check_winner.sv                  ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/check_winner.sv           ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/videoGen.sv               ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/vgaController.sv          ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/pll.sv                    ;         ;
; BinaryToBCD.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv            ;         ;
; bcdFPGA.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/bcdFPGA.sv                ;         ;
; TopContador.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv            ;         ;
; DisplayController.sv             ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv      ;         ;
; Counter.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv                ;         ;
; contador.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/contador.sv               ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 123       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 183       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 60        ;
;     -- 5 input functions                    ; 29        ;
;     -- 4 input functions                    ; 19        ;
;     -- <=3 input functions                  ; 75        ;
;                                             ;           ;
; Dedicated logic registers                   ; 95        ;
;                                             ;           ;
; I/O pins                                    ; 62        ;
;                                             ;           ;
; Total DSP Blocks                            ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 70        ;
; Total fan-out                               ; 1142      ;
; Average fan-out                             ; 2.83      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Entity Name            ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------+------------------------+--------------+
; |tictactoe                                 ; 183 (0)             ; 95 (0)                    ; 0                 ; 1          ; 62   ; 0            ; |tictactoe                                       ; tictactoe              ; work         ;
;    |check_winner:winner_module|            ; 27 (27)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|check_winner:winner_module            ; check_winner           ; work         ;
;    |contador:cont|                         ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|contador:cont                         ; contador               ; work         ;
;    |divisor_frecuencia:div_frec|           ; 33 (33)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|divisor_frecuencia:div_frec           ; divisor_frecuencia     ; work         ;
;    |fsm:fsm_co|                            ; 21 (21)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|fsm:fsm_co                            ; fsm                    ; work         ;
;    |player_movement_attack:player_mov_atk| ; 37 (37)             ; 6 (6)                     ; 0                 ; 1          ; 0    ; 0            ; |tictactoe|player_movement_attack:player_mov_atk ; player_movement_attack ; work         ;
;    |pll:vgapll|                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|pll:vgapll                            ; pll                    ; work         ;
;    |random_func:random_x|                  ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|random_func:random_x                  ; random_func            ; work         ;
;    |tictactoe_board:board_module|          ; 10 (10)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|tictactoe_board:board_module          ; tictactoe_board        ; work         ;
;    |turno:control_turno|                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|turno:control_turno                   ; turno                  ; work         ;
;    |vgaController:vgaCont|                 ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|vgaController:vgaCont                 ; vgaController          ; work         ;
;    |videoGen:vgaVideoGen|                  ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tictactoe|videoGen:vgaVideoGen                  ; videoGen               ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tictactoe|fsm:fsm_co|state                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ; state.1000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.0100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+---------------------------------------+------------------------------------------+
; Register name                         ; Reason for Removal                       ;
+---------------------------------------+------------------------------------------+
; random_func:random_y|lfsr[1]          ; Merged with random_func:random_x|lfsr[1] ;
; random_func:random_y|lfsr[0]          ; Merged with random_func:random_x|lfsr[0] ;
; random_func:random_y|lfsr[2]          ; Merged with random_func:random_x|lfsr[2] ;
; fsm:fsm_co|state~4                    ; Lost fanout                              ;
; fsm:fsm_co|state~5                    ; Lost fanout                              ;
; fsm:fsm_co|state~6                    ; Lost fanout                              ;
; Total Number of Removed Registers = 6 ;                                          ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 95    ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; player_movement_attack:player_mov_atk|position[0] ; 8       ;
; check_winner:winner_module|full_board             ; 2       ;
; random_func:random_x|lfsr[2]                      ; 1       ;
; Total number of inverted registers = 3            ;         ;
+---------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tictactoe|contador:cont|temp[0]                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tictactoe|player_movement_attack:player_mov_atk|position[1] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tictactoe|player_movement_attack:player_mov_atk|Mux14       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |tictactoe|check_winner:winner_module|winner                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |tictactoe|player_movement_attack:player_mov_atk|Mux6        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DisplayController:display_inst|BinaryToBCD:bcdConv"                                                                                             ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; binary ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "binary[3..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DisplayController:display_inst"                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "bin[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TopContador:counter_inst"                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; next_state ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "next_state[3..1]" will be connected to GND. ;
; finished   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; count      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "count[3..1]" have no fanouts                           ;
; count      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm:fsm_co"                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; en_attack_random ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 95                          ;
;     CLR               ; 10                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 26                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 36                          ;
;     plain             ; 5                           ;
; arriav_lcell_comb     ; 188                         ;
;     arith             ; 46                          ;
;         1 data inputs ; 46                          ;
;     normal            ; 142                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 13                          ;
;         4 data inputs ; 19                          ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 60                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 62                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Oct  1 10:56:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file turno.sv
    Info (12023): Found entity 1: turno File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/turno.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tictactoe_board.sv
    Info (12023): Found entity 1: tictactoe_board File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe_board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tictactoe.sv
    Info (12023): Found entity 1: tictactoe File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_func.sv
    Info (12023): Found entity 1: random_func File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/random_func.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file player_movement_attack.sv
    Info (12023): Found entity 1: player_movement_attack File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/player_movement_attack.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: fsm File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor_frecuencia.sv
    Info (12023): Found entity 1: divisor_frecuencia File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/divisor_frecuencia.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_winner.sv
    Info (12023): Found entity 1: check_winner File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/check_winner.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binarytobcd.sv
    Info (12023): Found entity 1: BinaryToBCD File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcdfpga.sv
    Info (12023): Found entity 1: bcdFPGA File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/bcdFPGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conversion.sv
    Info (12023): Found entity 1: Conversion File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Conversion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topcontador.sv
    Info (12023): Found entity 1: TopContador File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.sv
    Info (12023): Found entity 1: DisplayController File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: Counter File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file debounce.sv
    Info (12023): Found entity 1: Debounce File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Debounce.sv Line: 1
    Info (12023): Found entity 2: clock_enable File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Debounce.sv Line: 22
    Info (12023): Found entity 3: my_dff_en File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Debounce.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tb_fsm.sv
    Info (12023): Found entity 1: tb_fsm File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tb_fsm.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at tictactoe.sv(141): created implicit net for "next_state" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 141
Warning (10236): Verilog HDL Implicit Net warning at tictactoe.sv(143): created implicit net for "finished" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 143
Warning (10236): Verilog HDL Implicit Net warning at tictactoe.sv(144): created implicit net for "count" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 144
Warning (10236): Verilog HDL Implicit Net warning at tictactoe.sv(148): created implicit net for "bin" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at Conversion.sv(21): created implicit net for "bin" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Conversion.sv Line: 21
Warning (10236): Verilog HDL Implicit Net warning at DisplayController.sv(11): created implicit net for "binary" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv Line: 11
Info (12127): Elaborating entity "tictactoe" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "divisor_frecuencia" for hierarchy "divisor_frecuencia:div_frec" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 44
Warning (10230): Verilog HDL assignment warning at divisor_frecuencia.sv(12): truncated value with size 32 to match size of target (26) File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/divisor_frecuencia.sv Line: 12
Info (12128): Elaborating entity "random_func" for hierarchy "random_func:random_x" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 51
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:fsm_co" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 75
Info (12128): Elaborating entity "turno" for hierarchy "turno:control_turno" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 82
Info (12128): Elaborating entity "player_movement_attack" for hierarchy "player_movement_attack:player_mov_atk" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 101
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "tictactoe_board" for hierarchy "tictactoe_board:board_module" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 114
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Warning (12125): Using design file contador.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: contador File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/contador.sv Line: 1
Info (12128): Elaborating entity "contador" for hierarchy "contador:cont" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 123
Info (12128): Elaborating entity "check_winner" for hierarchy "check_winner:winner_module" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 131
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Info (12128): Elaborating entity "TopContador" for hierarchy "TopContador:counter_inst" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 145
Warning (10230): Verilog HDL assignment warning at TopContador.sv(38): truncated value with size 32 to match size of target (4) File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv Line: 38
Warning (10230): Verilog HDL assignment warning at TopContador.sv(48): truncated value with size 32 to match size of target (4) File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv Line: 48
Warning (10230): Verilog HDL assignment warning at TopContador.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv Line: 53
Info (12128): Elaborating entity "Counter" for hierarchy "TopContador:counter_inst|Counter:counter_chain[0].u" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27) File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv Line: 18
Info (12128): Elaborating entity "DisplayController" for hierarchy "DisplayController:display_inst" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 151
Info (12128): Elaborating entity "BinaryToBCD" for hierarchy "DisplayController:display_inst|BinaryToBCD:bcdConv" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv Line: 14
Warning (10230): Verilog HDL assignment warning at BinaryToBCD.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv Line: 14
Info (12128): Elaborating entity "bcdFPGA" for hierarchy "DisplayController:display_inst|bcdFPGA:disp1" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv Line: 20
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 159
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 170
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:vgaVideoGen" File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 184
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "r[0]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[1]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[2]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[3]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[4]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[5]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[6]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "r[7]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[0]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[1]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[2]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[3]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[4]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[5]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[6]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "g[7]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 13
    Warning (13410): Pin "seg1[0]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg1[1]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg1[2]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg1[3]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg1[4]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg1[5]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg1[6]" is stuck at VCC File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 19
    Warning (13410): Pin "seg2[0]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
    Warning (13410): Pin "seg2[1]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
    Warning (13410): Pin "seg2[2]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
    Warning (13410): Pin "seg2[3]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
    Warning (13410): Pin "seg2[4]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
    Warning (13410): Pin "seg2[5]" is stuck at GND File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
    Warning (13410): Pin "seg2[6]" is stuck at VCC File: C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/tictactoe.sv Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/output_files/TicTacToe.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 225 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Tue Oct  1 10:56:40 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Dell/Desktop/gvega_digital_design_lab_2024/Laboratorio3/Logica/output_files/TicTacToe.map.smsg.


