Starting MUX 4:1 Test
Time	sel	in0	in1	in2	in3	out
10000	00	aa	bb	cc	dd	aa
20000	01	aa	bb	cc	dd	bb
30000	10	aa	bb	cc	dd	cc
40000	11	aa	bb	cc	dd	dd
60000	00	11	22	33	44	11
70000	01	11	22	33	44	22
80000	10	11	22	33	44	33
90000	11	11	22	33	44	44
Test Complete
- tb_mux4to1.sv:60: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 90ns; walltime 0.002 s; speed 25.432 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 153 MB
