From 73e03525676cce10a1b53cc352011dee633104c0 Mon Sep 17 00:00:00 2001
From: Junxiao Chang <junxiao.chang@intel.com>
Date: Thu, 6 Jul 2023 15:04:19 +0800
Subject: [PATCH 0090/2351] Revert "drm/i915/mtl: Fix Wa_14015855405
 implementation"

This reverts commit 63fbb1bc77791be5f242791636118cb331855bde.
---
 drivers/gpu/drm/i915/display/intel_dmc.c | 35 ++++--------------------
 drivers/gpu/drm/i915/i915_reg.h          | 10 ++-----
 2 files changed, 8 insertions(+), 37 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_dmc.c b/drivers/gpu/drm/i915/display/intel_dmc.c
index 6b889237410f7..71182a67b4a91 100644
--- a/drivers/gpu/drm/i915/display/intel_dmc.c
+++ b/drivers/gpu/drm/i915/display/intel_dmc.c
@@ -393,12 +393,15 @@ static void disable_all_event_handlers(struct drm_i915_private *i915)
 	}
 }
 
-static void adlp_pipedmc_clock_gating_wa(struct drm_i915_private *i915, bool enable)
+static void pipedmc_clock_gating_wa(struct drm_i915_private *i915, bool enable)
 {
 	enum pipe pipe;
 
+	if (DISPLAY_VER(i915) < 13)
+		return;
+
 	/*
-	 * Wa_16015201720:adl-p,dg2
+	 * Wa_16015201720:adl-p,dg2, mtl
 	 * The WA requires clock gating to be disabled all the time
 	 * for pipe A and B.
 	 * For pipe C and D clock gating needs to be disabled only
@@ -414,34 +417,6 @@ static void adlp_pipedmc_clock_gating_wa(struct drm_i915_private *i915, bool ena
 				     PIPEDMC_GATING_DIS, 0);
 }
 
-static void mtl_pipedmc_clock_gating_wa(struct drm_i915_private *i915, bool enable)
-{
-	/*
-	 * Wa_14015855405
-	 * The WA requires clock gating to be disabled all the time
-	 * for pipe A and B.
-	 * For pipe C and D clock gating needs to be disabled only
-	 * during initializing the firmware.
-	 * TODO/FIXME: WA deviates wrt. enable/disable for Pipes C, D. Needs recheck.
-	 * For now carry-forward the implementation for dg2.
-	 */
-	if (enable)
-		intel_de_rmw(i915, GEN9_CLKGATE_DIS_0, 0,
-			     MTL_PIPEDMC_GATING_DIS_A | MTL_PIPEDMC_GATING_DIS_B |
-			     MTL_PIPEDMC_GATING_DIS_C | MTL_PIPEDMC_GATING_DIS_D);
-	else
-		intel_de_rmw(i915, GEN9_CLKGATE_DIS_0,
-			     MTL_PIPEDMC_GATING_DIS_C | MTL_PIPEDMC_GATING_DIS_D, 0);
-}
-
-static void pipedmc_clock_gating_wa(struct drm_i915_private *i915, bool enable)
-{
-	if (DISPLAY_VER(i915) >= 14)
-		return mtl_pipedmc_clock_gating_wa(i915, enable);
-	else if (DISPLAY_VER(i915) == 13)
-		return adlp_pipedmc_clock_gating_wa(i915, enable);
-}
-
 void intel_dmc_enable_pipe(struct drm_i915_private *i915, enum pipe pipe)
 {
 	enum intel_dmc_id dmc_id = PIPE_TO_DMC_ID(pipe);
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index 4fb75bd7ad99a..ff2cc5e2cc7a9 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -1791,13 +1791,9 @@
  * GEN9 clock gating regs
  */
 #define GEN9_CLKGATE_DIS_0		_MMIO(0x46530)
-#define   DARBF_GATING_DIS		REG_BIT(27)
-#define   MTL_PIPEDMC_GATING_DIS_A	REG_BIT(15)
-#define   MTL_PIPEDMC_GATING_DIS_B	REG_BIT(14)
-#define   PWM2_GATING_DIS		REG_BIT(14)
-#define   MTL_PIPEDMC_GATING_DIS_C	REG_BIT(13)
-#define   PWM1_GATING_DIS		REG_BIT(13)
-#define   MTL_PIPEDMC_GATING_DIS_D	REG_BIT(12)
+#define   DARBF_GATING_DIS		(1 << 27)
+#define   PWM2_GATING_DIS		(1 << 14)
+#define   PWM1_GATING_DIS		(1 << 13)
 
 #define GEN9_CLKGATE_DIS_3		_MMIO(0x46538)
 #define   TGL_VRH_GATING_DIS		REG_BIT(31)
-- 
2.25.1

