<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/impl/synthesize/rev_1/04_ov5640_vga.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\04_ov5640_vga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\src\04_ov5640_vga.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18EQ144PC8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 24 14:46:05 2019
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation.                      All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3800</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3841</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>41</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>30</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>8</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000
<td>0.000</td>
<td>7.692</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000
<td>0.000</td>
<td>7.692</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.769</td>
<td>32.500
<td>0.000</td>
<td>15.385</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>46.154</td>
<td>21.667
<td>0.000</td>
<td>23.077</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td></td>
<td>sys_clk</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>290.906(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>101.285(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>136.525(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_65M/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_65M/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_65M/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_65M/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.629</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[0]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.629</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[1]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.629</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[2]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[3]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[7]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[8]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[4]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[6]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[5]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.519</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[9]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.408</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.519</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[10]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.408</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[3]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[4]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[7]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[5]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[8]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[6]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.303</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[0]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.192</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.303</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[1]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.192</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.303</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[2]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.192</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.297</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[9]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.186</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.297</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[10]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.186</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.556</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wbin_Z[7]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[7]/D</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>1.445</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.148</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[1]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[1]_Z/D</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>1.037</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.981</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[0]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[0]_Z/D</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>0.871</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.337</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[2]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.337</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[0]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[0]/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.337</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[4]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[4]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.337</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[5]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[5]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.337</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[6]/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[6]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.326</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[3]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[3]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.326</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[1]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.697</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]/Q</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[7]_Z/D</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-1.538</td>
<td>-2.916</td>
<td>1.092</td>
</tr>
<tr>
<td>9</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>10</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>11</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>12</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>13</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>14</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>15</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>16</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>17</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>18</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>19</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>20</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>21</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>22</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>23</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>24</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>25</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.629</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[0]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.629</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[1]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.629</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[2]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[3]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[7]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[8]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[4]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[6]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.580</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[5]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.519</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[9]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.408</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.519</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_v_Z[10]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.408</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[3]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[4]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[7]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[5]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[8]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.325</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[6]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.214</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.303</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[0]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.192</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.303</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[1]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.192</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.303</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[2]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.192</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.297</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[9]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.186</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.297</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>u_vga_driver/cnt_h_Z[10]/CLEAR</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.538</td>
<td>3.214</td>
<td>2.186</td>
</tr>
<tr>
<td>23</td>
<td>1.418</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.307</td>
<td>2.724</td>
</tr>
<tr>
<td>24</td>
<td>1.418</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.307</td>
<td>2.724</td>
</tr>
<tr>
<td>25</td>
<td>1.418</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.000</td>
<td>0.307</td>
<td>2.724</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>2</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>3</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>4</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>5</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>6</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>7</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>8</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>9</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>10</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>11</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>12</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>13</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>14</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>15</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>16</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>17</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>18</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>19</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>20</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>21</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>22</td>
<td>0.124</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>23</td>
<td>0.167</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>24</td>
<td>0.167</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
<tr>
<td>25</td>
<td>0.167</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>sys_clk:[R]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.868</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>2</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>3</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq2_wptr_Z[7]_Z</td>
</tr>
<tr>
<td>4</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]</td>
</tr>
<tr>
<td>5</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z</td>
</tr>
<tr>
<td>6</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z</td>
</tr>
<tr>
<td>7</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>rgb2hsv_top1/s_dividend_Z[3]</td>
</tr>
<tr>
<td>8</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[13]</td>
</tr>
<tr>
<td>9</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[14]</td>
</tr>
<tr>
<td>10</td>
<td>6.690</td>
<td>7.690</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
<td>rgb2hsv_top1/s_dividend_Z[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.408</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[0]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[0]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.732%; route: 1.915, 76.056%; tC2Q: 0.232, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.408</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[1]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[1]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.732%; route: 1.915, 76.056%; tC2Q: 0.232, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.408</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[2]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[2]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.732%; route: 1.915, 76.056%; tC2Q: 0.232, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[3]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[3]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_vga_driver/cnt_v_Z[7]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[7]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_vga_driver/cnt_v_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td>u_vga_driver/cnt_v_Z[8]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[8]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[2][B]</td>
<td>u_vga_driver/cnt_v_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[4]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[4]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[6]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[6]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[5]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[5]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.298</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[9]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[9]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.408%; route: 1.805, 74.957%; tC2Q: 0.232, 9.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.298</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[10]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[10]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.408%; route: 1.805, 74.957%; tC2Q: 0.232, 9.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_vga_driver/cnt_h_Z[3]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[3]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_vga_driver/cnt_h_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_vga_driver/cnt_h_Z[4]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[4]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_vga_driver/cnt_h_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_vga_driver/cnt_h_Z[7]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[7]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_vga_driver/cnt_h_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_vga_driver/cnt_h_Z[5]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[5]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_vga_driver/cnt_h_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>u_vga_driver/cnt_h_Z[8]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[8]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>u_vga_driver/cnt_h_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_vga_driver/cnt_h_Z[6]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[6]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_vga_driver/cnt_h_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.082</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>u_vga_driver/cnt_h_Z[0]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[0]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>u_vga_driver/cnt_h_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.924%; route: 1.589, 72.493%; tC2Q: 0.232, 10.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.082</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>u_vga_driver/cnt_h_Z[1]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[1]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>u_vga_driver/cnt_h_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.924%; route: 1.589, 72.493%; tC2Q: 0.232, 10.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.082</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>u_vga_driver/cnt_h_Z[2]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[2]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>u_vga_driver/cnt_h_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.924%; route: 1.589, 72.493%; tC2Q: 0.232, 10.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.076</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u_vga_driver/cnt_h_Z[9]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[9]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u_vga_driver/cnt_h_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.968%; route: 1.583, 72.421%; tC2Q: 0.232, 10.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.076</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>u_vga_driver/cnt_h_Z[10]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[10]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>u_vga_driver/cnt_h_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.968%; route: 1.583, 72.421%; tC2Q: 0.232, 10.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wbin_Z[7]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wbin_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C37[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wbin_Z[7]_Z/Q</td>
</tr>
<tr>
<td>65.335</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[7]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[7]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 83.945%; tC2Q: 0.232, 16.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[1]_Z/Q</td>
</tr>
<tr>
<td>64.926</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[1]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[1]_Z</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 77.620%; tC2Q: 0.232, 22.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>64.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C37[2][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wptr_Z[0]_Z/Q</td>
</tr>
<tr>
<td>64.760</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[0]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[0]_Z</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq1_wptr_Z[0]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.639, 73.351%; tC2Q: 0.232, 26.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[2]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z/Q</td>
</tr>
<tr>
<td>62.665</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[2]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[2]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[2]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[2]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[0]_Z/Q</td>
</tr>
<tr>
<td>62.665</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[0]</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[4]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[4]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[4]_Z/Q</td>
</tr>
<tr>
<td>62.665</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[4]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[4]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[4]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[4]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[5]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[5]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[5]_Z/Q</td>
</tr>
<tr>
<td>62.665</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[5]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[5]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[5]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[6]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[6]/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[6]/Q</td>
</tr>
<tr>
<td>62.665</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[6]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[6]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[6]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[3]_Z/Q</td>
</tr>
<tr>
<td>62.676</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[3]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>62.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z/Q</td>
</tr>
<tr>
<td>62.676</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[1]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[1]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>64.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[7]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]/CLK</td>
</tr>
<tr>
<td>62.416</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C36[1][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]/Q</td>
</tr>
<tr>
<td>63.306</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[7]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[7]_Z/CLK</td>
</tr>
<tr>
<td>63.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[7]_Z</td>
</tr>
<tr>
<td>64.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.wq1_rptr_Z[7]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.916</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.890, 81.495%; tC2Q: 0.202, 18.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR5[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR3[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR3[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR3[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL13[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL13[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR9[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.408</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[0]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[0]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.732%; route: 1.915, 76.056%; tC2Q: 0.232, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.408</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[1]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[1]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.732%; route: 1.915, 76.056%; tC2Q: 0.232, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.408</td>
<td>1.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[2]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[2]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.732%; route: 1.915, 76.056%; tC2Q: 0.232, 9.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[3]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[3]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][A]</td>
<td>u_vga_driver/cnt_v_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_vga_driver/cnt_v_Z[7]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[7]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[2][A]</td>
<td>u_vga_driver/cnt_v_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[2][B]</td>
<td>u_vga_driver/cnt_v_Z[8]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[8]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[2][B]</td>
<td>u_vga_driver/cnt_v_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[4]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[4]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[0][B]</td>
<td>u_vga_driver/cnt_v_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[6]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[6]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.359</td>
<td>1.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[5]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[5]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.027%; route: 1.866, 75.575%; tC2Q: 0.232, 9.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.298</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[9]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[9]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[1][A]</td>
<td>u_vga_driver/cnt_v_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.408%; route: 1.805, 74.957%; tC2Q: 0.232, 9.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_v_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.298</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_v_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[10]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_v_Z[10]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[1][B]</td>
<td>u_vga_driver/cnt_v_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 15.408%; route: 1.805, 74.957%; tC2Q: 0.232, 9.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_vga_driver/cnt_h_Z[3]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[3]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_vga_driver/cnt_h_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_vga_driver/cnt_h_Z[4]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[4]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_vga_driver/cnt_h_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_vga_driver/cnt_h_Z[7]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[7]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>u_vga_driver/cnt_h_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_vga_driver/cnt_h_Z[5]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[5]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_vga_driver/cnt_h_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>u_vga_driver/cnt_h_Z[8]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[8]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>u_vga_driver/cnt_h_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.104</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_vga_driver/cnt_h_Z[6]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[6]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_vga_driver/cnt_h_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.756%; route: 1.611, 72.766%; tC2Q: 0.232, 10.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.082</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>u_vga_driver/cnt_h_Z[0]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[0]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>u_vga_driver/cnt_h_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.924%; route: 1.589, 72.493%; tC2Q: 0.232, 10.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.082</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>u_vga_driver/cnt_h_Z[1]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[1]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>u_vga_driver/cnt_h_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.924%; route: 1.589, 72.493%; tC2Q: 0.232, 10.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.082</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>u_vga_driver/cnt_h_Z[2]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[2]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>u_vga_driver/cnt_h_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.924%; route: 1.589, 72.493%; tC2Q: 0.232, 10.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.076</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u_vga_driver/cnt_h_Z[9]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[9]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>u_vga_driver/cnt_h_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.968%; route: 1.583, 72.421%; tC2Q: 0.232, 10.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>66.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_driver/cnt_h_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>63.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>64.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>64.588</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][A]</td>
<td>psram_fifo/un1_rst_n_1_i/I1</td>
</tr>
<tr>
<td>64.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>56</td>
<td>R25C36[3][A]</td>
<td style=" background: #97FFFF;">psram_fifo/un1_rst_n_1_i/F</td>
</tr>
<tr>
<td>66.076</td>
<td>1.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>61.538</td>
<td>61.538</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>61.538</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>62.214</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>363</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>62.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>u_vga_driver/cnt_h_Z[10]/CLK</td>
</tr>
<tr>
<td>61.814</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_driver/cnt_h_Z[10]</td>
</tr>
<tr>
<td>61.779</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>u_vga_driver/cnt_h_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.968%; route: 1.583, 72.421%; tC2Q: 0.232, 10.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C22[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>3.519</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.670</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.527</td>
<td>2.527</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[1]</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>UNPLACED</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>UNPLACED</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>7.313</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>7.162</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.372%; route: 1.937, 71.112%; tC2Q: 0.232, 8.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C22[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>3.519</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.670</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.527</td>
<td>2.527</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[1]</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>UNPLACED</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>UNPLACED</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/FCLK</td>
</tr>
<tr>
<td>7.313</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td>7.162</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.372%; route: 1.937, 71.112%; tC2Q: 0.232, 8.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.162</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>3.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C22[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>3.519</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>4.074</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>5.744</td>
<td>1.670</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>7.527</td>
<td>2.527</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[1]</td>
<td>psram_fifo/Gowin_PLL_160M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>UNPLACED</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>7.713</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>UNPLACED</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>7.313</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td>7.162</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 20.372%; route: 1.937, 71.112%; tC2Q: 0.232, 8.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 100.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR8[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR5[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genblk1.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR3[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR3[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR3[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL13[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL13[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR9[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR9[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR12[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR12[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOR4[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR4[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR4[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL8[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL8[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>4.144</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>4.101</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>4.101</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/dll_rst/Q</td>
</tr>
<tr>
<td>2.725</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/I0</td>
</tr>
<tr>
<td>3.109</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>402</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOR5[B]</td>
<td style=" font-weight:bold;">psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>812</td>
<td>LEFTSIDE[0]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>4.101</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR5[B]</td>
<td>psram_fifo/PSRAM_Memory_Interface_Top/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.562%; route: 1.283, 68.676%; tC2Q: 0.201, 10.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram_fifo/u_rdfifo/fifo_inst/mem_mem_0_0/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq2_wptr_Z[7]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq2_wptr_Z[7]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rq2_wptr_Z[7]_Z/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram_fifo/u_rdfifo/fifo_inst/rbin_num_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[1]_Z/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>psram_fifo/u_rdfifo/fifo_inst/Small.rptr_Z[2]_Z/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb2hsv_top1/s_dividend_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>rgb2hsv_top1/s_dividend_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>rgb2hsv_top1/s_dividend_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[14]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[14]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>rgb2hsv_top1/Divider_Top_h/u_fra_div/divider_copy_Z[14]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.690</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rgb2hsv_top1/s_dividend_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>8.370</td>
<td>0.677</td>
<td>tCL</td>
<td>FF</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>rgb2hsv_top1/s_dividend_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>16.060</td>
<td>0.675</td>
<td>tCL</td>
<td>RR</td>
<td>Gowin_PLL_65M/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.060</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>rgb2hsv_top1/s_dividend_Z[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>812</td>
<td>clk_use_psram</td>
<td>-4.629</td>
<td>1.228</td>
</tr>
<tr>
<td>402</td>
<td>ddr_rsti</td>
<td>1.418</td>
<td>2.078</td>
</tr>
<tr>
<td>363</td>
<td>GM7123_sync_clk_c</td>
<td>2.668</td>
<td>1.223</td>
</tr>
<tr>
<td>94</td>
<td>i2c_dri_clk</td>
<td>14.540</td>
<td>2.065</td>
</tr>
<tr>
<td>89</td>
<td>Fullz</td>
<td>15.913</td>
<td>0.932</td>
</tr>
<tr>
<td>75</td>
<td>rd_data_valid_d0</td>
<td>16.295</td>
<td>1.820</td>
</tr>
<tr>
<td>69</td>
<td>psram_init_calib</td>
<td>-4.629</td>
<td>1.363</td>
</tr>
<tr>
<td>67</td>
<td>data_mask_d_rst</td>
<td>14.112</td>
<td>2.529</td>
</tr>
<tr>
<td>66</td>
<td>un1_sign_flag17_1_i</td>
<td>9.616</td>
<td>2.093</td>
</tr>
<tr>
<td>64</td>
<td>sign_flag17_NE</td>
<td>7.171</td>
<td>1.182</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C36</td>
<td>0.792</td>
</tr>
<tr>
<td>R18C36</td>
<td>0.750</td>
</tr>
<tr>
<td>R18C35</td>
<td>0.681</td>
</tr>
<tr>
<td>R36C39</td>
<td>0.667</td>
</tr>
<tr>
<td>R17C36</td>
<td>0.653</td>
</tr>
<tr>
<td>R26C38</td>
<td>0.639</td>
</tr>
<tr>
<td>R30C17</td>
<td>0.625</td>
</tr>
<tr>
<td>R36C38</td>
<td>0.611</td>
</tr>
<tr>
<td>R18C18</td>
<td>0.611</td>
</tr>
<tr>
<td>R31C23</td>
<td>0.597</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
