--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml host.twx host.ncd -o host.twr host.pcf -ucf baseboard.ucf
-ucf mercury.ucf

Design file:              host.ncd
Physical constraint file: host.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1511 paths analyzed, 480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.966ns.
--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_hi_5 (SLICE_X29Y34.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockgen/q_11_1 (FF)
  Destination:          cnt_hsync/capture_hi_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.581 - 0.654)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clockgen/q_11_1 to cnt_hsync/capture_hi_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.XQ      Tcko                  0.591   clockgen/q_11_1
                                                       clockgen/q_11_1
    SLICE_X26Y25.F3      net (fanout=18)       1.745   clockgen/q_11_1
    SLICE_X26Y25.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y34.CE      net (fanout=8)        2.571   cnt_hsync/capture_hi_and0000
    SLICE_X29Y34.CLK     Tceck                 0.311   cnt_hsync/capture_hi<5>
                                                       cnt_hsync/capture_hi_5
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.594ns logic, 4.316ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_hsync/previous_input (FF)
  Destination:          cnt_hsync/capture_hi_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.036 - 0.013)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_hsync/previous_input to cnt_hsync/capture_hi_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.YQ      Tcko                  0.676   cnt_hsync/previous_input
                                                       cnt_hsync/previous_input
    SLICE_X26Y25.F1      net (fanout=36)       1.793   cnt_hsync/previous_input
    SLICE_X26Y25.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y34.CE      net (fanout=8)        2.571   cnt_hsync/capture_hi_and0000
    SLICE_X29Y34.CLK     Tceck                 0.311   cnt_hsync/capture_hi<5>
                                                       cnt_hsync/capture_hi_5
    -------------------------------------------------  ---------------------------
    Total                                      6.043ns (1.679ns logic, 4.364ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_hi_4 (SLICE_X29Y34.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockgen/q_11_1 (FF)
  Destination:          cnt_hsync/capture_hi_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.581 - 0.654)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clockgen/q_11_1 to cnt_hsync/capture_hi_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.XQ      Tcko                  0.591   clockgen/q_11_1
                                                       clockgen/q_11_1
    SLICE_X26Y25.F3      net (fanout=18)       1.745   clockgen/q_11_1
    SLICE_X26Y25.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y34.CE      net (fanout=8)        2.571   cnt_hsync/capture_hi_and0000
    SLICE_X29Y34.CLK     Tceck                 0.311   cnt_hsync/capture_hi<5>
                                                       cnt_hsync/capture_hi_4
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.594ns logic, 4.316ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_hsync/previous_input (FF)
  Destination:          cnt_hsync/capture_hi_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.036 - 0.013)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_hsync/previous_input to cnt_hsync/capture_hi_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.YQ      Tcko                  0.676   cnt_hsync/previous_input
                                                       cnt_hsync/previous_input
    SLICE_X26Y25.F1      net (fanout=36)       1.793   cnt_hsync/previous_input
    SLICE_X26Y25.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X29Y34.CE      net (fanout=8)        2.571   cnt_hsync/capture_hi_and0000
    SLICE_X29Y34.CLK     Tceck                 0.311   cnt_hsync/capture_hi<5>
                                                       cnt_hsync/capture_hi_4
    -------------------------------------------------  ---------------------------
    Total                                      6.043ns (1.679ns logic, 4.364ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_hi_3 (SLICE_X28Y31.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clockgen/q_11_1 (FF)
  Destination:          cnt_hsync/capture_hi_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.644 - 0.654)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clockgen/q_11_1 to cnt_hsync/capture_hi_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y52.XQ      Tcko                  0.591   clockgen/q_11_1
                                                       clockgen/q_11_1
    SLICE_X26Y25.F3      net (fanout=18)       1.745   clockgen/q_11_1
    SLICE_X26Y25.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X28Y31.CE      net (fanout=8)        1.953   cnt_hsync/capture_hi_and0000
    SLICE_X28Y31.CLK     Tceck                 0.311   cnt_hsync/capture_hi<3>
                                                       cnt_hsync/capture_hi_3
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (1.594ns logic, 3.698ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_hsync/previous_input (FF)
  Destination:          cnt_hsync/capture_hi_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.644 - 0.655)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_hsync/previous_input to cnt_hsync/capture_hi_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y43.YQ      Tcko                  0.676   cnt_hsync/previous_input
                                                       cnt_hsync/previous_input
    SLICE_X26Y25.F1      net (fanout=36)       1.793   cnt_hsync/previous_input
    SLICE_X26Y25.X       Tilo                  0.692   cnt_hsync/capture_hi_and0000
                                                       cnt_hsync/capture_hi_and00001
    SLICE_X28Y31.CE      net (fanout=8)        1.953   cnt_hsync/capture_hi_and0000
    SLICE_X28Y31.CLK     Tceck                 0.311   cnt_hsync/capture_hi<3>
                                                       cnt_hsync/capture_hi_3
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (1.679ns logic, 3.746ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_lo_1 (SLICE_X21Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_lo_1 (FF)
  Destination:          cnt_vsync/capture_lo_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_lo_1 to cnt_vsync/capture_lo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.YQ      Tcko                  0.464   cnt_vsync/cnt_lo<0>
                                                       cnt_vsync/cnt_lo_1
    SLICE_X21Y24.BX      net (fanout=2)        0.382   cnt_vsync/cnt_lo<1>
    SLICE_X21Y24.CLK     Tckdi       (-Th)    -0.089   cnt_vsync/capture_lo<1>
                                                       cnt_vsync/capture_lo_1
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.553ns logic, 0.382ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point cnt_vsync/capture_lo_7 (SLICE_X22Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_vsync/cnt_lo_7 (FF)
  Destination:          cnt_vsync/capture_lo_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.336 - 0.279)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_vsync/cnt_lo_7 to cnt_vsync/capture_lo_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.YQ      Tcko                  0.464   cnt_vsync/cnt_lo<6>
                                                       cnt_vsync/cnt_lo_7
    SLICE_X22Y29.BX      net (fanout=2)        0.382   cnt_vsync/cnt_lo<7>
    SLICE_X22Y29.CLK     Tckdi       (-Th)    -0.138   cnt_vsync/capture_lo<7>
                                                       cnt_vsync/capture_lo_7
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.602ns logic, 0.382ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point cnt_hsync/capture_lo_5 (SLICE_X26Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_hsync/cnt_lo_5 (FF)
  Destination:          cnt_hsync/capture_lo_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.231 - 0.203)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_hsync/cnt_lo_5 to cnt_hsync/capture_lo_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y47.YQ      Tcko                  0.464   cnt_hsync/cnt_lo<4>
                                                       cnt_hsync/cnt_lo_5
    SLICE_X26Y47.BX      net (fanout=2)        0.382   cnt_hsync/cnt_lo<5>
    SLICE_X26Y47.CLK     Tckdi       (-Th)    -0.138   cnt_hsync/capture_lo<5>
                                                       cnt_hsync/capture_lo_5
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.602ns logic, 0.382ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.796ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: clockgen/q<12>/SR
  Logical resource: clockgen/q_12/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 16.796ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: clockgen/q<12>/SR
  Logical resource: clockgen/q_12/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------
Slack: 16.796ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: clockgen/q<12>/SR
  Logical resource: clockgen/q_11/SR
  Location pin: SLICE_X12Y53.SR
  Clock network: USR_BTN_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.020|    5.983|         |    4.468|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1511 paths, 0 nets, and 391 connections

Design statistics:
   Minimum period:  11.966ns{1}   (Maximum frequency:  83.570MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 06 12:17:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



