###############################################################
#  Generated by:      Cadence Encounter 09.13-s229_1
#  OS:                Linux x86_64(Host ID vlsi23)
#  Generated on:      Tue Apr 26 15:33:10 2016
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin alu/approx_mul/\out_mul_reg[22] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[22] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.187
+ Phase Shift                   5.000
= Required Time                 4.813
- Arrival Time                  4.852
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |   -0.039 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.468 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.578 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.673 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.780 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.843 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    0.991 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.074 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.243 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.295 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.438 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.577 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.852 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    1.935 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.865 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.014 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.288 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0         | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.373 |    3.334 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0         | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.465 |    3.426 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0         | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.527 |    3.488 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0         | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.629 |    3.590 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0         | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.702 |    3.663 | 
     | alu/approx_mul/mul_232_18/g3466                | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.868 |    3.829 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.959 |    3.920 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.088 |    4.049 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.157 |    4.117 | 
     | alu/approx_mul/mul_232_18/FE_RC_1067_0         | A v -> ZN ^  | INV_X4   | 0.063 | 0.092 |   4.249 |    4.209 | 
     | alu/approx_mul/mul_232_18/FE_RC_1548_0         | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.052 |   4.300 |    4.261 | 
     | alu/approx_mul/mul_232_18/FE_RC_1546_0         | A v -> ZN ^  | OAI21_X4 | 0.160 | 0.164 |   4.465 |    4.426 | 
     | alu/approx_mul/mul_232_18/FE_RC_1605_0         | A1 ^ -> ZN v | NAND2_X4 | 0.048 | 0.073 |   4.538 |    4.499 | 
     | alu/approx_mul/mul_232_18/FE_RC_1604_0         | A1 v -> ZN ^ | NAND2_X4 | 0.052 | 0.078 |   4.616 |    4.577 | 
     | alu/approx_mul/mul_232_18/g3404                | A ^ -> ZN ^  | XNOR2_X1 | 0.173 | 0.236 |   4.852 |    4.813 | 
     | alu/approx_mul/\out_mul_reg[22]                | D ^          | DFF_X1   | 0.173 | 0.000 |   4.852 |    4.813 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |    0.039 | 
     | alu/approx_mul/\out_mul_reg[22] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |    0.039 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin alu/approx_mul/\out_mul_reg[25] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[25] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                   5.000
= Required Time                 4.841
- Arrival Time                  4.879
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |   -0.037 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.470 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.580 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.675 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.782 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.845 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    0.993 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.076 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.245 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.297 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.440 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.579 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.854 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    1.937 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.867 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.016 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.290 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0         | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.373 |    3.336 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0         | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.465 |    3.428 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0         | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.527 |    3.490 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0         | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.629 |    3.592 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0         | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.702 |    3.665 | 
     | alu/approx_mul/mul_232_18/g3466                | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.868 |    3.831 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.959 |    3.922 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.088 |    4.051 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.157 |    4.119 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0         | A1 v -> ZN ^ | NAND2_X4 | 0.067 | 0.086 |   4.243 |    4.205 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0         | A1 ^ -> ZN v | NAND2_X4 | 0.046 | 0.088 |   4.331 |    4.294 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0         | A1 v -> ZN ^ | NAND2_X4 | 0.140 | 0.170 |   4.501 |    4.464 | 
     | alu/approx_mul/mul_232_18/FE_RC_1090_0         | A1 ^ -> ZN v | NAND2_X2 | 0.046 | 0.074 |   4.575 |    4.538 | 
     | alu/approx_mul/mul_232_18/g3405                | A1 v -> ZN ^ | NAND2_X2 | 0.077 | 0.103 |   4.678 |    4.641 | 
     | alu/approx_mul/mul_232_18/g3400                | A ^ -> ZN ^  | XNOR2_X2 | 0.106 | 0.201 |   4.879 |    4.841 | 
     | alu/approx_mul/\out_mul_reg[25]                | D ^          | DFF_X1   | 0.106 | 0.000 |   4.879 |    4.841 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |    0.037 | 
     | alu/approx_mul/\out_mul_reg[25] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |    0.037 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin alu/approx_mul/\out_mul_reg[30] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[30] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   5.000
= Required Time                 4.797
- Arrival Time                  4.834
= Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |   -0.036 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.471 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.581 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.676 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.783 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.846 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    0.994 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.077 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.246 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.298 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.441 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.580 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.855 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    1.938 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.868 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.017 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.291 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0          | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.389 |    3.353 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0          | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.507 |    3.471 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0          | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.576 |    3.539 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0          | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.691 |    3.655 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0         | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.789 |    3.753 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.899 |    3.863 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.984 |    3.948 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.126 |    4.090 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0         | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.194 |    4.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0         | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.353 |    4.316 | 
     | alu/approx_mul/mul_232_18/FE_RC_5785_0         | A1 ^ -> ZN v | NAND3_X4 | 0.064 | 0.121 |   4.473 |    4.437 | 
     | alu/approx_mul/mul_232_18/FE_RC_1584_0         | A1 v -> ZN ^ | NAND2_X4 | 0.109 | 0.148 |   4.621 |    4.584 | 
     | alu/approx_mul/mul_232_18/FE_RC_1608_0         | A2 ^ -> ZN v | NAND2_X2 | 0.029 | 0.076 |   4.696 |    4.660 | 
     | alu/approx_mul/mul_232_18/FE_RC_1607_0         | A1 v -> ZN ^ | NAND3_X2 | 0.085 | 0.089 |   4.785 |    4.749 | 
     | alu/approx_mul/mul_232_18/g3390                | A ^ -> ZN v  | INV_X2   | 0.026 | 0.049 |   4.834 |    4.797 | 
     | alu/approx_mul/\out_mul_reg[30]                | D v          | DFF_X2   | 0.026 | 0.000 |   4.834 |    4.797 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |    0.036 | 
     | alu/approx_mul/\out_mul_reg[30] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |    0.036 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin alu/approx_mul/\out_mul_reg[21] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[21] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.218
+ Phase Shift                   5.000
= Required Time                 4.782
- Arrival Time                  4.788
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |   -0.005 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.502 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.612 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.707 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.814 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.877 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    1.025 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.108 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.277 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.329 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.472 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.611 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.885 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    1.968 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.899 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.048 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.322 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0         | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.373 |    3.368 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0         | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.465 |    3.459 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0         | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.527 |    3.522 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0         | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.629 |    3.624 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0         | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.702 |    3.697 | 
     | alu/approx_mul/mul_232_18/g3466                | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.868 |    3.863 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.959 |    3.954 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.088 |    4.083 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.157 |    4.151 | 
     | alu/approx_mul/mul_232_18/FE_RC_1067_0         | A v -> ZN ^  | INV_X4   | 0.063 | 0.092 |   4.249 |    4.243 | 
     | alu/approx_mul/mul_232_18/FE_RC_1548_0         | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.052 |   4.300 |    4.295 | 
     | alu/approx_mul/mul_232_18/FE_RC_1546_0         | A v -> ZN ^  | OAI21_X4 | 0.160 | 0.164 |   4.465 |    4.459 | 
     | alu/approx_mul/mul_232_18/g3411                | A1 ^ -> ZN v | NOR2_X1  | 0.058 | 0.115 |   4.580 |    4.575 | 
     | alu/approx_mul/mul_232_18/g3408                | A v -> ZN v  | XNOR2_X2 | 0.061 | 0.207 |   4.787 |    4.782 | 
     | alu/approx_mul/\out_mul_reg[21]                | D v          | DFF_X1   | 0.061 | 0.000 |   4.788 |    4.782 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |    0.005 | 
     | alu/approx_mul/\out_mul_reg[21] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[24] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[24] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.201
+ Phase Shift                   5.000
= Required Time                 4.799
- Arrival Time                  4.798
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |    0.001 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.508 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.619 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.714 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.820 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.883 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    1.031 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.114 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.283 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.335 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.478 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.618 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.892 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    1.975 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.905 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.054 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.328 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0         | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.373 |    3.374 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0         | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.465 |    3.466 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0         | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.527 |    3.528 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0         | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.629 |    3.630 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0         | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.702 |    3.703 | 
     | alu/approx_mul/mul_232_18/g3466                | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.868 |    3.869 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.959 |    3.960 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.088 |    4.089 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.157 |    4.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0         | A1 v -> ZN ^ | NAND2_X4 | 0.067 | 0.086 |   4.243 |    4.244 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0         | A1 ^ -> ZN v | NAND2_X4 | 0.046 | 0.088 |   4.331 |    4.332 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0         | A1 v -> ZN ^ | NAND2_X4 | 0.140 | 0.170 |   4.501 |    4.502 | 
     | alu/approx_mul/mul_232_18/g3407                | A ^ -> ZN ^  | XNOR2_X1 | 0.214 | 0.297 |   4.798 |    4.799 | 
     | alu/approx_mul/\out_mul_reg[24]                | D ^          | DFF_X1   | 0.214 | 0.000 |   4.798 |    4.799 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.001 | 
     | alu/approx_mul/\out_mul_reg[24] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.001 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[29] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[29] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.199
+ Phase Shift                   5.000
= Required Time                 4.801
- Arrival Time                  4.787
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | clk ^        |          | 0.000 |       |   0.000 |    0.014 | 
     | alu/approx_mul/\shift_B_reg[1]         | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.521 | 
     | alu/approx_mul/g3287                   | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.631 | 
     | alu/approx_mul/FE_RC_5083_0            | A1 ^ -> ZN v | NAND3_X2 | 0.069 | 0.118 |   0.736 |    0.750 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132    | A v -> ZN ^  | INV_X4   | 0.050 | 0.097 |   0.833 |    0.847 | 
     | alu/approx_mul/FE_OCP_RBC1689_n_132    | A ^ -> ZN v  | INV_X2   | 0.019 | 0.042 |   0.875 |    0.888 | 
     | alu/approx_mul/FE_RC_5096_0            | A1 v -> ZN ^ | NAND2_X2 | 0.071 | 0.082 |   0.956 |    0.970 | 
     | alu/approx_mul/FE_RC_5095_0            | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   1.025 |    1.038 | 
     | alu/approx_mul/FE_RC_5094_0            | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.131 |   1.155 |    1.169 | 
     | alu/approx_mul/g3135                   | A ^ -> ZN v  | INV_X16  | 0.038 | 0.076 |   1.231 |    1.245 | 
     | alu/approx_mul/mul_232_18/g4334        | A v -> ZN ^  | INV_X16  | 0.029 | 0.057 |   1.288 |    1.302 | 
     | alu/approx_mul/mul_232_18/g4329        | A ^ -> ZN v  | INV_X8   | 0.029 | 0.052 |   1.340 |    1.354 | 
     | alu/approx_mul/mul_232_18/FE_RC_1269_0 | A1 v -> ZN ^ | NAND2_X4 | 0.086 | 0.104 |   1.444 |    1.458 | 
     | alu/approx_mul/mul_232_18/FE_RC_1268_0 | A1 ^ -> ZN v | NAND2_X4 | 0.041 | 0.081 |   1.525 |    1.539 | 
     | alu/approx_mul/mul_232_18/FE_RC_1267_0 | A1 v -> ZN ^ | NAND2_X4 | 0.107 | 0.132 |   1.657 |    1.671 | 
     | alu/approx_mul/mul_232_18/FE_RC_1272_0 | A ^ -> ZN v  | INV_X4   | 0.030 | 0.053 |   1.709 |    1.723 | 
     | alu/approx_mul/mul_232_18/FE_RC_1271_0 | B1 v -> ZN ^ | OAI21_X4 | 0.196 | 0.239 |   1.948 |    1.962 | 
     | alu/approx_mul/mul_232_18/FE_RC_3929_0 | A2 ^ -> ZN ^ | OR2_X4   | 0.049 | 0.208 |   2.156 |    2.170 | 
     | alu/approx_mul/mul_232_18/FE_RC_3928_0 | A1 ^ -> ZN v | NAND2_X2 | 0.067 | 0.057 |   2.213 |    2.227 | 
     | alu/approx_mul/mul_232_18/FE_RC_3927_0 | A1 v -> ZN ^ | NAND2_X4 | 0.110 | 0.150 |   2.363 |    2.377 | 
     | alu/approx_mul/mul_232_18/FE_RC_2321_0 | A ^ -> ZN v  | INV_X4   | 0.031 | 0.053 |   2.417 |    2.431 | 
     | alu/approx_mul/mul_232_18/FE_RC_2319_0 | A2 v -> ZN ^ | NAND2_X4 | 0.060 | 0.095 |   2.512 |    2.526 | 
     | alu/approx_mul/mul_232_18/FE_RC_2318_0 | A1 ^ -> ZN v | NAND2_X4 | 0.033 | 0.054 |   2.566 |    2.580 | 
     | alu/approx_mul/mul_232_18/FE_RC_2317_0 | A1 v -> ZN ^ | NAND2_X4 | 0.112 | 0.132 |   2.697 |    2.711 | 
     | alu/approx_mul/mul_232_18/FE_RC_4434_0 | A ^ -> ZN v  | INV_X4   | 0.031 | 0.052 |   2.749 |    2.763 | 
     | alu/approx_mul/mul_232_18/FE_RC_4432_0 | A2 v -> ZN ^ | NAND2_X4 | 0.085 | 0.122 |   2.871 |    2.885 | 
     | alu/approx_mul/mul_232_18/FE_RC_4431_0 | A1 ^ -> ZN v | NAND2_X2 | 0.037 | 0.072 |   2.944 |    2.958 | 
     | alu/approx_mul/mul_232_18/FE_RC_4430_0 | A1 v -> ZN ^ | NAND2_X4 | 0.113 | 0.136 |   3.080 |    3.094 | 
     | alu/approx_mul/mul_232_18/FE_RC_1293_0 | A2 ^ -> ZN v | NAND2_X2 | 0.033 | 0.085 |   3.164 |    3.178 | 
     | alu/approx_mul/mul_232_18/FE_RC_1287_0 | A v -> ZN ^  | OAI21_X4 | 0.142 | 0.156 |   3.320 |    3.334 | 
     | alu/approx_mul/mul_232_18/FE_RC_3343_0 | A1 ^ -> ZN v | NAND2_X4 | 0.044 | 0.068 |   3.388 |    3.402 | 
     | alu/approx_mul/mul_232_18/FE_RC_3341_0 | A v -> ZN ^  | OAI21_X4 | 0.110 | 0.139 |   3.528 |    3.542 | 
     | alu/approx_mul/mul_232_18/FE_RC_3363_0 | A ^ -> ZN v  | INV_X4   | 0.029 | 0.049 |   3.577 |    3.590 | 
     | alu/approx_mul/mul_232_18/FE_RC_3362_0 | A1 v -> ZN ^ | NAND2_X4 | 0.062 | 0.076 |   3.652 |    3.666 | 
     | alu/approx_mul/mul_232_18/FE_RC_3361_0 | A1 ^ -> ZN v | NAND2_X4 | 0.031 | 0.063 |   3.715 |    3.729 | 
     | alu/approx_mul/mul_232_18/g3463        | A1 v -> ZN v | OR2_X4   | 0.056 | 0.267 |   3.982 |    3.996 | 
     | alu/approx_mul/mul_232_18/g3461        | A v -> ZN ^  | INV_X8   | 0.059 | 0.100 |   4.082 |    4.096 | 
     | alu/approx_mul/mul_232_18/FE_RC_1557_0 | A2 ^ -> ZN v | NAND2_X4 | 0.045 | 0.063 |   4.145 |    4.158 | 
     | alu/approx_mul/mul_232_18/FE_RC_3435_0 | A2 v -> ZN ^ | NAND3_X2 | 0.102 | 0.140 |   4.285 |    4.299 | 
     | alu/approx_mul/mul_232_18/FE_RC_3436_0 | A ^ -> ZN v  | INV_X4   | 0.037 | 0.074 |   4.359 |    4.373 | 
     | alu/approx_mul/mul_232_18/FE_RC_5785_0 | A2 v -> ZN ^ | NAND3_X4 | 0.069 | 0.099 |   4.458 |    4.472 | 
     | alu/approx_mul/mul_232_18/FE_RC_1578_0 | A1 ^ -> ZN v | NAND3_X4 | 0.039 | 0.076 |   4.535 |    4.548 | 
     | alu/approx_mul/mul_232_18/FE_RC_1577_0 | A1 v -> ZN ^ | NAND2_X4 | 0.069 | 0.091 |   4.626 |    4.640 | 
     | alu/approx_mul/mul_232_18/FE_RC_1576_0 | A ^ -> ZN v  | INV_X4   | 0.021 | 0.042 |   4.668 |    4.682 | 
     | alu/approx_mul/mul_232_18/FE_RC_1575_0 | A1 v -> ZN ^ | NAND2_X4 | 0.051 | 0.062 |   4.730 |    4.744 | 
     | alu/approx_mul/mul_232_18/FE_RC_1574_0 | A1 ^ -> ZN v | NAND2_X2 | 0.029 | 0.057 |   4.787 |    4.801 | 
     | alu/approx_mul/\out_mul_reg[29]        | D v          | DFF_X1   | 0.029 | 0.000 |   4.787 |    4.801 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.014 | 
     | alu/approx_mul/\out_mul_reg[29] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.014 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[31] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[31] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (^) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.221
+ Phase Shift                   5.000
= Required Time                 4.779
- Arrival Time                  4.759
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                        | clk ^        |          | 0.000 |       |   0.000 |    0.020 | 
     | alu/approx_mul/\shift_B_reg[1]         | CK ^ -> Q ^  | DFF_X1   | 0.125 | 0.365 |   0.365 |    0.385 | 
     | alu/approx_mul/g3287                   | A1 ^ -> ZN v | NAND2_X4 | 0.045 | 0.079 |   0.444 |    0.464 | 
     | alu/approx_mul/FE_RC_5083_0            | A1 v -> ZN ^ | NAND3_X2 | 0.195 | 0.213 |   0.656 |    0.677 | 
     | alu/approx_mul/FE_OCP_RBC1690_n_132    | A ^ -> ZN v  | INV_X4   | 0.049 | 0.072 |   0.728 |    0.749 | 
     | alu/approx_mul/g3170                   | A1 v -> ZN ^ | NAND2_X4 | 0.106 | 0.136 |   0.864 |    0.885 | 
     | alu/approx_mul/g3130                   | B1 ^ -> ZN v | OAI21_X4 | 0.071 | 0.084 |   0.948 |    0.969 | 
     | alu/approx_mul/g3129                   | A v -> ZN ^  | INV_X8   | 0.072 | 0.124 |   1.072 |    1.092 | 
     | alu/approx_mul/mul_232_18/g4438        | A ^ -> ZN v  | INV_X8   | 0.024 | 0.049 |   1.121 |    1.141 | 
     | alu/approx_mul/mul_232_18/g4094        | B1 v -> ZN ^ | OAI22_X4 | 0.180 | 0.225 |   1.345 |    1.366 | 
     | alu/approx_mul/mul_232_18/g4093        | A ^ -> ZN v  | INV_X8   | 0.047 | 0.072 |   1.418 |    1.438 | 
     | alu/approx_mul/mul_232_18/g3778        | B2 v -> ZN ^ | AOI21_X2 | 0.278 | 0.342 |   1.760 |    1.780 | 
     | alu/approx_mul/mul_232_18/g3666        | CI ^ -> S v  | FA_X1    | 0.082 | 0.558 |   2.318 |    2.339 | 
     | alu/approx_mul/mul_232_18/g3618        | CI v -> S ^  | FA_X1    | 0.158 | 0.640 |   2.958 |    2.979 | 
     | alu/approx_mul/mul_232_18/g3579        | CI ^ -> S v  | FA_X1    | 0.103 | 0.548 |   3.507 |    3.527 | 
     | alu/approx_mul/mul_232_18/g3525        | A1 v -> ZN ^ | NOR2_X2  | 0.139 | 0.210 |   3.717 |    3.737 | 
     | alu/approx_mul/mul_232_18/FE_RC_1905_0 | A ^ -> ZN v  | INV_X4   | 0.036 | 0.056 |   3.773 |    3.793 | 
     | alu/approx_mul/mul_232_18/FE_RC_1901_0 | A2 v -> ZN ^ | NAND2_X4 | 0.072 | 0.112 |   3.884 |    3.905 | 
     | alu/approx_mul/mul_232_18/FE_RC_4603_0 | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.049 |   3.934 |    3.954 | 
     | alu/approx_mul/mul_232_18/FE_RC_4602_0 | A1 v -> ZN ^ | NAND2_X2 | 0.065 | 0.079 |   4.013 |    4.033 | 
     | alu/approx_mul/mul_232_18/FE_RC_4601_0 | A1 ^ -> ZN v | NAND2_X2 | 0.029 | 0.057 |   4.070 |    4.090 | 
     | alu/approx_mul/mul_232_18/FE_RC_4599_0 | A1 v -> ZN ^ | NAND2_X2 | 0.079 | 0.095 |   4.165 |    4.186 | 
     | alu/approx_mul/mul_232_18/FE_RC_4600_0 | A ^ -> ZN v  | INV_X4   | 0.032 | 0.069 |   4.234 |    4.254 | 
     | alu/approx_mul/mul_232_18/FE_RC_1093_0 | A1 v -> ZN v | AND2_X4  | 0.043 | 0.198 |   4.431 |    4.452 | 
     | alu/approx_mul/mul_232_18/FE_RC_2459_0 | A3 v -> ZN ^ | NAND3_X4 | 0.054 | 0.095 |   4.527 |    4.547 | 
     | alu/approx_mul/mul_232_18/FE_RC_1091_0 | A1 ^ -> ZN v | NAND2_X4 | 0.025 | 0.051 |   4.578 |    4.598 | 
     | alu/approx_mul/mul_232_18/g3389        | A v -> ZN v  | XNOR2_X2 | 0.066 | 0.181 |   4.759 |    4.779 | 
     | alu/approx_mul/\out_mul_reg[31]        | D v          | DFF_X1   | 0.066 | 0.000 |   4.759 |    4.779 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.020 | 
     | alu/approx_mul/\out_mul_reg[31] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.020 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[27] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[27] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.171
+ Phase Shift                   5.000
= Required Time                 4.829
- Arrival Time                  4.799
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |    0.031 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.538 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.648 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.743 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.850 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.913 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    1.061 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.144 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.313 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.365 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.508 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.647 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.921 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    2.004 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.935 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.084 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.358 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0          | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.389 |    3.420 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0          | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.507 |    3.538 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0          | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.576 |    3.606 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0          | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.691 |    3.722 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0         | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.789 |    3.819 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.899 |    3.930 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.984 |    4.015 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.126 |    4.157 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0         | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.194 |    4.224 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0         | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.353 |    4.383 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0         | A1 ^ -> ZN v | NAND2_X4 | 0.063 | 0.121 |   4.473 |    4.504 | 
     | alu/approx_mul/mul_232_18/FE_RC_2504_0         | A2 v -> ZN ^ | NOR2_X4  | 0.064 | 0.137 |   4.610 |    4.641 | 
     | alu/approx_mul/mul_232_18/FE_RC_2503_0         | A1 ^ -> ZN v | NAND2_X2 | 0.048 | 0.057 |   4.668 |    4.698 | 
     | alu/approx_mul/mul_232_18/FE_RC_2502_0         | A1 v -> ZN ^ | NAND4_X2 | 0.132 | 0.131 |   4.799 |    4.829 | 
     | alu/approx_mul/\out_mul_reg[27]                | D ^          | DFF_X1   | 0.132 | 0.000 |   4.799 |    4.829 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.031 | 
     | alu/approx_mul/\out_mul_reg[27] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.031 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[28] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[28] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   5.000
= Required Time                 4.854
- Arrival Time                  4.816
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |    0.038 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.545 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.655 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.750 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.857 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.920 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    1.068 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.151 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.320 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.372 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.515 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.654 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.929 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    2.012 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.942 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.091 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.365 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0          | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.389 |    3.427 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0          | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.507 |    3.545 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0          | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.576 |    3.613 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0          | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.691 |    3.729 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0         | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.789 |    3.827 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.899 |    3.937 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.984 |    4.022 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.126 |    4.164 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0         | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.194 |    4.232 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0         | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.353 |    4.390 | 
     | alu/approx_mul/mul_232_18/FE_RC_5785_0         | A1 ^ -> ZN v | NAND3_X4 | 0.064 | 0.121 |   4.473 |    4.511 | 
     | alu/approx_mul/mul_232_18/FE_RC_1584_0         | A1 v -> ZN ^ | NAND2_X4 | 0.109 | 0.148 |   4.621 |    4.658 | 
     | alu/approx_mul/mul_232_18/FE_RC_3064_0         | A1 ^ -> ZN v | NAND2_X2 | 0.043 | 0.079 |   4.699 |    4.737 | 
     | alu/approx_mul/mul_232_18/FE_RC_3063_0         | A v -> ZN ^  | OAI21_X4 | 0.079 | 0.117 |   4.816 |    4.854 | 
     | alu/approx_mul/\out_mul_reg[28]                | D ^          | DFF_X1   | 0.079 | 0.000 |   4.816 |    4.854 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.038 | 
     | alu/approx_mul/\out_mul_reg[28] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[26] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[26] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.174
+ Phase Shift                   5.000
= Required Time                 4.826
- Arrival Time                  4.771
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |    0.056 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.563 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.673 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.768 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.875 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    0.938 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    1.086 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.169 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.338 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.390 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.533 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.672 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    1.947 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    2.030 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    2.960 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.109 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.383 | 
     | alu/approx_mul/mul_232_18/FE_RC_942_0          | A ^ -> ZN v  | INV_X4   | 0.046 | 0.062 |   3.389 |    3.445 | 
     | alu/approx_mul/mul_232_18/FE_RC_940_0          | A2 v -> ZN ^ | NAND2_X4 | 0.073 | 0.118 |   3.507 |    3.563 | 
     | alu/approx_mul/mul_232_18/FE_RC_955_0          | A1 ^ -> ZN v | NAND2_X2 | 0.034 | 0.068 |   3.576 |    3.631 | 
     | alu/approx_mul/mul_232_18/FE_RC_954_0          | A1 v -> ZN ^ | NAND2_X4 | 0.095 | 0.116 |   3.691 |    3.747 | 
     | alu/approx_mul/mul_232_18/FE_RC_5064_0         | A1 ^ -> ZN v | NAND3_X4 | 0.050 | 0.098 |   3.789 |    3.845 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A1 v -> ZN ^ | NAND2_X2 | 0.081 | 0.110 |   3.899 |    3.955 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A ^ -> ZN v  | OAI21_X4 | 0.049 | 0.085 |   3.984 |    4.040 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 v -> ZN ^ | NOR2_X4  | 0.104 | 0.142 |   4.126 |    4.182 | 
     | alu/approx_mul/mul_232_18/FE_RC_5463_0         | A1 ^ -> ZN v | NAND2_X4 | 0.037 | 0.067 |   4.194 |    4.250 | 
     | alu/approx_mul/mul_232_18/FE_RC_5462_0         | A1 v -> ZN ^ | NAND2_X4 | 0.135 | 0.159 |   4.353 |    4.408 | 
     | alu/approx_mul/mul_232_18/FE_RC_5469_0         | A1 ^ -> ZN v | NAND2_X4 | 0.063 | 0.121 |   4.473 |    4.529 | 
     | alu/approx_mul/mul_232_18/FE_RC_2490_0         | A1 v -> ZN ^ | NOR2_X4  | 0.076 | 0.120 |   4.593 |    4.648 | 
     | alu/approx_mul/mul_232_18/FE_RC_2489_0         | A1 ^ -> ZN v | NAND2_X4 | 0.027 | 0.052 |   4.644 |    4.700 | 
     | alu/approx_mul/mul_232_18/FE_RC_2488_0         | A1 v -> ZN ^ | NAND4_X2 | 0.138 | 0.126 |   4.771 |    4.826 | 
     | alu/approx_mul/\out_mul_reg[26]                | D ^          | DFF_X1   | 0.138 | 0.000 |   4.771 |    4.826 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.056 | 
     | alu/approx_mul/\out_mul_reg[26] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.056 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[19] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[19] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_A_reg[2] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.222
+ Phase Shift                   5.000
= Required Time                 4.778
- Arrival Time                  4.701
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | clk ^        |          | 0.000 |       |   0.000 |    0.076 | 
     | alu/approx_mul/\shift_A_reg[2]              | CK ^ -> Q v  | DFF_X1   | 0.050 | 0.487 |   0.487 |    0.563 | 
     | alu/approx_mul/FE_RC_4787_0                 | A1 v -> ZN ^ | NAND2_X2 | 0.085 | 0.114 |   0.601 |    0.677 | 
     | alu/approx_mul/FE_RC_4786_0                 | A1 ^ -> ZN v | NAND2_X4 | 0.035 | 0.068 |   0.669 |    0.745 | 
     | alu/approx_mul/FE_RC_4682_0                 | A v -> ZN ^  | INV_X8   | 0.048 | 0.077 |   0.746 |    0.822 | 
     | alu/approx_mul/FE_RC_4487_0                 | A2 ^ -> ZN v | NAND2_X2 | 0.080 | 0.062 |   0.807 |    0.884 | 
     | alu/approx_mul/FE_RC_4484_0                 | A v -> ZN ^  | OAI21_X4 | 0.116 | 0.165 |   0.973 |    1.049 | 
     | alu/approx_mul/g3150                        | A1 ^ -> ZN v | NAND2_X2 | 0.055 | 0.105 |   1.078 |    1.154 | 
     | alu/approx_mul/FE_RC_5629_0                 | A1 v -> ZN ^ | NAND3_X4 | 0.075 | 0.105 |   1.183 |    1.259 | 
     | alu/approx_mul/FE_RC_5630_0                 | A ^ -> ZN v  | INV_X16  | 0.034 | 0.075 |   1.258 |    1.335 | 
     | alu/approx_mul/mul_232_18/g4309             | A v -> ZN ^  | INV_X8   | 0.179 | 0.215 |   1.473 |    1.549 | 
     | alu/approx_mul/mul_232_18/g4159             | B1 ^ -> ZN v | OAI22_X4 | 0.086 | 0.121 |   1.594 |    1.670 | 
     | alu/approx_mul/mul_232_18/g3864             | A1 v -> ZN ^ | AOI22_X2 | 0.326 | 0.391 |   1.985 |    2.061 | 
     | alu/approx_mul/mul_232_18/FE_RC_4361_0      | A ^ -> ZN v  | INV_X4   | 0.063 | 0.051 |   2.036 |    2.112 | 
     | alu/approx_mul/mul_232_18/FE_RC_4359_0      | A1 v -> ZN ^ | AOI22_X2 | 0.132 | 0.168 |   2.204 |    2.280 | 
     | alu/approx_mul/mul_232_18/FE_RC_4358_0      | A1 ^ -> ZN ^ | OR2_X1   | 0.137 | 0.241 |   2.445 |    2.521 | 
     | alu/approx_mul/mul_232_18/FE_RC_4353_0      | A2 ^ -> ZN v | NAND2_X4 | 0.045 | 0.108 |   2.553 |    2.629 | 
     | alu/approx_mul/mul_232_18/FE_RC_3622_0      | A1 v -> ZN v | OR2_X4   | 0.052 | 0.262 |   2.815 |    2.891 | 
     | alu/approx_mul/mul_232_18/FE_RC_3620_0      | A2 v -> ZN ^ | NAND2_X4 | 0.062 | 0.109 |   2.924 |    3.000 | 
     | alu/approx_mul/mul_232_18/FE_RC_3619_0      | A1 ^ -> ZN v | NAND2_X4 | 0.027 | 0.051 |   2.975 |    3.051 | 
     | alu/approx_mul/mul_232_18/FE_RC_3618_0      | A1 v -> ZN ^ | NAND2_X4 | 0.077 | 0.092 |   3.067 |    3.144 | 
     | alu/approx_mul/mul_232_18/FE_OCPC1574_n_928 | A ^ -> Z ^   | BUF_X8   | 0.058 | 0.172 |   3.239 |    3.315 | 
     | alu/approx_mul/mul_232_18/FE_RC_1408_0      | A ^ -> ZN v  | INV_X4   | 0.016 | 0.032 |   3.271 |    3.347 | 
     | alu/approx_mul/mul_232_18/FE_RC_1407_0      | A2 v -> ZN ^ | NAND2_X2 | 0.086 | 0.114 |   3.385 |    3.462 | 
     | alu/approx_mul/mul_232_18/FE_RC_1406_0      | A1 ^ -> ZN v | NAND2_X4 | 0.032 | 0.059 |   3.444 |    3.520 | 
     | alu/approx_mul/mul_232_18/g3549             | A1 v -> ZN ^ | NAND2_X4 | 0.099 | 0.118 |   3.562 |    3.638 | 
     | alu/approx_mul/mul_232_18/g3533             | A1 ^ -> ZN v | NAND2_X4 | 0.042 | 0.079 |   3.642 |    3.718 | 
     | alu/approx_mul/mul_232_18/FE_RC_1058_0      | A v -> ZN ^  | INV_X8   | 0.029 | 0.056 |   3.698 |    3.774 | 
     | alu/approx_mul/mul_232_18/FE_RC_1056_0      | A2 ^ -> ZN v | NAND2_X4 | 0.028 | 0.044 |   3.742 |    3.818 | 
     | alu/approx_mul/mul_232_18/FE_RC_1055_0      | A1 v -> ZN ^ | NAND2_X4 | 0.081 | 0.098 |   3.839 |    3.915 | 
     | alu/approx_mul/mul_232_18/FE_RC_2910_0      | A1 ^ -> ZN v | NAND3_X4 | 0.060 | 0.093 |   3.933 |    4.009 | 
     | alu/approx_mul/mul_232_18/FE_RC_2082_0      | A2 v -> ZN ^ | NAND2_X4 | 0.114 | 0.170 |   4.102 |    4.178 | 
     | alu/approx_mul/mul_232_18/g3472             | A ^ -> ZN v  | INV_X2   | 0.033 | 0.059 |   4.161 |    4.237 | 
     | alu/approx_mul/mul_232_18/g3445             | B1 v -> ZN ^ | OAI21_X2 | 0.157 | 0.196 |   4.357 |    4.433 | 
     | alu/approx_mul/mul_232_18/g3425             | B1 ^ -> ZN v | AOI21_X1 | 0.070 | 0.136 |   4.493 |    4.569 | 
     | alu/approx_mul/mul_232_18/g3418             | A v -> ZN v  | XNOR2_X2 | 0.069 | 0.208 |   4.701 |    4.778 | 
     | alu/approx_mul/\out_mul_reg[19]             | D v          | DFF_X1   | 0.069 | 0.000 |   4.701 |    4.778 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.076 | 
     | alu/approx_mul/\out_mul_reg[19] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.076 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/approx_mul/\out_mul_reg[23] /CK 
Endpoint:   alu/approx_mul/\out_mul_reg[23] /D (v) checked with  leading edge 
of 'input_clk'
Beginpoint: alu/approx_mul/\shift_B_reg[1] /Q  (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.208
+ Phase Shift                   5.000
= Required Time                 4.792
- Arrival Time                  4.673
= Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                | clk ^        |          | 0.000 |       |   0.000 |    0.119 | 
     | alu/approx_mul/\shift_B_reg[1]                 | CK ^ -> Q v  | DFF_X1   | 0.060 | 0.507 |   0.507 |    0.626 | 
     | alu/approx_mul/g3287                           | A1 v -> ZN ^ | NAND2_X4 | 0.076 | 0.111 |   0.618 |    0.737 | 
     | alu/approx_mul/g3214                           | A1 ^ -> ZN v | NAND2_X4 | 0.065 | 0.095 |   0.713 |    0.832 | 
     | alu/approx_mul/g3192                           | A2 v -> ZN ^ | NAND2_X4 | 0.052 | 0.106 |   0.819 |    0.938 | 
     | alu/approx_mul/g3177                           | A1 ^ -> ZN v | NAND2_X2 | 0.049 | 0.063 |   0.882 |    1.001 | 
     | alu/approx_mul/g3160                           | A2 v -> ZN ^ | NAND2_X4 | 0.100 | 0.148 |   1.030 |    1.149 | 
     | alu/approx_mul/g3140                           | B1 ^ -> ZN v | OAI21_X2 | 0.042 | 0.083 |   1.113 |    1.232 | 
     | alu/approx_mul/g3139                           | A v -> ZN ^  | INV_X4   | 0.132 | 0.169 |   1.282 |    1.401 | 
     | alu/approx_mul/mul_232_18/FE_OCP_RBC1611_n_224 | A ^ -> ZN v  | INV_X4   | 0.034 | 0.052 |   1.334 |    1.453 | 
     | alu/approx_mul/mul_232_18/FE_RC_2582_0         | A1 v -> ZN ^ | NAND2_X4 | 0.121 | 0.143 |   1.477 |    1.596 | 
     | alu/approx_mul/mul_232_18/FE_RC_588_0          | A2 ^ -> ZN v | NAND2_X4 | 0.073 | 0.140 |   1.617 |    1.736 | 
     | alu/approx_mul/mul_232_18/g3757                | B1 v -> ZN ^ | AOI22_X4 | 0.165 | 0.274 |   1.891 |    2.010 | 
     | alu/approx_mul/mul_232_18/g3756                | A ^ -> ZN v  | INV_X2   | 0.048 | 0.083 |   1.974 |    2.093 | 
     | alu/approx_mul/mul_232_18/g3688                | CI v -> S ^  | FA_X1    | 0.452 | 0.930 |   2.904 |    3.023 | 
     | alu/approx_mul/mul_232_18/FE_RC_777_0          | A1 ^ -> ZN v | NOR2_X2  | 0.111 | 0.149 |   3.053 |    3.172 | 
     | alu/approx_mul/mul_232_18/FE_RC_775_0          | B1 v -> ZN ^ | OAI21_X4 | 0.191 | 0.274 |   3.327 |    3.446 | 
     | alu/approx_mul/mul_232_18/FE_RC_4216_0         | A ^ -> ZN v  | INV_X4   | 0.041 | 0.046 |   3.373 |    3.492 | 
     | alu/approx_mul/mul_232_18/FE_RC_4215_0         | A1 v -> ZN ^ | NAND2_X2 | 0.069 | 0.091 |   3.465 |    3.584 | 
     | alu/approx_mul/mul_232_18/FE_RC_4212_0         | A2 ^ -> ZN v | NAND2_X2 | 0.025 | 0.062 |   3.527 |    3.646 | 
     | alu/approx_mul/mul_232_18/FE_RC_4211_0         | A1 v -> ZN ^ | NAND2_X2 | 0.088 | 0.102 |   3.629 |    3.748 | 
     | alu/approx_mul/mul_232_18/FE_RC_4207_0         | A2 ^ -> ZN v | NAND2_X4 | 0.029 | 0.073 |   3.702 |    3.821 | 
     | alu/approx_mul/mul_232_18/g3466                | A1 v -> ZN ^ | NOR2_X2  | 0.133 | 0.165 |   3.868 |    3.987 | 
     | alu/approx_mul/mul_232_18/FE_RC_3434_0         | A2 ^ -> ZN v | NAND2_X2 | 0.036 | 0.091 |   3.959 |    4.078 | 
     | alu/approx_mul/mul_232_18/FE_RC_3433_0         | A v -> ZN ^  | OAI21_X4 | 0.102 | 0.129 |   4.088 |    4.207 | 
     | alu/approx_mul/mul_232_18/FE_RC_3432_0         | A1 ^ -> ZN v | NOR2_X4  | 0.034 | 0.069 |   4.157 |    4.276 | 
     | alu/approx_mul/mul_232_18/FE_RC_1067_0         | A v -> ZN ^  | INV_X4   | 0.063 | 0.092 |   4.249 |    4.367 | 
     | alu/approx_mul/mul_232_18/FE_RC_1548_0         | A1 ^ -> ZN v | NAND2_X4 | 0.026 | 0.052 |   4.300 |    4.419 | 
     | alu/approx_mul/mul_232_18/FE_RC_1546_0         | A v -> ZN ^  | OAI21_X4 | 0.160 | 0.164 |   4.465 |    4.584 | 
     | alu/approx_mul/mul_232_18/FE_RC_1590_0         | A ^ -> ZN v  | INV_X4   | 0.043 | 0.069 |   4.534 |    4.653 | 
     | alu/approx_mul/mul_232_18/FE_RC_1587_0         | A2 v -> ZN ^ | NAND3_X4 | 0.051 | 0.079 |   4.613 |    4.732 | 
     | alu/approx_mul/mul_232_18/FE_RC_1586_0         | A1 ^ -> ZN v | NAND4_X2 | 0.043 | 0.060 |   4.673 |    4.792 | 
     | alu/approx_mul/\out_mul_reg[23]                | D v          | DFF_X1   | 0.043 | 0.000 |   4.673 |    4.792 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.119 | 
     | alu/approx_mul/\out_mul_reg[23] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.119 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin memory/\memory_file_reg[88][2] /CK 
Endpoint:   memory/\memory_file_reg[88][2] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   5.000
= Required Time                 4.855
- Arrival Time                  4.667
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.188 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.739 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.013 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.144 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.440 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.758 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.367 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.752 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.921 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.128 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.174 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.610 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.760 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.892 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.005 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.166 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.226 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.527 | 
     | memory/g150697                     | A1 ^ -> ZN v | AOI222_X1 | 0.180 | 0.172 |   4.512 |    4.700 | 
     | memory/g150696                     | A v -> ZN ^  | INV_X2    | 0.077 | 0.155 |   4.667 |    4.855 | 
     | memory/\memory_file_reg[88][2]     | D ^          | DFF_X1    | 0.077 | 0.000 |   4.667 |    4.855 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.188 | 
     | memory/\memory_file_reg[88][2] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.188 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin memory/\memory_file_reg[88][20] /CK 
Endpoint:   memory/\memory_file_reg[88][20] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   5.000
= Required Time                 4.856
- Arrival Time                  4.661
= Slack Time                    0.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.196 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.746 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.020 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.151 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.447 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.765 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.374 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.759 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.928 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.135 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.182 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.617 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.767 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.899 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.012 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.174 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.233 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.535 | 
     | memory/g150661                     | A1 ^ -> ZN v | AOI222_X1 | 0.181 | 0.172 |   4.511 |    4.706 | 
     | memory/g150660                     | A v -> ZN ^  | INV_X2    | 0.075 | 0.150 |   4.661 |    4.856 | 
     | memory/\memory_file_reg[88][20]    | D ^          | DFF_X1    | 0.075 | 0.000 |   4.661 |    4.856 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.196 | 
     | memory/\memory_file_reg[88][20] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.196 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin memory/\memory_file_reg[88][14] /CK 
Endpoint:   memory/\memory_file_reg[88][14] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.656
= Slack Time                    0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.202 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.752 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.026 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.157 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.453 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.772 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.380 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.765 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.934 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.141 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.188 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.623 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.774 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.905 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.018 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.180 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.239 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.541 | 
     | memory/g150635                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.173 |   4.512 |    4.714 | 
     | memory/g150634                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.143 |   4.656 |    4.858 | 
     | memory/\memory_file_reg[88][14]    | D ^          | DFF_X1    | 0.072 | 0.000 |   4.656 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.202 | 
     | memory/\memory_file_reg[88][14] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.202 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin memory/\memory_file_reg[88][12] /CK 
Endpoint:   memory/\memory_file_reg[88][12] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.652
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.206 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.756 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.030 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.162 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.457 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.776 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.385 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.770 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.938 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.145 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.192 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.628 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.778 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.910 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.022 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.184 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.244 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.545 | 
     | memory/g150629                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.171 |   4.510 |    4.716 | 
     | memory/g150628                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.142 |   4.652 |    4.858 | 
     | memory/\memory_file_reg[88][12]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.652 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.206 | 
     | memory/\memory_file_reg[88][12] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.206 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin memory/\memory_file_reg[88][4] /CK 
Endpoint:   memory/\memory_file_reg[88][4] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.652
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.206 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.757 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.031 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.162 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.458 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.776 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.385 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.770 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.939 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.146 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.193 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.628 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.778 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.910 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.023 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.184 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.244 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.546 | 
     | memory/g150711                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.171 |   4.510 |    4.717 | 
     | memory/g150710                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.141 |   4.652 |    4.858 | 
     | memory/\memory_file_reg[88][4]     | D ^          | DFF_X1    | 0.071 | 0.000 |   4.652 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.206 | 
     | memory/\memory_file_reg[88][4] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.206 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin memory/\memory_file_reg[88][15] /CK 
Endpoint:   memory/\memory_file_reg[88][15] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.650
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.206 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.757 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.031 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.162 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.458 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.776 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.385 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.770 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.939 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.146 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.193 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.628 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.778 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.910 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.023 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.184 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.244 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.546 | 
     | memory/g150641                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.164 |   4.503 |    4.710 | 
     | memory/g150640                     | A v -> ZN ^  | INV_X2    | 0.073 | 0.147 |   4.650 |    4.857 | 
     | memory/\memory_file_reg[88][15]    | D ^          | DFF_X1    | 0.073 | 0.000 |   4.650 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.207 | 
     | memory/\memory_file_reg[88][15] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.207 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Instr_Reg/\Out_reg[8] /CK 
Endpoint:   Instr_Reg/\Out_reg[8] /D (v) checked with  leading edge of 'input_
clk'
Beginpoint: control/\State_reg[0] /Q (v) triggered by  leading edge of 'input_
clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.207
+ Phase Shift                   5.000
= Required Time                 4.793
- Arrival Time                  4.587
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |          |       |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+-------+---------+----------| 
     |                         | clk ^        |          | 0.000 |       |   0.000 |    0.207 | 
     | control/\State_reg[0]   | CK ^ -> Q v  | DFF_X2   | 0.090 | 0.595 |   0.595 |    0.802 | 
     | control/g1195           | A1 v -> ZN ^ | NAND2_X4 | 0.077 | 0.130 |   0.725 |    0.932 | 
     | control/FE_RC_4781_0    | A ^ -> ZN v  | INV_X4   | 0.023 | 0.044 |   0.769 |    0.976 | 
     | control/FE_RC_4780_0    | A1 v -> ZN ^ | NAND2_X4 | 0.063 | 0.075 |   0.844 |    1.051 | 
     | control/FE_RC_4779_0    | A2 ^ -> ZN v | NOR2_X4  | 0.042 | 0.056 |   0.901 |    1.107 | 
     | control/g1164           | A1 v -> ZN v | OR2_X4   | 0.084 | 0.332 |   1.232 |    1.439 | 
     | Mem_in/g192             | S v -> Z ^   | MUX2_X2  | 0.461 | 0.686 |   1.919 |    2.125 | 
     | memory/g74964           | A2 ^ -> ZN v | NOR2_X2  | 0.125 | 0.215 |   2.133 |    2.340 | 
     | memory/g74928           | A2 v -> ZN ^ | NAND2_X4 | 0.293 | 0.395 |   2.529 |    2.735 | 
     | memory/g74924           | A ^ -> ZN v  | INV_X8   | 0.064 | 0.073 |   2.602 |    2.809 | 
     | memory/g74891           | A2 v -> ZN v | AND2_X4  | 0.051 | 0.260 |   2.862 |    3.069 | 
     | memory/FE_OFC985_n_8658 | A v -> ZN ^  | INV_X16  | 0.048 | 0.086 |   2.948 |    3.154 | 
     | memory/FE_OFC986_n_8658 | A ^ -> ZN v  | INV_X32  | 0.028 | 0.047 |   2.995 |    3.201 | 
     | memory/g74460           | B1 v -> ZN ^ | AOI22_X2 | 0.135 | 0.264 |   3.258 |    3.465 | 
     | memory/g73103           | A2 ^ -> ZN ^ | AND4_X4  | 0.115 | 0.306 |   3.564 |    3.770 | 
     | memory/g72803           | A1 ^ -> ZN v | NAND3_X2 | 0.066 | 0.120 |   3.684 |    3.890 | 
     | memory/g72690           | A1 v -> ZN ^ | NOR4_X4  | 0.347 | 0.379 |   4.063 |    4.270 | 
     | memory/g72666           | A1 ^ -> ZN v | NAND3_X4 | 0.129 | 0.215 |   4.278 |    4.485 | 
     | Instr_Reg/g616          | B1 v -> ZN ^ | AOI22_X4 | 0.120 | 0.256 |   4.534 |    4.740 | 
     | Instr_Reg/g615          | A ^ -> ZN v  | INV_X2   | 0.032 | 0.053 |   4.587 |    4.793 | 
     | Instr_Reg/\Out_reg[8]   | D v          | DFF_X2   | 0.032 | 0.000 |   4.587 |    4.793 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |       |        |       |       |  Time   |   Time   | 
     |-----------------------+-------+--------+-------+-------+---------+----------| 
     |                       | clk ^ |        | 0.000 |       |   0.000 |   -0.207 | 
     | Instr_Reg/\Out_reg[8] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.207 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin memory/\memory_file_reg[88][3] /CK 
Endpoint:   memory/\memory_file_reg[88][3] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.650
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.207 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.758 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.032 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.163 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.458 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.777 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.386 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.771 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.939 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.146 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.193 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.629 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.779 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.911 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.023 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.185 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.245 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.546 | 
     | memory/g150707                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.167 |   4.506 |    4.713 | 
     | memory/g150706                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.144 |   4.650 |    4.857 | 
     | memory/\memory_file_reg[88][3]     | D ^          | DFF_X1    | 0.072 | 0.000 |   4.650 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.207 | 
     | memory/\memory_file_reg[88][3] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.207 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin memory/\memory_file_reg[88][0] /CK 
Endpoint:   memory/\memory_file_reg[88][0] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.651
= Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.207 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.758 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.032 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.163 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.459 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.777 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.386 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.771 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.940 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.147 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.194 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.629 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.779 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.911 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.024 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.185 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.245 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.547 | 
     | memory/g150617                     | A1 ^ -> ZN v | AOI222_X1 | 0.182 | 0.175 |   4.514 |    4.722 | 
     | memory/g150616                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.137 |   4.651 |    4.859 | 
     | memory/\memory_file_reg[88][0]     | D ^          | DFF_X1    | 0.069 | 0.000 |   4.651 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.207 | 
     | memory/\memory_file_reg[88][0] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.207 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin memory/\memory_file_reg[88][19] /CK 
Endpoint:   memory/\memory_file_reg[88][19] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.650
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.209 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.759 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.033 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.164 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.460 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.779 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.388 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.772 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.941 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.148 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.195 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.631 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.781 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.912 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.025 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.187 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.247 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.548 | 
     | memory/g150655                     | A1 ^ -> ZN v | AOI222_X1 | 0.179 | 0.172 |   4.512 |    4.720 | 
     | memory/g150654                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.138 |   4.650 |    4.859 | 
     | memory/\memory_file_reg[88][19]    | D ^          | DFF_X1    | 0.069 | 0.000 |   4.650 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.209 | 
     | memory/\memory_file_reg[88][19] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.209 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin memory/\memory_file_reg[88][27] /CK 
Endpoint:   memory/\memory_file_reg[88][27] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.648
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.210 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.760 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.034 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.165 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.461 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.779 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.388 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.773 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.942 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.149 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.196 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.631 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.781 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.913 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.026 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.188 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.247 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.549 | 
     | memory/g150683                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.167 |   4.506 |    4.716 | 
     | memory/g150682                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.142 |   4.648 |    4.858 | 
     | memory/\memory_file_reg[88][27]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.648 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.210 | 
     | memory/\memory_file_reg[88][27] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.210 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin memory/\memory_file_reg[88][30] /CK 
Endpoint:   memory/\memory_file_reg[88][30] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.649
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.210 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.760 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.034 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.165 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.461 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.779 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.388 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.773 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.942 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.149 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.196 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.631 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.782 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.913 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.026 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.188 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.247 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.549 | 
     | memory/g150699                     | A1 ^ -> ZN v | AOI222_X1 | 0.181 | 0.171 |   4.511 |    4.720 | 
     | memory/g150698                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.138 |   4.649 |    4.859 | 
     | memory/\memory_file_reg[88][30]    | D ^          | DFF_X1    | 0.069 | 0.000 |   4.649 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.210 | 
     | memory/\memory_file_reg[88][30] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.210 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Mem_Data_Reg/\Out_reg[2] /CK 
Endpoint:   Mem_Data_Reg/\Out_reg[2] /D (v) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q    (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   5.000
= Required Time                 4.791
- Arrival Time                  4.578
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | clk ^        |          | 0.000 |       |   0.000 |    0.212 | 
     | control/\State_reg[2]    | CK ^ -> Q v  | DFF_X2   | 0.066 | 0.550 |   0.550 |    0.763 | 
     | control/g1189            | A1 v -> ZN v | OR2_X2   | 0.066 | 0.274 |   0.824 |    1.037 | 
     | control/FE_RC_4779_0     | A1 v -> ZN ^ | NOR2_X4  | 0.085 | 0.131 |   0.956 |    1.168 | 
     | control/g1164            | A1 ^ -> ZN ^ | OR2_X4   | 0.184 | 0.296 |   1.251 |    1.464 | 
     | Mem_in/g193              | S ^ -> Z v   | MUX2_X2  | 0.155 | 0.748 |   1.999 |    2.212 | 
     | memory/g74976            | A v -> ZN ^  | INV_X8   | 0.085 | 0.177 |   2.176 |    2.389 | 
     | memory/g74950            | A1 ^ -> ZN v | NOR2_X4  | 0.106 | 0.083 |   2.259 |    2.472 | 
     | memory/g74911            | A2 v -> ZN v | AND2_X4  | 0.090 | 0.357 |   2.617 |    2.829 | 
     | memory/FE_RC_3090_0      | A2 v -> ZN ^ | NAND2_X4 | 0.176 | 0.257 |   2.874 |    3.087 | 
     | memory/FE_OFC1132_n_8887 | A ^ -> ZN v  | INV_X32  | 0.056 | 0.099 |   2.974 |    3.186 | 
     | memory/g73477            | B1 v -> ZN ^ | AOI22_X2 | 0.202 | 0.318 |   3.292 |    3.504 | 
     | memory/g72868            | A2 ^ -> ZN v | NAND4_X4 | 0.117 | 0.214 |   3.505 |    3.718 | 
     | memory/g72734            | A4 v -> ZN ^ | NOR4_X2  | 0.136 | 0.358 |   3.863 |    4.076 | 
     | memory/FE_OFC1506_n_9381 | A ^ -> Z ^   | BUF_X8   | 0.093 | 0.242 |   4.106 |    4.318 | 
     | memory/g72653            | A3 ^ -> ZN v | NAND3_X4 | 0.085 | 0.150 |   4.256 |    4.469 | 
     | Mem_Data_Reg/g638        | B1 v -> ZN ^ | AOI22_X2 | 0.164 | 0.278 |   4.534 |    4.747 | 
     | Mem_Data_Reg/g637        | A ^ -> ZN v  | INV_X4   | 0.036 | 0.044 |   4.578 |    4.791 | 
     | Mem_Data_Reg/\Out_reg[2] | D v          | DFF_X2   | 0.036 | 0.000 |   4.578 |    4.791 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |       |        |       |       |  Time   |   Time   | 
     |--------------------------+-------+--------+-------+-------+---------+----------| 
     |                          | clk ^ |        | 0.000 |       |   0.000 |   -0.212 | 
     | Mem_Data_Reg/\Out_reg[2] | CK ^  | DFF_X2 | 0.000 | 0.000 |   0.000 |   -0.212 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin memory/\memory_file_reg[88][1] /CK 
Endpoint:   memory/\memory_file_reg[88][1] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.645
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.213 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.763 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.037 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.168 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.464 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.782 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.391 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.776 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.945 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.152 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.199 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.634 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.785 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.916 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.029 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.191 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.250 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.552 | 
     | memory/g150657                     | A1 ^ -> ZN v | AOI222_X1 | 0.178 | 0.166 |   4.505 |    4.718 | 
     | memory/g150656                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.645 |    4.858 | 
     | memory/\memory_file_reg[88][1]     | D ^          | DFF_X1    | 0.070 | 0.000 |   4.645 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.213 | 
     | memory/\memory_file_reg[88][1] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.213 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin memory/\memory_file_reg[27][10] /CK 
Endpoint:   memory/\memory_file_reg[27][10] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                   5.000
= Required Time                 4.860
- Arrival Time                  4.647
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.213 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.764 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.038 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.169 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.464 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.783 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.373 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.771 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.970 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.151 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.198 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.643 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.793 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.902 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.013 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.175 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.235 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.545 | 
     | memory/g152941                     | A1 ^ -> ZN v | AOI222_X1 | 0.157 | 0.183 |   4.515 |    4.728 | 
     | memory/g152940                     | A v -> ZN ^  | INV_X2    | 0.065 | 0.132 |   4.647 |    4.860 | 
     | memory/\memory_file_reg[27][10]    | D ^          | DFF_X1    | 0.065 | 0.000 |   4.647 |    4.860 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.213 | 
     | memory/\memory_file_reg[27][10] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.213 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin memory/\memory_file_reg[26][29] /CK 
Endpoint:   memory/\memory_file_reg[26][29] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   5.000
= Required Time                 4.856
- Arrival Time                  4.642
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.214 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.764 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.038 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.169 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.465 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.783 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.374 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.771 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.970 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.152 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.199 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.643 | 
     | memory/g154074                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.152 |   3.582 |    3.795 | 
     | memory/FE_OFC1226_n_2578           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.689 |    3.903 | 
     | memory/FE_OFC1227_n_2578           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.105 |   3.795 |    4.008 | 
     | memory/g154005                     | A1 v -> ZN ^ | NOR2_X2   | 0.105 | 0.163 |   3.958 |    4.171 | 
     | memory/FE_OFC1368_n_2579           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   4.016 |    4.230 | 
     | memory/FE_OFC1369_n_2579           | A v -> ZN ^  | INV_X8    | 0.265 | 0.297 |   4.313 |    4.527 | 
     | memory/g152861                     | A1 ^ -> ZN v | AOI222_X1 | 0.185 | 0.178 |   4.491 |    4.705 | 
     | memory/g152860                     | A v -> ZN ^  | INV_X2    | 0.075 | 0.151 |   4.642 |    4.856 | 
     | memory/\memory_file_reg[26][29]    | D ^          | DFF_X1    | 0.075 | 0.000 |   4.642 |    4.856 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.214 | 
     | memory/\memory_file_reg[26][29] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.214 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin memory/\memory_file_reg[88][18] /CK 
Endpoint:   memory/\memory_file_reg[88][18] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.643
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.214 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.765 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.465 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.784 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.200 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.786 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.192 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.553 | 
     | memory/g150649                     | A1 ^ -> ZN v | AOI222_X1 | 0.176 | 0.161 |   4.500 |    4.714 | 
     | memory/g150648                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.143 |   4.643 |    4.858 | 
     | memory/\memory_file_reg[88][18]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.643 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.214 | 
     | memory/\memory_file_reg[88][18] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.214 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin memory/\memory_file_reg[88][10] /CK 
Endpoint:   memory/\memory_file_reg[88][10] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.644
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.215 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.765 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.784 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.201 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.786 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.193 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.554 | 
     | memory/g150621                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.165 |   4.504 |    4.718 | 
     | memory/g150620                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.644 |    4.858 | 
     | memory/\memory_file_reg[88][10]    | D ^          | DFF_X1    | 0.070 | 0.000 |   4.644 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.215 | 
     | memory/\memory_file_reg[88][10] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin memory/\memory_file_reg[88][21] /CK 
Endpoint:   memory/\memory_file_reg[88][21] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.643
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.215 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.765 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.784 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.201 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.787 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.193 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.554 | 
     | memory/g150663                     | A1 ^ -> ZN v | AOI222_X1 | 0.176 | 0.161 |   4.500 |    4.714 | 
     | memory/g150662                     | A v -> ZN ^  | INV_X2    | 0.071 | 0.143 |   4.643 |    4.858 | 
     | memory/\memory_file_reg[88][21]    | D ^          | DFF_X1    | 0.071 | 0.000 |   4.643 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.215 | 
     | memory/\memory_file_reg[88][21] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin memory/\memory_file_reg[26][19] /CK 
Endpoint:   memory/\memory_file_reg[26][19] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.642
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.215 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.765 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.785 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.375 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.773 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.971 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.153 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.200 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.430 |    3.644 | 
     | memory/g154074                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.152 |   3.582 |    3.796 | 
     | memory/FE_OFC1226_n_2578           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.690 |    3.904 | 
     | memory/FE_OFC1227_n_2578           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.105 |   3.795 |    4.010 | 
     | memory/g154005                     | A1 v -> ZN ^ | NOR2_X2   | 0.105 | 0.163 |   3.958 |    4.172 | 
     | memory/FE_OFC1368_n_2579           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   4.016 |    4.231 | 
     | memory/FE_OFC1369_n_2579           | A v -> ZN ^  | INV_X8    | 0.265 | 0.297 |   4.313 |    4.528 | 
     | memory/g152783                     | A1 ^ -> ZN v | AOI222_X1 | 0.188 | 0.186 |   4.499 |    4.714 | 
     | memory/g152782                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.143 |   4.642 |    4.857 | 
     | memory/\memory_file_reg[26][19]    | D ^          | DFF_X1    | 0.072 | 0.000 |   4.642 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.215 | 
     | memory/\memory_file_reg[26][19] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin memory/\memory_file_reg[88][26] /CK 
Endpoint:   memory/\memory_file_reg[88][26] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.643
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.215 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.765 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.785 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.393 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.778 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.947 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.154 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.201 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.636 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.787 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.918 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.031 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.193 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.252 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.554 | 
     | memory/g150681                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.164 |   4.503 |    4.718 | 
     | memory/g150680                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.643 |    4.858 | 
     | memory/\memory_file_reg[88][26]    | D ^          | DFF_X1    | 0.070 | 0.000 |   4.643 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.215 | 
     | memory/\memory_file_reg[88][26] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin memory/\memory_file_reg[27][7] /CK 
Endpoint:   memory/\memory_file_reg[27][7] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                   5.000
= Required Time                 4.860
- Arrival Time                  4.645
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.215 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.765 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.039 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.170 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.466 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.785 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.375 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.773 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.971 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.153 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.200 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.644 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.795 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.903 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.015 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.176 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.236 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.547 | 
     | memory/g153077                     | A1 ^ -> ZN v | AOI222_X1 | 0.157 | 0.179 |   4.511 |    4.726 | 
     | memory/g153076                     | A v -> ZN ^  | INV_X2    | 0.066 | 0.134 |   4.645 |    4.860 | 
     | memory/\memory_file_reg[27][7]     | D ^          | DFF_X1    | 0.066 | 0.000 |   4.645 |    4.860 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.215 | 
     | memory/\memory_file_reg[27][7] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.215 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin memory/\memory_file_reg[27][6] /CK 
Endpoint:   memory/\memory_file_reg[27][6] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   5.000
= Required Time                 4.861
- Arrival Time                  4.645
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.216 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.766 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.040 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.171 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.467 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.785 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.376 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.773 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.972 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.154 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.201 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.645 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.796 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.904 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.015 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.177 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.237 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.547 | 
     | memory/g153073                     | A1 ^ -> ZN v | AOI222_X1 | 0.144 | 0.183 |   4.514 |    4.730 | 
     | memory/g153072                     | A v -> ZN ^  | INV_X2    | 0.064 | 0.131 |   4.645 |    4.861 | 
     | memory/\memory_file_reg[27][6]     | D ^          | DFF_X1    | 0.064 | 0.000 |   4.645 |    4.861 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.216 | 
     | memory/\memory_file_reg[27][6] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.216 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin memory/\memory_file_reg[26][6] /CK 
Endpoint:   memory/\memory_file_reg[26][6] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   5.000
= Required Time                 4.856
- Arrival Time                  4.639
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.217 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.767 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.041 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.172 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.468 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.786 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.377 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.774 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.973 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.155 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.202 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.646 | 
     | memory/g154074                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.152 |   3.582 |    3.798 | 
     | memory/FE_OFC1226_n_2578           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.689 |    3.906 | 
     | memory/FE_OFC1227_n_2578           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.105 |   3.795 |    4.011 | 
     | memory/g154005                     | A1 v -> ZN ^ | NOR2_X2   | 0.105 | 0.163 |   3.958 |    4.174 | 
     | memory/FE_OFC1368_n_2579           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   4.016 |    4.233 | 
     | memory/FE_OFC1369_n_2579           | A v -> ZN ^  | INV_X8    | 0.265 | 0.297 |   4.313 |    4.530 | 
     | memory/g152905                     | A1 ^ -> ZN v | AOI222_X1 | 0.184 | 0.175 |   4.489 |    4.705 | 
     | memory/g152904                     | A v -> ZN ^  | INV_X2    | 0.075 | 0.151 |   4.639 |    4.856 | 
     | memory/\memory_file_reg[26][6]     | D ^          | DFF_X1    | 0.075 | 0.000 |   4.639 |    4.856 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.217 | 
     | memory/\memory_file_reg[26][6] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.217 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin memory/\memory_file_reg[27][2] /CK 
Endpoint:   memory/\memory_file_reg[27][2] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                   5.000
= Required Time                 4.860
- Arrival Time                  4.643
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.217 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.767 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.041 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.955 |    1.172 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.468 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.786 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.377 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.774 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.973 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.155 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.202 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.646 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.797 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.905 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.016 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.178 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.238 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.548 | 
     | memory/g153049                     | A1 ^ -> ZN v | AOI222_X1 | 0.156 | 0.177 |   4.508 |    4.725 | 
     | memory/g153048                     | A v -> ZN ^  | INV_X2    | 0.067 | 0.135 |   4.643 |    4.860 | 
     | memory/\memory_file_reg[27][2]     | D ^          | DFF_X1    | 0.067 | 0.000 |   4.643 |    4.860 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.217 | 
     | memory/\memory_file_reg[27][2] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.217 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin memory/\memory_file_reg[27][30] /CK 
Endpoint:   memory/\memory_file_reg[27][30] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.140
+ Phase Shift                   5.000
= Required Time                 4.860
- Arrival Time                  4.643
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.217 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.767 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.041 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.172 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.468 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.787 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.377 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.775 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.973 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.155 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.202 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.646 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.797 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.905 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.017 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.178 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.238 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.549 | 
     | memory/g153053                     | A1 ^ -> ZN v | AOI222_X1 | 0.157 | 0.180 |   4.511 |    4.728 | 
     | memory/g153052                     | A v -> ZN ^  | INV_X2    | 0.065 | 0.132 |   4.643 |    4.860 | 
     | memory/\memory_file_reg[27][30]    | D ^          | DFF_X1    | 0.065 | 0.000 |   4.643 |    4.860 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.217 | 
     | memory/\memory_file_reg[27][30] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.217 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin memory/\memory_file_reg[88][22] /CK 
Endpoint:   memory/\memory_file_reg[88][22] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   5.000
= Required Time                 4.858
- Arrival Time                  4.641
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.217 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.767 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.041 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.173 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.468 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.787 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.396 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.781 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.949 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.156 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.203 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.639 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.789 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.921 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.033 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.195 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.255 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.556 | 
     | memory/g150669                     | A1 ^ -> ZN v | AOI222_X1 | 0.176 | 0.162 |   4.501 |    4.718 | 
     | memory/g150668                     | A v -> ZN ^  | INV_X2    | 0.070 | 0.140 |   4.641 |    4.858 | 
     | memory/\memory_file_reg[88][22]    | D ^          | DFF_X1    | 0.070 | 0.000 |   4.641 |    4.858 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.217 | 
     | memory/\memory_file_reg[88][22] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.217 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin memory/\memory_file_reg[11][23] /CK 
Endpoint:   memory/\memory_file_reg[11][23] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   5.000
= Required Time                 4.856
- Arrival Time                  4.638
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.218 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.769 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.043 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.174 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.469 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.788 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.378 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.776 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.975 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.156 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.203 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.648 | 
     | memory/g154052                     | B2 ^ -> ZN v | AOI21_X2  | 0.078 | 0.151 |   3.580 |    3.798 | 
     | memory/FE_OFC1051_n_2700           | A v -> ZN ^  | INV_X4    | 0.057 | 0.109 |   3.689 |    3.907 | 
     | memory/FE_OFC1052_n_2700           | A ^ -> ZN v  | INV_X8    | 0.066 | 0.106 |   3.795 |    4.013 | 
     | memory/g153960                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.161 |   3.956 |    4.174 | 
     | memory/FE_OFC1312_n_2701           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   4.015 |    4.233 | 
     | memory/FE_OFC1313_n_2701           | A v -> ZN ^  | INV_X8    | 0.262 | 0.297 |   4.312 |    4.530 | 
     | memory/g153393                     | A1 ^ -> ZN v | AOI222_X1 | 0.187 | 0.178 |   4.489 |    4.707 | 
     | memory/g153392                     | A v -> ZN ^  | INV_X2    | 0.074 | 0.149 |   4.638 |    4.856 | 
     | memory/\memory_file_reg[11][23]    | D ^          | DFF_X1    | 0.074 | 0.000 |   4.638 |    4.856 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.218 | 
     | memory/\memory_file_reg[11][23] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.218 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin memory/\memory_file_reg[88][29] /CK 
Endpoint:   memory/\memory_file_reg[88][29] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.641
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.219 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.769 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.043 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.174 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.470 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.788 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.397 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.782 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.951 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.158 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.205 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.640 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.790 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.922 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.035 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.197 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.256 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.558 | 
     | memory/g150689                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.166 |   4.505 |    4.723 | 
     | memory/g150688                     | A v -> ZN ^  | INV_X2    | 0.068 | 0.136 |   4.641 |    4.859 | 
     | memory/\memory_file_reg[88][29]    | D ^          | DFF_X1    | 0.068 | 0.000 |   4.641 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.219 | 
     | memory/\memory_file_reg[88][29] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.219 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin memory/\memory_file_reg[88][13] /CK 
Endpoint:   memory/\memory_file_reg[88][13] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.640
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.219 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.769 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.043 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.174 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.470 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.789 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.397 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.782 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.951 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.158 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.205 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.640 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.791 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.922 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.035 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.197 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.256 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.558 | 
     | memory/g150631                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.166 |   4.506 |    4.725 | 
     | memory/g150630                     | A v -> ZN ^  | INV_X2    | 0.068 | 0.135 |   4.640 |    4.859 | 
     | memory/\memory_file_reg[88][13]    | D ^          | DFF_X1    | 0.068 | 0.000 |   4.640 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.219 | 
     | memory/\memory_file_reg[88][13] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.219 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin memory/\memory_file_reg[27][14] /CK 
Endpoint:   memory/\memory_file_reg[27][14] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                   5.000
= Required Time                 4.865
- Arrival Time                  4.646
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.219 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.770 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.044 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.955 |    1.175 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.470 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.789 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.379 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.777 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.976 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.157 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.204 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.649 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.799 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.908 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.019 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.181 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.241 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.551 | 
     | memory/g152969                     | A1 ^ -> ZN v | AOI222_X1 | 0.165 | 0.204 |   4.535 |    4.754 | 
     | memory/g152968                     | A v -> ZN ^  | INV_X4    | 0.055 | 0.110 |   4.646 |    4.865 | 
     | memory/\memory_file_reg[27][14]    | D ^          | DFF_X1    | 0.055 | 0.000 |   4.646 |    4.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.219 | 
     | memory/\memory_file_reg[27][14] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.219 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin memory/\memory_file_reg[88][7] /CK 
Endpoint:   memory/\memory_file_reg[88][7] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.639
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.219 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.770 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.044 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.175 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.471 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.789 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.398 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.783 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.952 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.159 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.206 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.641 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.791 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.923 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.036 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.197 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.257 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.559 | 
     | memory/g150719                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.163 |   4.502 |    4.722 | 
     | memory/g150718                     | A v -> ZN ^  | INV_X2    | 0.069 | 0.137 |   4.639 |    4.859 | 
     | memory/\memory_file_reg[88][7]     | D ^          | DFF_X1    | 0.069 | 0.000 |   4.639 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.219 | 
     | memory/\memory_file_reg[88][7] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.219 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin memory/\memory_file_reg[27][31] /CK 
Endpoint:   memory/\memory_file_reg[27][31] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   5.000
= Required Time                 4.861
- Arrival Time                  4.641
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.220 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.770 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.044 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.175 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.471 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.789 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.380 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.777 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.976 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.158 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.205 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.649 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.800 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.908 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.019 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.181 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.241 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.551 | 
     | memory/g153055                     | A1 ^ -> ZN v | AOI222_X1 | 0.157 | 0.179 |   4.510 |    4.730 | 
     | memory/g153054                     | A v -> ZN ^  | INV_X2    | 0.065 | 0.131 |   4.641 |    4.861 | 
     | memory/\memory_file_reg[27][31]    | D ^          | DFF_X1    | 0.065 | 0.000 |   4.641 |    4.861 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.220 | 
     | memory/\memory_file_reg[27][31] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.220 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin memory/\memory_file_reg[88][16] /CK 
Endpoint:   memory/\memory_file_reg[88][16] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.639
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.220 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.770 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.044 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.175 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.471 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.789 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.398 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.783 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.952 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.159 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.206 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.641 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.792 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.923 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.036 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.198 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.257 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.559 | 
     | memory/g150643                     | A1 ^ -> ZN v | AOI222_X1 | 0.176 | 0.163 |   4.502 |    4.722 | 
     | memory/g150642                     | A v -> ZN ^  | INV_X2    | 0.068 | 0.137 |   4.639 |    4.859 | 
     | memory/\memory_file_reg[88][16]    | D ^          | DFF_X1    | 0.068 | 0.000 |   4.639 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.220 | 
     | memory/\memory_file_reg[88][16] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.220 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin memory/\memory_file_reg[88][17] /CK 
Endpoint:   memory/\memory_file_reg[88][17] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.639
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.220 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.770 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.044 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.175 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.471 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.789 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.398 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.783 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.952 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.159 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.206 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.641 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.792 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.923 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.036 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.198 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.257 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.559 | 
     | memory/g150645                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.163 |   4.503 |    4.722 | 
     | memory/g150644                     | A v -> ZN ^  | INV_X2    | 0.068 | 0.136 |   4.639 |    4.859 | 
     | memory/\memory_file_reg[88][17]    | D ^          | DFF_X1    | 0.068 | 0.000 |   4.639 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.220 | 
     | memory/\memory_file_reg[88][17] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.220 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin memory/\memory_file_reg[27][18] /CK 
Endpoint:   memory/\memory_file_reg[27][18] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   5.000
= Required Time                 4.862
- Arrival Time                  4.642
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.220 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.770 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.044 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.955 |    1.175 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.471 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.790 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.380 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.778 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.976 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.158 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.205 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.649 | 
     | memory/g154097                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.151 |   3.580 |    3.800 | 
     | memory/FE_OFC1061_n_2453           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.688 |    3.908 | 
     | memory/FE_OFC1062_n_2453           | A ^ -> ZN v  | INV_X8    | 0.070 | 0.111 |   3.800 |    4.020 | 
     | memory/g154007                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.961 |    4.181 | 
     | memory/FE_OFC1296_n_2454           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.021 |    4.241 | 
     | memory/FE_OFC1298_n_2454           | A v -> ZN ^  | INV_X8    | 0.278 | 0.310 |   4.332 |    4.551 | 
     | memory/g152997                     | A1 ^ -> ZN v | AOI222_X1 | 0.143 | 0.184 |   4.516 |    4.736 | 
     | memory/g152996                     | A v -> ZN ^  | INV_X2    | 0.062 | 0.126 |   4.642 |    4.862 | 
     | memory/\memory_file_reg[27][18]    | D ^          | DFF_X1    | 0.062 | 0.000 |   4.642 |    4.862 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.220 | 
     | memory/\memory_file_reg[27][18] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.220 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin memory/\memory_file_reg[26][7] /CK 
Endpoint:   memory/\memory_file_reg[26][7] /D (^) checked with  leading edge of 
'input_clk'
Beginpoint: control/\State_reg[2] /Q          (v) triggered by  leading edge of 
'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   5.000
= Required Time                 4.857
- Arrival Time                  4.637
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.220 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.771 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.045 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.176 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.471 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.790 | 
     | Mem_in/g190                        | S ^ -> Z v   | MUX2_X2   | 0.082 | 0.590 |   2.160 |    2.380 | 
     | memory/g154325                     | A2 v -> ZN ^ | NOR2_X4   | 0.289 | 0.398 |   2.558 |    2.778 | 
     | memory/g154314                     | A1 ^ -> ZN v | NAND3_X2  | 0.120 | 0.199 |   2.756 |    2.977 | 
     | memory/g154267                     | A1 v -> ZN ^ | NOR2_X2   | 0.107 | 0.182 |   2.938 |    3.158 | 
     | memory/FE_OFC817_n_135             | A ^ -> ZN v  | INV_X4    | 0.028 | 0.047 |   2.985 |    3.205 | 
     | memory/FE_OFC818_n_135             | A v -> ZN ^  | INV_X4    | 0.406 | 0.444 |   3.429 |    3.650 | 
     | memory/g154074                     | B2 ^ -> ZN v | AOI21_X2  | 0.079 | 0.152 |   3.582 |    3.802 | 
     | memory/FE_OFC1226_n_2578           | A v -> ZN ^  | INV_X4    | 0.056 | 0.108 |   3.689 |    3.910 | 
     | memory/FE_OFC1227_n_2578           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.105 |   3.795 |    4.015 | 
     | memory/g154005                     | A1 v -> ZN ^ | NOR2_X2   | 0.105 | 0.163 |   3.958 |    4.178 | 
     | memory/FE_OFC1368_n_2579           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.059 |   4.016 |    4.236 | 
     | memory/FE_OFC1369_n_2579           | A v -> ZN ^  | INV_X8    | 0.265 | 0.297 |   4.313 |    4.533 | 
     | memory/g152915                     | A1 ^ -> ZN v | AOI222_X1 | 0.186 | 0.180 |   4.493 |    4.714 | 
     | memory/g152914                     | A v -> ZN ^  | INV_X2    | 0.072 | 0.144 |   4.637 |    4.857 | 
     | memory/\memory_file_reg[26][7]     | D ^          | DFF_X1    | 0.072 | 0.000 |   4.637 |    4.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |       |        |       |       |  Time   |   Time   | 
     |--------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                | clk ^ |        | 0.000 |       |   0.000 |   -0.220 | 
     | memory/\memory_file_reg[26][7] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.220 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin memory/\memory_file_reg[88][11] /CK 
Endpoint:   memory/\memory_file_reg[88][11] /D (^) checked with  leading edge 
of 'input_clk'
Beginpoint: control/\State_reg[2] /Q           (v) triggered by  leading edge 
of 'input_clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   5.000
= Required Time                 4.859
- Arrival Time                  4.638
= Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |           |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                    | clk ^        |           | 0.000 |       |   0.000 |    0.221 | 
     | control/\State_reg[2]              | CK ^ -> Q v  | DFF_X2    | 0.066 | 0.550 |   0.550 |    0.771 | 
     | control/g1189                      | A1 v -> ZN v | OR2_X2    | 0.066 | 0.274 |   0.824 |    1.045 | 
     | control/FE_RC_4779_0               | A1 v -> ZN ^ | NOR2_X4   | 0.085 | 0.131 |   0.956 |    1.176 | 
     | control/g1164                      | A1 ^ -> ZN ^ | OR2_X4    | 0.184 | 0.296 |   1.251 |    1.472 | 
     | Mem_in/FE_OCPC1613_IorD_Mux_Select | A ^ -> Z ^   | BUF_X4    | 0.178 | 0.319 |   1.570 |    1.790 | 
     | Mem_in/g179                        | S ^ -> Z v   | MUX2_X2   | 0.088 | 0.609 |   2.179 |    2.399 | 
     | memory/g154327                     | A2 v -> ZN ^ | NOR2_X4   | 0.275 | 0.385 |   2.564 |    2.784 | 
     | memory/g154298                     | A1 ^ -> ZN v | NAND3_X2  | 0.106 | 0.169 |   2.732 |    2.953 | 
     | memory/g154271                     | A2 v -> ZN ^ | NOR2_X2   | 0.109 | 0.207 |   2.939 |    3.160 | 
     | memory/FE_OFC888_n_133             | A ^ -> ZN v  | INV_X4    | 0.029 | 0.047 |   2.986 |    3.207 | 
     | memory/FE_OFC889_n_133             | A v -> ZN ^  | INV_X4    | 0.397 | 0.435 |   3.422 |    3.642 | 
     | memory/g154099                     | B2 ^ -> ZN v | AOI21_X2  | 0.120 | 0.150 |   3.572 |    3.793 | 
     | memory/FE_OFC1175_n_1441           | A v -> ZN ^  | INV_X4    | 0.066 | 0.132 |   3.703 |    3.924 | 
     | memory/FE_OFC1176_n_1441           | A ^ -> ZN v  | INV_X8    | 0.067 | 0.113 |   3.816 |    4.037 | 
     | memory/g153999                     | A1 v -> ZN ^ | NOR2_X2   | 0.106 | 0.162 |   3.978 |    4.199 | 
     | memory/FE_OFC1374_n_1442           | A ^ -> ZN v  | INV_X4    | 0.032 | 0.060 |   4.038 |    4.258 | 
     | memory/FE_OFC1376_n_1442           | A v -> ZN ^  | INV_X8    | 0.266 | 0.302 |   4.339 |    4.560 | 
     | memory/g150625                     | A1 ^ -> ZN v | AOI222_X1 | 0.177 | 0.163 |   4.503 |    4.723 | 
     | memory/g150624                     | A v -> ZN ^  | INV_X2    | 0.068 | 0.136 |   4.638 |    4.859 | 
     | memory/\memory_file_reg[88][11]    | D ^          | DFF_X1    | 0.068 | 0.000 |   4.638 |    4.859 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |       |        |       |       |  Time   |   Time   | 
     |---------------------------------+-------+--------+-------+-------+---------+----------| 
     |                                 | clk ^ |        | 0.000 |       |   0.000 |   -0.221 | 
     | memory/\memory_file_reg[88][11] | CK ^  | DFF_X1 | 0.000 | 0.000 |   0.000 |   -0.221 | 
     +---------------------------------------------------------------------------------------+ 

