// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_arrayctor_loop.h"
#include "conv_2d_large_cl_1.h"
#include "relu_1.h"
#include "pooling2d_cl.h"
#include "conv_2d_large_cl.h"
#include "relu.h"
#include "pooling2d_cl_1.h"
#include "dense_large_2.h"
#include "relu_3.h"
#include "dense_large_1.h"
#include "relu_2.h"
#include "dense_large.h"
#include "softmax.h"
#include "myproject_layer3_out_V.h"
#include "myproject_layer5_out_V.h"
#include "myproject_layer6_out_V.h"
#include "myproject_layer7_out_V.h"
#include "myproject_layer9_out_V.h"
#include "myproject_layer10_out_V.h"
#include "myproject_layer11_out_V.h"
#include "myproject_layer13_out_V.h"
#include "myproject_layer14_out_V.h"
#include "myproject_layer16_out_V.h"
#include "myproject_layer17_out_V.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<10> > input1_V_address0;
    sc_out< sc_logic > input1_V_ce0;
    sc_out< sc_lv<14> > input1_V_d0;
    sc_in< sc_lv<14> > input1_V_q0;
    sc_out< sc_logic > input1_V_we0;
    sc_out< sc_lv<10> > input1_V_address1;
    sc_out< sc_logic > input1_V_ce1;
    sc_out< sc_lv<14> > input1_V_d1;
    sc_in< sc_lv<14> > input1_V_q1;
    sc_out< sc_logic > input1_V_we1;
    sc_out< sc_lv<4> > layer19_out_V_address0;
    sc_out< sc_logic > layer19_out_V_ce0;
    sc_out< sc_lv<14> > layer19_out_V_d0;
    sc_in< sc_lv<14> > layer19_out_V_q0;
    sc_out< sc_logic > layer19_out_V_we0;
    sc_out< sc_lv<4> > layer19_out_V_address1;
    sc_out< sc_logic > layer19_out_V_ce1;
    sc_out< sc_lv<14> > layer19_out_V_d1;
    sc_in< sc_lv<14> > layer19_out_V_q1;
    sc_out< sc_logic > layer19_out_V_we1;
    sc_out< sc_lv<16> > const_size_in_1;
    sc_out< sc_lv<16> > const_size_out_1;
    sc_out< sc_logic > const_size_in_1_ap_vld;
    sc_out< sc_logic > const_size_out_1_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<14> > ap_var_for_const1;
    sc_signal< sc_lv<13> > ap_var_for_const3;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_layer3_out_V* layer3_out_V_U;
    myproject_layer5_out_V* layer5_out_V_U;
    myproject_layer6_out_V* layer6_out_V_U;
    myproject_layer7_out_V* layer7_out_V_U;
    myproject_layer9_out_V* layer9_out_V_U;
    myproject_layer10_out_V* layer10_out_V_U;
    myproject_layer11_out_V* layer11_out_V_U;
    myproject_layer13_out_V* layer13_out_V_U;
    myproject_layer14_out_V* layer14_out_V_U;
    myproject_layer16_out_V* layer16_out_V_U;
    myproject_layer17_out_V* layer17_out_V_U;
    Block_arrayctor_loop* Block_arrayctor_loop_U0;
    conv_2d_large_cl_1* conv_2d_large_cl_1_U0;
    relu_1* relu_1_U0;
    pooling2d_cl* pooling2d_cl_U0;
    conv_2d_large_cl* conv_2d_large_cl_U0;
    relu* relu_U0;
    pooling2d_cl_1* pooling2d_cl_1_U0;
    dense_large_2* dense_large_2_U0;
    relu_3* relu_3_U0;
    dense_large_1* dense_large_1_U0;
    relu_2* relu_2_U0;
    dense_large* dense_large_U0;
    softmax* softmax_U0;
    sc_signal< sc_lv<14> > layer3_out_V_i_q0;
    sc_signal< sc_lv<14> > layer3_out_V_t_q0;
    sc_signal< sc_lv<13> > layer5_out_V_i_q0;
    sc_signal< sc_lv<13> > layer5_out_V_t_q0;
    sc_signal< sc_lv<14> > layer6_out_V_i_q0;
    sc_signal< sc_lv<14> > layer6_out_V_t_q0;
    sc_signal< sc_lv<14> > layer7_out_V_i_q0;
    sc_signal< sc_lv<14> > layer7_out_V_t_q0;
    sc_signal< sc_lv<13> > layer9_out_V_i_q0;
    sc_signal< sc_lv<13> > layer9_out_V_t_q0;
    sc_signal< sc_lv<14> > layer10_out_V_i_q0;
    sc_signal< sc_lv<14> > layer10_out_V_t_q0;
    sc_signal< sc_lv<14> > layer11_out_V_i_q0;
    sc_signal< sc_lv<14> > layer11_out_V_t_q0;
    sc_signal< sc_lv<13> > layer13_out_V_i_q0;
    sc_signal< sc_lv<13> > layer13_out_V_t_q0;
    sc_signal< sc_lv<14> > layer14_out_V_i_q0;
    sc_signal< sc_lv<14> > layer14_out_V_t_q0;
    sc_signal< sc_lv<13> > layer16_out_V_i_q0;
    sc_signal< sc_lv<13> > layer16_out_V_t_q0;
    sc_signal< sc_lv<14> > layer17_out_V_i_q0;
    sc_signal< sc_lv<14> > layer17_out_V_t_q0;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_start;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_done;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_continue;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_idle;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_const_size_in_1;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_const_size_in_1_ap_vld;
    sc_signal< sc_lv<16> > Block_arrayctor_loop_U0_const_size_out_1;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_const_size_out_1_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_ap_start;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_ap_done;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_ap_ready;
    sc_signal< sc_lv<10> > conv_2d_large_cl_1_U0_data_V_address0;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_data_V_ce0;
    sc_signal< sc_lv<13> > conv_2d_large_cl_1_U0_res_V_address0;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_res_V_ce0;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_res_V_we0;
    sc_signal< sc_lv<14> > conv_2d_large_cl_1_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer3_out_V;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_res_V_full_n;
    sc_signal< sc_logic > relu_1_U0_ap_start;
    sc_signal< sc_logic > relu_1_U0_ap_done;
    sc_signal< sc_logic > relu_1_U0_ap_continue;
    sc_signal< sc_logic > relu_1_U0_ap_idle;
    sc_signal< sc_logic > relu_1_U0_ap_ready;
    sc_signal< sc_lv<13> > relu_1_U0_data_V_address0;
    sc_signal< sc_logic > relu_1_U0_data_V_ce0;
    sc_signal< sc_lv<13> > relu_1_U0_res_V_address0;
    sc_signal< sc_logic > relu_1_U0_res_V_ce0;
    sc_signal< sc_logic > relu_1_U0_res_V_we0;
    sc_signal< sc_lv<13> > relu_1_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer5_out_V;
    sc_signal< sc_logic > relu_1_U0_res_V_full_n;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_ready;
    sc_signal< sc_lv<13> > pooling2d_cl_U0_data_V_address0;
    sc_signal< sc_logic > pooling2d_cl_U0_data_V_ce0;
    sc_signal< sc_lv<11> > pooling2d_cl_U0_res_V_address0;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_we0;
    sc_signal< sc_lv<14> > pooling2d_cl_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer6_out_V;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_full_n;
    sc_signal< sc_logic > conv_2d_large_cl_U0_ap_start;
    sc_signal< sc_logic > conv_2d_large_cl_U0_ap_done;
    sc_signal< sc_logic > conv_2d_large_cl_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_large_cl_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_large_cl_U0_ap_ready;
    sc_signal< sc_lv<11> > conv_2d_large_cl_U0_data_V_address0;
    sc_signal< sc_logic > conv_2d_large_cl_U0_data_V_ce0;
    sc_signal< sc_lv<12> > conv_2d_large_cl_U0_res_V_address0;
    sc_signal< sc_logic > conv_2d_large_cl_U0_res_V_ce0;
    sc_signal< sc_logic > conv_2d_large_cl_U0_res_V_we0;
    sc_signal< sc_lv<14> > conv_2d_large_cl_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer7_out_V;
    sc_signal< sc_logic > conv_2d_large_cl_U0_res_V_full_n;
    sc_signal< sc_logic > relu_U0_ap_start;
    sc_signal< sc_logic > relu_U0_ap_done;
    sc_signal< sc_logic > relu_U0_ap_continue;
    sc_signal< sc_logic > relu_U0_ap_idle;
    sc_signal< sc_logic > relu_U0_ap_ready;
    sc_signal< sc_lv<12> > relu_U0_data_V_address0;
    sc_signal< sc_logic > relu_U0_data_V_ce0;
    sc_signal< sc_lv<12> > relu_U0_res_V_address0;
    sc_signal< sc_logic > relu_U0_res_V_ce0;
    sc_signal< sc_logic > relu_U0_res_V_we0;
    sc_signal< sc_lv<13> > relu_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer9_out_V;
    sc_signal< sc_logic > relu_U0_res_V_full_n;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_ready;
    sc_signal< sc_lv<12> > pooling2d_cl_1_U0_data_V_address0;
    sc_signal< sc_logic > pooling2d_cl_1_U0_data_V_ce0;
    sc_signal< sc_lv<10> > pooling2d_cl_1_U0_res_V_address0;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_we0;
    sc_signal< sc_lv<14> > pooling2d_cl_1_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer10_out_V;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_full_n;
    sc_signal< sc_logic > dense_large_2_U0_ap_start;
    sc_signal< sc_logic > dense_large_2_U0_ap_done;
    sc_signal< sc_logic > dense_large_2_U0_ap_continue;
    sc_signal< sc_logic > dense_large_2_U0_ap_idle;
    sc_signal< sc_logic > dense_large_2_U0_ap_ready;
    sc_signal< sc_lv<10> > dense_large_2_U0_data_V_address0;
    sc_signal< sc_logic > dense_large_2_U0_data_V_ce0;
    sc_signal< sc_lv<7> > dense_large_2_U0_res_V_address0;
    sc_signal< sc_logic > dense_large_2_U0_res_V_ce0;
    sc_signal< sc_logic > dense_large_2_U0_res_V_we0;
    sc_signal< sc_lv<14> > dense_large_2_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer11_out_V;
    sc_signal< sc_logic > dense_large_2_U0_res_V_full_n;
    sc_signal< sc_logic > relu_3_U0_ap_start;
    sc_signal< sc_logic > relu_3_U0_ap_done;
    sc_signal< sc_logic > relu_3_U0_ap_continue;
    sc_signal< sc_logic > relu_3_U0_ap_idle;
    sc_signal< sc_logic > relu_3_U0_ap_ready;
    sc_signal< sc_lv<7> > relu_3_U0_data_V_address0;
    sc_signal< sc_logic > relu_3_U0_data_V_ce0;
    sc_signal< sc_lv<7> > relu_3_U0_res_V_address0;
    sc_signal< sc_logic > relu_3_U0_res_V_ce0;
    sc_signal< sc_logic > relu_3_U0_res_V_we0;
    sc_signal< sc_lv<13> > relu_3_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer13_out_V;
    sc_signal< sc_logic > relu_3_U0_res_V_full_n;
    sc_signal< sc_logic > dense_large_1_U0_ap_start;
    sc_signal< sc_logic > dense_large_1_U0_ap_done;
    sc_signal< sc_logic > dense_large_1_U0_ap_continue;
    sc_signal< sc_logic > dense_large_1_U0_ap_idle;
    sc_signal< sc_logic > dense_large_1_U0_ap_ready;
    sc_signal< sc_lv<7> > dense_large_1_U0_data_V_address0;
    sc_signal< sc_logic > dense_large_1_U0_data_V_ce0;
    sc_signal< sc_lv<7> > dense_large_1_U0_res_V_address0;
    sc_signal< sc_logic > dense_large_1_U0_res_V_ce0;
    sc_signal< sc_logic > dense_large_1_U0_res_V_we0;
    sc_signal< sc_lv<14> > dense_large_1_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer14_out_V;
    sc_signal< sc_logic > dense_large_1_U0_res_V_full_n;
    sc_signal< sc_logic > relu_2_U0_ap_start;
    sc_signal< sc_logic > relu_2_U0_ap_done;
    sc_signal< sc_logic > relu_2_U0_ap_continue;
    sc_signal< sc_logic > relu_2_U0_ap_idle;
    sc_signal< sc_logic > relu_2_U0_ap_ready;
    sc_signal< sc_lv<7> > relu_2_U0_data_V_address0;
    sc_signal< sc_logic > relu_2_U0_data_V_ce0;
    sc_signal< sc_lv<7> > relu_2_U0_res_V_address0;
    sc_signal< sc_logic > relu_2_U0_res_V_ce0;
    sc_signal< sc_logic > relu_2_U0_res_V_we0;
    sc_signal< sc_lv<13> > relu_2_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer16_out_V;
    sc_signal< sc_logic > relu_2_U0_res_V_full_n;
    sc_signal< sc_logic > dense_large_U0_ap_start;
    sc_signal< sc_logic > dense_large_U0_ap_done;
    sc_signal< sc_logic > dense_large_U0_ap_continue;
    sc_signal< sc_logic > dense_large_U0_ap_idle;
    sc_signal< sc_logic > dense_large_U0_ap_ready;
    sc_signal< sc_lv<7> > dense_large_U0_data_V_address0;
    sc_signal< sc_logic > dense_large_U0_data_V_ce0;
    sc_signal< sc_lv<4> > dense_large_U0_res_V_address0;
    sc_signal< sc_logic > dense_large_U0_res_V_ce0;
    sc_signal< sc_logic > dense_large_U0_res_V_we0;
    sc_signal< sc_lv<14> > dense_large_U0_res_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer17_out_V;
    sc_signal< sc_logic > dense_large_U0_res_V_full_n;
    sc_signal< sc_logic > softmax_U0_ap_start;
    sc_signal< sc_logic > softmax_U0_ap_done;
    sc_signal< sc_logic > softmax_U0_ap_continue;
    sc_signal< sc_logic > softmax_U0_ap_idle;
    sc_signal< sc_logic > softmax_U0_ap_ready;
    sc_signal< sc_lv<4> > softmax_U0_data_V_address0;
    sc_signal< sc_logic > softmax_U0_data_V_ce0;
    sc_signal< sc_lv<4> > softmax_U0_res_V_address0;
    sc_signal< sc_logic > softmax_U0_res_V_ce0;
    sc_signal< sc_logic > softmax_U0_res_V_we0;
    sc_signal< sc_lv<14> > softmax_U0_res_V_d0;
    sc_signal< sc_logic > layer3_out_V_i_full_n;
    sc_signal< sc_logic > layer3_out_V_t_empty_n;
    sc_signal< sc_logic > layer5_out_V_i_full_n;
    sc_signal< sc_logic > layer5_out_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_V_i_full_n;
    sc_signal< sc_logic > layer6_out_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_V_i_full_n;
    sc_signal< sc_logic > layer7_out_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_V_i_full_n;
    sc_signal< sc_logic > layer9_out_V_t_empty_n;
    sc_signal< sc_logic > layer10_out_V_i_full_n;
    sc_signal< sc_logic > layer10_out_V_t_empty_n;
    sc_signal< sc_logic > layer11_out_V_i_full_n;
    sc_signal< sc_logic > layer11_out_V_t_empty_n;
    sc_signal< sc_logic > layer13_out_V_i_full_n;
    sc_signal< sc_logic > layer13_out_V_t_empty_n;
    sc_signal< sc_logic > layer14_out_V_i_full_n;
    sc_signal< sc_logic > layer14_out_V_t_empty_n;
    sc_signal< sc_logic > layer16_out_V_i_full_n;
    sc_signal< sc_logic > layer16_out_V_t_empty_n;
    sc_signal< sc_logic > layer17_out_V_i_full_n;
    sc_signal< sc_logic > layer17_out_V_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_arrayctor_loop_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_arrayctor_loop_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_conv_2d_large_cl_1_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_conv_2d_large_cl_1_U0_ap_ready;
    sc_signal< sc_lv<2> > conv_2d_large_cl_1_U0_ap_ready_count;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_start_full_n;
    sc_signal< sc_logic > Block_arrayctor_loop_U0_start_write;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_start_full_n;
    sc_signal< sc_logic > conv_2d_large_cl_1_U0_start_write;
    sc_signal< sc_logic > relu_1_U0_start_full_n;
    sc_signal< sc_logic > relu_1_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_U0_start_full_n;
    sc_signal< sc_logic > pooling2d_cl_U0_start_write;
    sc_signal< sc_logic > conv_2d_large_cl_U0_start_full_n;
    sc_signal< sc_logic > conv_2d_large_cl_U0_start_write;
    sc_signal< sc_logic > relu_U0_start_full_n;
    sc_signal< sc_logic > relu_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_1_U0_start_full_n;
    sc_signal< sc_logic > pooling2d_cl_1_U0_start_write;
    sc_signal< sc_logic > dense_large_2_U0_start_full_n;
    sc_signal< sc_logic > dense_large_2_U0_start_write;
    sc_signal< sc_logic > relu_3_U0_start_full_n;
    sc_signal< sc_logic > relu_3_U0_start_write;
    sc_signal< sc_logic > dense_large_1_U0_start_full_n;
    sc_signal< sc_logic > dense_large_1_U0_start_write;
    sc_signal< sc_logic > relu_2_U0_start_full_n;
    sc_signal< sc_logic > relu_2_U0_start_write;
    sc_signal< sc_logic > dense_large_U0_start_full_n;
    sc_signal< sc_logic > dense_large_U0_start_write;
    sc_signal< sc_logic > softmax_U0_start_full_n;
    sc_signal< sc_logic > softmax_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_Block_arrayctor_loop_U0_ap_continue();
    void thread_Block_arrayctor_loop_U0_ap_start();
    void thread_Block_arrayctor_loop_U0_start_full_n();
    void thread_Block_arrayctor_loop_U0_start_write();
    void thread_ap_channel_done_layer10_out_V();
    void thread_ap_channel_done_layer11_out_V();
    void thread_ap_channel_done_layer13_out_V();
    void thread_ap_channel_done_layer14_out_V();
    void thread_ap_channel_done_layer16_out_V();
    void thread_ap_channel_done_layer17_out_V();
    void thread_ap_channel_done_layer3_out_V();
    void thread_ap_channel_done_layer5_out_V();
    void thread_ap_channel_done_layer6_out_V();
    void thread_ap_channel_done_layer7_out_V();
    void thread_ap_channel_done_layer9_out_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_Block_arrayctor_loop_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_conv_2d_large_cl_1_U0_ap_ready();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_const_size_in_1();
    void thread_const_size_in_1_ap_vld();
    void thread_const_size_out_1();
    void thread_const_size_out_1_ap_vld();
    void thread_conv_2d_large_cl_1_U0_ap_continue();
    void thread_conv_2d_large_cl_1_U0_ap_start();
    void thread_conv_2d_large_cl_1_U0_res_V_full_n();
    void thread_conv_2d_large_cl_1_U0_start_full_n();
    void thread_conv_2d_large_cl_1_U0_start_write();
    void thread_conv_2d_large_cl_U0_ap_continue();
    void thread_conv_2d_large_cl_U0_ap_start();
    void thread_conv_2d_large_cl_U0_res_V_full_n();
    void thread_conv_2d_large_cl_U0_start_full_n();
    void thread_conv_2d_large_cl_U0_start_write();
    void thread_dense_large_1_U0_ap_continue();
    void thread_dense_large_1_U0_ap_start();
    void thread_dense_large_1_U0_res_V_full_n();
    void thread_dense_large_1_U0_start_full_n();
    void thread_dense_large_1_U0_start_write();
    void thread_dense_large_2_U0_ap_continue();
    void thread_dense_large_2_U0_ap_start();
    void thread_dense_large_2_U0_res_V_full_n();
    void thread_dense_large_2_U0_start_full_n();
    void thread_dense_large_2_U0_start_write();
    void thread_dense_large_U0_ap_continue();
    void thread_dense_large_U0_ap_start();
    void thread_dense_large_U0_res_V_full_n();
    void thread_dense_large_U0_start_full_n();
    void thread_dense_large_U0_start_write();
    void thread_input1_V_address0();
    void thread_input1_V_address1();
    void thread_input1_V_ce0();
    void thread_input1_V_ce1();
    void thread_input1_V_d0();
    void thread_input1_V_d1();
    void thread_input1_V_we0();
    void thread_input1_V_we1();
    void thread_layer19_out_V_address0();
    void thread_layer19_out_V_address1();
    void thread_layer19_out_V_ce0();
    void thread_layer19_out_V_ce1();
    void thread_layer19_out_V_d0();
    void thread_layer19_out_V_d1();
    void thread_layer19_out_V_we0();
    void thread_layer19_out_V_we1();
    void thread_pooling2d_cl_1_U0_ap_continue();
    void thread_pooling2d_cl_1_U0_ap_start();
    void thread_pooling2d_cl_1_U0_res_V_full_n();
    void thread_pooling2d_cl_1_U0_start_full_n();
    void thread_pooling2d_cl_1_U0_start_write();
    void thread_pooling2d_cl_U0_ap_continue();
    void thread_pooling2d_cl_U0_ap_start();
    void thread_pooling2d_cl_U0_res_V_full_n();
    void thread_pooling2d_cl_U0_start_full_n();
    void thread_pooling2d_cl_U0_start_write();
    void thread_relu_1_U0_ap_continue();
    void thread_relu_1_U0_ap_start();
    void thread_relu_1_U0_res_V_full_n();
    void thread_relu_1_U0_start_full_n();
    void thread_relu_1_U0_start_write();
    void thread_relu_2_U0_ap_continue();
    void thread_relu_2_U0_ap_start();
    void thread_relu_2_U0_res_V_full_n();
    void thread_relu_2_U0_start_full_n();
    void thread_relu_2_U0_start_write();
    void thread_relu_3_U0_ap_continue();
    void thread_relu_3_U0_ap_start();
    void thread_relu_3_U0_res_V_full_n();
    void thread_relu_3_U0_start_full_n();
    void thread_relu_3_U0_start_write();
    void thread_relu_U0_ap_continue();
    void thread_relu_U0_ap_start();
    void thread_relu_U0_res_V_full_n();
    void thread_relu_U0_start_full_n();
    void thread_relu_U0_start_write();
    void thread_softmax_U0_ap_continue();
    void thread_softmax_U0_ap_start();
    void thread_softmax_U0_start_full_n();
    void thread_softmax_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
