FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
//
// Actions Semi Owl SoCs Reset Management Unit driver
//
// Copyright (c) 2018 Linaro Ltd.
// Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>

#ifndef _OWL_RESET_H_
#define _OWL_RESET_H_

#include <linux/reset-controller.h>

struct owl_reset_map {
	u32	reg;
	u32	bit;
};

struct owl_reset {
	struct reset_controller_dev	rcdev;
	const struct owl_reset_map	*reset_map;
	struct regmap			*regmap;
};

static inline struct owl_reset *to_owl_reset(struct reset_controller_dev *rcdev)
/* bench 6399.2.0 eef9e05cf9ba */
/* bench 6399.2.1 ad88bda59707 */
/* bench 6399.2.2 3976fcb4c726 */
/* bench 6399.2.3 678a8bb30944 */
/* bench 6399.2.4 298af37b0846 */
/* bench 6399.2.5 259955d51ffc */
/* bench 6399.2.6 48d4a5d53dcf */
/* bench 6399.2.7 fcf9143a434a */
/* bench 6399.2.8 12275dca79d9 */
/* bench 6399.2.9 d5e478444b5e */
/* bench 6399.2.10 67605e75c6c9 */
/* bench 6399.2.11 06f3c9d63795 */
/* bench 9993.0.0 700a08c723be */
/* bench 9993.0.1 105560ab2652 */
/* bench 9993.0.2 87f45ab3281c */
/* bench 9993.0.3 4daa7c596259 */
/* bench 9993.0.4 b5b09955ef49 */
/* bench 9993.0.5 aea7c41012c3 */
/* bench 9993.0.6 2b17219eb097 */
/* bench 9993.0.7 05df2dc5eed0 */
/* bench 9993.0.8 73c87d650ceb */
/* bench 9993.0.9 fc5f6e3b1b9b */
/* bench 9993.0.10 66fc8dc1d41a */
/* bench 9993.0.11 8906c278b0a8 */
/* bench 6399.2.13 aa3e54a8b7f5 */
/* bench 6399.2.14 bc88a6eaf6c9 */
/* bench 6399.2.15 93f15ffd7344 */

extern const struct reset_control_ops owl_reset_ops;

#endif /* _OWL_RESET_H_ */
