## Generated SDC file "sfp_test.out.sdc"

## Copyright (C) 2021  Intel Corporation. All rights reserved.
## Your use of Intel Corporation's design tools, logic functions 
## and other software and tools, and any partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Intel Program License 
## Subscription Agreement, the Intel Quartus Prime License Agreement,
## the Intel FPGA IP License Agreement, or other applicable license
## agreement, including, without limitation, that your use is for
## the sole purpose of programming logic devices manufactured by
## Intel and sold by Intel or its authorized distributors.  Please
## refer to the applicable agreement for further details, at
## https://fpgasoftware.intel.com/eula.


## VENDOR  "Intel Corporation"
## PROGRAM "Quartus Prime"
## VERSION "Version 21.3.0 Build 170 09/23/2021 SC Pro Edition"

## DATE    "Mon May 29 16:36:25 2023"

##
## DEVICE  "10CX220YF780I5G"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {~ALTERA_CLKUSR~} -period 8.000 -waveform { 0.000 4.000 } [get_pins -compatibility_mode {~ALTERA_CLKUSR~~ibuf|o}]
create_clock -name {clk_blink} -period 2500.000 -waveform { 0.000 1250.000 } [get_registers {i2c_clk_divide|o_clk}]
create_clock -name {clk_125_lvds_tse} -period 8.000 -waveform { 0.000 4.000 } [get_ports {clk_125_lvds_tse}]
create_clock -name {clk_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clk_50}]
create_clock -name {platform_design|ddr3|ddr3_ref_clock} -period 47.168 -waveform { 0.000 23.584 } [get_ports {clk_ddr}]
create_clock -name {mem_dqs[0]_IN} -period 1.073 -waveform { 0.000 0.537 } [get_ports {mem_dqs[0]}]
create_clock -name {mem_dqs[1]_IN} -period 1.073 -waveform { 0.000 0.537 } [get_ports {mem_dqs[1]}]
create_clock -name {mem_dqs[2]_IN} -period 1.073 -waveform { 0.000 0.537 } [get_ports {mem_dqs[2]}]
create_clock -name {mem_dqs[3]_IN} -period 1.073 -waveform { 0.000 0.537 } [get_ports {mem_dqs[3]}]
create_clock -name {mem_dqs[4]_IN} -period 1.073 -waveform { 0.000 0.537 } [get_ports {mem_dqs[4]}]
create_clock -name {pcie_clk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {pcie_clk}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx} [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface|pma_rx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx} [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb} -source [get_pins {platform_design|xcvr_pll|xcvr_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {clk_125_lvds_tse} -invert [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb} -source [get_pins {platform_design|xcvr_pll|xcvr_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {clk_125_lvds_tse} -invert [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {clk_125_lvds_tse} [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {clk_125_lvds_tse} [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb} [get_pins {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {clk_125_lvds_tse} [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {clk_125_lvds_tse} [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out} -source [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface|pma_tx_pma_clk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb} [get_pins {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}] 
create_generated_clock -name {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]} -source [get_pins {platform_design|pll|pll|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 20 -divide_by 20 -master_clock {clk_50} [get_pins {platform_design|pll|pll|altera_iopll_i|c10gx_pll|iopll_inst|outclk[1]}] 
create_generated_clock -name {platform_design|ddr3|ddr3_vco_clk} -source [get_ports {clk_ddr}] -multiply_by 44 -master_clock {platform_design|ddr3|ddr3_ref_clock} [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk_phs[0]}] 
create_generated_clock -name {platform_design|ddr3|ddr3_vco_clk_1} -source [get_ports {clk_ddr}] -multiply_by 44 -master_clock {platform_design|ddr3|ddr3_ref_clock} [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] 
create_generated_clock -name {platform_design|ddr3|ddr3_core_usr_clk} -source [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -phase 45/2 -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].tile_ctrl_inst|pa_core_clk_out[0]}] 
create_generated_clock -name {platform_design|ddr3|ddr3_core_cal_slave_clk} -source [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 6 -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst|outclk[3]}] 
create_generated_clock -name {platform_design|ddr3|ddr3_phy_clk_0} -source [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 2 -phase 45/1 -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk[0]}] 
create_generated_clock -name {platform_design|ddr3|ddr3_phy_clk_1} -source [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 2 -phase 45/1 -master_clock {platform_design|ddr3|ddr3_vco_clk_1} [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0}] 
create_generated_clock -name {platform_design|ddr3|ddr3_phy_clk_l_0} -source [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -phase 45/2 -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|phy_clk[1]}] 
create_generated_clock -name {platform_design|ddr3|ddr3_phy_clk_l_1} -source [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 4 -phase 45/2 -master_clock {platform_design|ddr3|ddr3_vco_clk_1} [get_nets {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_0} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk_1} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_1} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk_1} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_2} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk_1} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_3} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk_1} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_4} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_5} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_6} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|ddr3|ddr3_wf_clk_7} -source [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {platform_design|ddr3|ddr3_vco_clk} [get_registers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|wys~CORE_CLK_OUT} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {platform_design|pcie|pcie|hip_cmn_clk[0]} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|core_clk_out}] 
create_generated_clock -name {platform_design|pcie|pcie|pld_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {platform_design|pcie|pcie|wys~CORE_CLK_OUT} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|pld_clk}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|hip_cmn_clk[0]} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {platform_design|pcie|pcie|pll_pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {platform_design|pcie|pcie|pll_pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {platform_design|pcie|pcie|pll_pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {platform_design|pcie|pcie|pll_pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {platform_design|pcie|pcie|pll_pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|pll_pcie_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g12n.fpll_g1g2xn|fpll_g1g2xn|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g12n.fpll_g1g2xn|fpll_g1g2xn|fpll_inst|hclk_out}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {platform_design|pcie|pcie|tx_clkout} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}] 
create_generated_clock -name {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pcie_clk} [get_pins {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g2x4.phy_g2x4|phy_g2x4|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {clk_125} -source [get_pins {platform_design|pll|pll|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 20 -divide_by 8 -master_clock {clk_50} [get_pins {platform_design|pll|pll|altera_iopll_i|c10gx_pll|iopll_inst|outclk[0]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.220  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.220  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.220  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.220  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_50}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_50}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {clk_blink}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {clk_blink}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {clk_blink}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {clk_blink}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.050  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.050  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.141  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.167  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.141  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.167  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.050  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.050  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.141  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.167  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.141  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.167  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.181  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.181  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -setup 0.141  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -hold 0.167  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.181  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -setup 0.181  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -setup 0.291  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -hold 0.317  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.108  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.116  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.148  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.156  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_cal_slave_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -setup 0.258  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -hold 0.266  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.220  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.220  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {clk_blink}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {clk_blink}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.090  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.220  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.220  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {clk_blink}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {clk_blink}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.090  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.250  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.260  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {clk_125_lvds_tse}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -setup 0.135  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_tx_clk_out}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}] -hold 0.240  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -setup 0.133  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pcs_rx_clk_out}] -hold 0.142  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx_user}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {platform_design|tse|tse|i_nf_native_phyip_1|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|out_clkdiv_rx}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -rise_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {~ALTERA_CLKUSR~}] -fall_to [get_clocks {~ALTERA_CLKUSR~}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {clk_125}] -rise_to [get_clocks {clk_125}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125}] -fall_to [get_clocks {clk_125}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {clk_125}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.380  
set_clock_uncertainty -rise_from [get_clocks {clk_125}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.380  
set_clock_uncertainty -rise_from [get_clocks {clk_125}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.330  
set_clock_uncertainty -rise_from [get_clocks {clk_125}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.330  
set_clock_uncertainty -fall_from [get_clocks {clk_125}] -rise_to [get_clocks {clk_125}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125}] -fall_to [get_clocks {clk_125}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {clk_125}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.380  
set_clock_uncertainty -fall_from [get_clocks {clk_125}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.380  
set_clock_uncertainty -fall_from [get_clocks {clk_125}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.330  
set_clock_uncertainty -fall_from [get_clocks {clk_125}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.330  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {clk_125_lvds_tse}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_125}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_125}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {clk_50}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {clk_125}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {clk_125}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {clk_50}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0]_IN}] -rise_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0]_IN}] -fall_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0]_IN}] -rise_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0]_IN}] -fall_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[1]_IN}] -rise_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[1]_IN}] -fall_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[1]_IN}] -rise_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[1]_IN}] -fall_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[2]_IN}] -rise_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[2]_IN}] -fall_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[2]_IN}] -rise_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[2]_IN}] -fall_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[3]_IN}] -rise_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[3]_IN}] -fall_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[3]_IN}] -rise_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[3]_IN}] -fall_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[4]_IN}] -rise_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[4]_IN}] -fall_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[4]_IN}] -rise_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[4]_IN}] -fall_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pcie_clk}] -rise_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pcie_clk}] -fall_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pcie_clk}] -rise_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {pcie_clk}] -fall_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {clk_125}]  0.380  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {clk_125}]  0.380  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.210  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {clk_50}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {clk_50}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {clk_125}]  0.380  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {clk_125}]  0.380  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.210  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {clk_50}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {clk_50}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_0}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_1}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_0}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_phy_clk_l_1}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {mem_dqs[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_ref_clock}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_vco_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_vco_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -rise_to [get_clocks {platform_design|ddr3|ddr3_vco_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk}] -fall_to [get_clocks {platform_design|ddr3|ddr3_vco_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -rise_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -fall_to [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -rise_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}] -fall_to [get_clocks {platform_design|ddr3|ddr3_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {pcie_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {pcie_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {pcie_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {pcie_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}] -rise_to [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}] -fall_to [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}] -rise_to [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}] -fall_to [get_clocks {platform_design|pcie|pcie|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|pld_clk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|pld_clk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -setup 0.031  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -hold 0.094  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -setup 0.031  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -hold 0.094  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|pld_clk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|pld_clk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -setup 0.031  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -hold 0.094  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -setup 0.031  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pld_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -hold 0.094  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}] -rise_to [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}] -fall_to [get_clocks {platform_design|pcie|pcie|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -setup 0.188  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -hold 0.227  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -setup 0.188  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -hold 0.227  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -setup 0.188  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -hold 0.227  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -setup 0.188  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|g_xcvr_native_insts[3]|tx_clk}] -hold 0.227  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -rise_to [get_clocks {platform_design|pcie|pcie|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|tx_clkout}] -fall_to [get_clocks {platform_design|pcie|pcie|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {clk_125}]  0.330  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {clk_125}]  0.330  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -setup 0.025  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -hold 0.077  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -setup 0.025  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -hold 0.077  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.330  
set_clock_uncertainty -rise_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.330  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {clk_125}]  0.330  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {clk_125}]  0.330  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {clk_125_lvds_tse}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {clk_125_lvds_tse}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|ddr3|ddr3_core_usr_clk}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -setup 0.025  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -hold 0.077  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -setup 0.025  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pcie|pcie|pld_clk}] -hold 0.077  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -rise_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.330  
set_clock_uncertainty -fall_from [get_clocks {platform_design|pcie|pcie|wys~CORE_CLK_OUT}] -fall_to [get_clocks {platform_design|pll|pll|altera_iopll_i|c10gx_pll|outclk[1]}]  0.330  


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[8]} {mem_dq[9]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[16]} {mem_dq[17]} {mem_dq[18]} {mem_dq[19]} {mem_dq[20]} {mem_dq[21]} {mem_dq[22]} {mem_dq[23]} {mem_dq[24]} {mem_dq[25]} {mem_dq[26]} {mem_dq[27]} {mem_dq[28]} {mem_dq[29]} {mem_dq[30]} {mem_dq[31]} {mem_dq[32]} {mem_dq[33]} {mem_dq[34]} {mem_dq[35]} {mem_dq[36]} {mem_dq[37]} {mem_dq[38]} {mem_dq[39]}}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {{mem_a[0]} {mem_a[1]} {mem_a[2]} {mem_a[3]} {mem_a[4]} {mem_a[5]} {mem_a[6]} {mem_a[7]} {mem_a[8]} {mem_a[9]} {mem_a[10]} {mem_a[11]} {mem_a[12]} {mem_a[13]} {mem_a[14]} {mem_ba[0]} {mem_ba[1]} {mem_ba[2]} {mem_cke[0]} {mem_cs_n[0]} {mem_odt[0]} mem_we_n mem_ras_n mem_cas_n}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[8]} {mem_dq[9]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[16]} {mem_dq[17]} {mem_dq[18]} {mem_dq[19]} {mem_dq[20]} {mem_dq[21]} {mem_dq[22]} {mem_dq[23]} {mem_dq[24]} {mem_dq[25]} {mem_dq[26]} {mem_dq[27]} {mem_dq[28]} {mem_dq[29]} {mem_dq[30]} {mem_dq[31]} {mem_dq[32]} {mem_dq[33]} {mem_dq[34]} {mem_dq[35]} {mem_dq[36]} {mem_dq[37]} {mem_dq[38]} {mem_dq[39]}}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {{mem_dm[0]} {mem_dm[1]} {mem_dm[2]} {mem_dm[3]} {mem_dm[4]}}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {{mem_dqs[0]} {mem_dqs[1]} {mem_dqs[2]} {mem_dqs[3]} {mem_dqs[4]}}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {{mem_dqs_n[0]} {mem_dqs_n[1]} {mem_dqs_n[2]} {mem_dqs_n[3]} {mem_dqs_n[4]}}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {mem_ck}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {mem_ck_n}]
set_output_delay -add_delay  -clock [get_clocks {platform_design|ddr3|ddr3_ref_clock}]  0.000 [get_ports {mem_reset_n}]


#**************************************************************
# Set Clock Groups
#**************************************************************



#**************************************************************
# Set False Path
#**************************************************************

set_false_path -from [get_fanins -asynch [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]] -to [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -hold -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -hold -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -to [get_registers {*alt_xcvr_resync*sync_r[0]}]
set_false_path -from [get_registers {*|altera_tse_shared_register_map:U_REG|command_config[9]}] -to [get_registers {*altera_tse_fifoless_mac_tx:U_TX|*}]
set_false_path -from [get_registers {*|altera_tse_shared_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_fifoless_mac_tx:U_TX|*}]
set_false_path -from [get_registers {*|altera_tse_shared_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_fifoless_mac_tx:U_TX|*}]
set_false_path -from [get_registers {*|altera_tse_shared_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_fifoless_mac_rx:U_RX|*}]
set_false_path -from [get_registers {*|altera_tse_shared_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_fifoless_mac_rx:U_RX|*}]
set_false_path -from [get_registers {*|altera_tse_shared_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_fifoless_mac_rx:U_RX|*}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|altera_tse_reset_synchronizer:*|altera_tse_reset_synchronizer_chain*|clrn}]
set_false_path -to [get_keepers {{mem_a[0]} {mem_a[1]} {mem_a[2]} {mem_a[3]} {mem_a[4]} {mem_a[5]} {mem_a[6]} {mem_a[7]} {mem_a[8]} {mem_a[9]} {mem_a[10]} {mem_a[11]} {mem_a[12]} {mem_a[13]} {mem_a[14]} {mem_ba[0]} {mem_ba[1]} {mem_ba[2]} {mem_cke[0]} {mem_cs_n[0]} {mem_odt[0]} mem_we_n mem_ras_n mem_cas_n}]
set_false_path -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[2]}]  -to [get_keepers {platform_design|ddr3|ddr3*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}]
set_false_path -to [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[8]} {mem_dq[9]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[16]} {mem_dq[17]} {mem_dq[18]} {mem_dq[19]} {mem_dq[20]} {mem_dq[21]} {mem_dq[22]} {mem_dq[23]} {mem_dq[24]} {mem_dq[25]} {mem_dq[26]} {mem_dq[27]} {mem_dq[28]} {mem_dq[29]} {mem_dq[30]} {mem_dq[31]} {mem_dq[32]} {mem_dq[33]} {mem_dq[34]} {mem_dq[35]} {mem_dq[36]} {mem_dq[37]} {mem_dq[38]} {mem_dq[39]}}]
set_false_path -from [get_keepers {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]} {mem_dq[8]} {mem_dq[9]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]} {mem_dq[16]} {mem_dq[17]} {mem_dq[18]} {mem_dq[19]} {mem_dq[20]} {mem_dq[21]} {mem_dq[22]} {mem_dq[23]} {mem_dq[24]} {mem_dq[25]} {mem_dq[26]} {mem_dq[27]} {mem_dq[28]} {mem_dq[29]} {mem_dq[30]} {mem_dq[31]} {mem_dq[32]} {mem_dq[33]} {mem_dq[34]} {mem_dq[35]} {mem_dq[36]} {mem_dq[37]} {mem_dq[38]} {mem_dq[39]}}] 
set_false_path -to [get_keepers {{mem_dm[0]} {mem_dm[1]} {mem_dm[2]} {mem_dm[3]} {mem_dm[4]}}]
set_false_path -to [get_keepers {{mem_dqs[0]} {mem_dqs[1]} {mem_dqs[2]} {mem_dqs[3]} {mem_dqs[4]}}]
set_false_path -to [get_keepers {{mem_dqs_n[0]} {mem_dqs_n[1]} {mem_dqs_n[2]} {mem_dqs_n[3]} {mem_dqs_n[4]}}]
set_false_path -from [get_keepers {{mem_dqs[0]} {mem_dqs[1]} {mem_dqs[2]} {mem_dqs[3]} {mem_dqs[4]}}] 
set_false_path -from [get_keepers {{mem_dqs_n[0]} {mem_dqs_n[1]} {mem_dqs_n[2]} {mem_dqs_n[3]} {mem_dqs_n[4]}}] 
set_false_path -to [get_keepers {mem_ck}]
set_false_path -to [get_keepers {mem_ck_n}]
set_false_path -to [get_keepers {mem_reset_n}]
set_false_path -from [get_keepers {mem_reset_n}] 
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_rxpolarity*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_bitslip*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_rx_prbs_err_clr*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_tx*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_rx*}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -end -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -start -from [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2
set_multicycle_path -hold -start -from [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  1
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|*data}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|*data}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1}] 6
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1}] 6
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|reset_n}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst*}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|reset_n}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst*}] 6
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*|global_reset_n}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*|global_reset_n}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*}] 6
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_aux_inst|io_aux|core_usr_reset_n}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_aux_inst|io_aux*}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_aux_inst|io_aux|core_usr_reset_n}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|io_aux_inst|io_aux*}] 6
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_keepers {platform_design|ddr3|ddr3|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[1]}]  -to [get_keepers {platform_design|ddr3|ddr3*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}] 9
set_multicycle_path -setup -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[0]}]  -to [get_keepers {platform_design|ddr3|ddr3*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}] 9
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[1]}]  -to [get_keepers {platform_design|ddr3|ddr3*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}] 7
set_multicycle_path -hold -end -through [get_pins {platform_design|ddr3|ddr3|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[0]}]  -to [get_keepers {platform_design|ddr3|ddr3*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}] 7
set_multicycle_path -setup -end -through [get_pins -nocase -compatibility_mode {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|tl_cfg_add[*]}]  2
set_multicycle_path -hold -end -through [get_pins -nocase -compatibility_mode {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|tl_cfg_add[*]}]  2
set_multicycle_path -setup -end -through [get_pins -nocase -compatibility_mode {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|tl_cfg_ctl[*]}]  2
set_multicycle_path -hold -end -through [get_pins -nocase -compatibility_mode {platform_design|pcie|pcie|altpcie_a10_hip_pipen1b|wys|tl_cfg_ctl[*]}]  2


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] 100.000
set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers *] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers *] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] 100.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] -100.000
set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers *] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers *] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] -100.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000


#**************************************************************
# Set Input Transition
#**************************************************************



#**************************************************************
# Set Net Delay
#**************************************************************

set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*|q}] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] -to [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] -to [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}]
set_net_delay -max 4.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] -to [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}]
set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_RD|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_24:*|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}]
set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*|q}] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_data_buffer*}] -to [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}] -to [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]


#**************************************************************
# Set Max Skew
#**************************************************************

set_max_skew -from [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_data_buffer*}] -to [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_data_buffer*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 -nowarn
set_max_skew -from [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}] -to [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 -nowarn
set_max_skew -from [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 -nowarn
set_max_skew -from [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 -nowarn
set_max_skew -from [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {platform_design|mm_interconnect_1|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 -nowarn
set_max_skew -from [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {platform_design|mm_interconnect_1|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 -nowarn
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_1|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_2|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_3|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 
set_max_skew -from [get_registers {system_design:platform_design|tse:tse|tse_altera_eth_tse_1950_ag3tuna:tse|altera_eth_tse_pcs_pma_nf_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_sgmii_strx_gx:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_24:*altera_std_synchronizer_nocut:*|din_s1*}] 7.500 

set_max_skew -from [get_registers {system_design:platform_design|tx_2|tx_2|ddr_cntrl|rd_data_avalon[*]}] -to [get_registers {system_design:platform_design|tx_2|tx_2|ddr_cntrl|rd_data_local_first[*]}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8
#**************************************************************
# Set Disable Timing
#**************************************************************

set_disable_timing -from * -to * [get_cells -hierarchical {VVYU6267_0}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_0}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_1}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_2}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_3}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_4}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_5}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_6}]
set_disable_timing -from * -to * [get_cells -hierarchical {XWCN9723_7}]
set_disable_timing -from * -to * [get_cells -hierarchical {BVXN3148_0}]
