/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [6:0] _01_;
  reg [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [35:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_40z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [14:0] celloutsig_0_52z;
  wire [13:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_75z;
  wire [2:0] celloutsig_0_78z;
  wire celloutsig_0_82z;
  wire celloutsig_0_84z;
  wire [6:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [2:0] celloutsig_1_15z;
  wire [25:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~celloutsig_0_22z;
  assign celloutsig_0_70z = ~celloutsig_0_42z;
  assign celloutsig_0_75z = ~celloutsig_0_72z;
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_0_10z = ~celloutsig_0_12z[2];
  assign celloutsig_0_82z = celloutsig_0_11z[10] | celloutsig_0_54z[5];
  assign celloutsig_1_2z = celloutsig_1_0z | in_data[142];
  assign celloutsig_0_2z = celloutsig_0_0z | celloutsig_0_12z[0];
  assign celloutsig_0_29z = celloutsig_0_0z | celloutsig_0_12z[1];
  assign celloutsig_1_14z = celloutsig_1_0z ^ celloutsig_1_11z;
  assign celloutsig_1_18z = celloutsig_1_8z ^ celloutsig_1_16z[24];
  assign celloutsig_0_15z = in_data[93] ^ celloutsig_0_10z;
  assign celloutsig_0_19z = celloutsig_0_2z ^ celloutsig_0_16z;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 7'h00;
    else _00_ <= { 6'h3f, celloutsig_0_2z };
  reg [6:0] _17_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 7'h00;
    else _17_ <= { in_data[44:42], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[6], celloutsig_0_12z[5:0] } = _17_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 8'h00;
    else _02_ <= in_data[39:32];
  assign celloutsig_0_36z = { celloutsig_0_3z[33:21], celloutsig_0_34z } === { celloutsig_0_3z[9:6], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_10z, 6'h3f };
  assign celloutsig_0_42z = celloutsig_0_11z[17:3] === { in_data[39:30], celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_44z = { celloutsig_0_41z[3:1], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_43z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_34z } === { celloutsig_0_12z[5:4], celloutsig_0_0z, celloutsig_0_26z, 1'h1, celloutsig_0_4z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_37z, celloutsig_0_19z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z } === { in_data[110:109], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_2z } === celloutsig_1_7z[8:7];
  assign celloutsig_0_16z = { in_data[40:21], celloutsig_0_8z } === { celloutsig_0_11z[19:7], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_23z = { in_data[81:76], celloutsig_0_0z } === { celloutsig_0_17z[1], 6'h3f };
  assign celloutsig_0_38z = { celloutsig_0_24z[5:3], 6'h3f, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_29z } > { celloutsig_0_3z[15:4], 6'h3f };
  assign celloutsig_0_51z = { celloutsig_0_32z[10:9], celloutsig_0_30z } > { celloutsig_0_13z[1], celloutsig_0_46z, celloutsig_0_36z };
  assign celloutsig_0_62z = celloutsig_0_17z[2:0] > { celloutsig_0_12z[2], celloutsig_0_19z, celloutsig_0_43z };
  assign celloutsig_1_0z = in_data[151:148] > in_data[171:168];
  assign celloutsig_1_8z = in_data[188:185] > in_data[160:157];
  assign celloutsig_0_14z = in_data[40:16] > { celloutsig_0_11z[14:6], celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_50z = celloutsig_0_3z[10] & ~(celloutsig_0_9z);
  assign celloutsig_0_56z = 1'h1 & ~(celloutsig_0_41z[9]);
  assign celloutsig_0_57z = celloutsig_0_56z & ~(celloutsig_0_22z);
  assign celloutsig_1_13z = celloutsig_1_2z & ~(celloutsig_1_4z);
  assign celloutsig_0_22z = celloutsig_0_3z[2] & ~(celloutsig_0_8z);
  assign celloutsig_0_37z = { celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_0_78z = celloutsig_0_41z[10:8] % { 1'h1, celloutsig_0_70z, celloutsig_0_44z };
  assign celloutsig_0_85z = { celloutsig_0_4z, celloutsig_0_82z } % { 1'h1, celloutsig_0_78z, celloutsig_0_51z, celloutsig_0_75z, celloutsig_0_10z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, in_data[150:142], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_3z[2:0], celloutsig_1_6z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[1], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[183:181], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_15z } % { 1'h1, in_data[184:172], celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_3z[23], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, _01_[6], celloutsig_0_12z[5:0], celloutsig_0_2z, 6'h3f, celloutsig_0_8z } % { 1'h1, in_data[16:2], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_3z[26:20], _00_, celloutsig_0_9z } % { 1'h1, celloutsig_0_11z[18:6], celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[34:24], celloutsig_0_22z } % { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_4z };
  assign celloutsig_0_32z = { 1'h1, celloutsig_0_19z, celloutsig_0_10z, 1'h1, celloutsig_0_2z, 6'h3f } % { 1'h1, celloutsig_0_3z[30:21] };
  assign celloutsig_0_0z = | in_data[70:61];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = | { celloutsig_1_16z[24:20], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_26z = | { in_data[38], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_28z = | { celloutsig_0_18z[5:2], _02_, celloutsig_0_14z };
  assign celloutsig_0_30z = | { celloutsig_0_12z[3:1], celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_26z, 1'h1, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_30z, 1'h1, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_43z = ~^ { celloutsig_0_41z, celloutsig_0_14z, _01_[6], celloutsig_0_12z[5:0] };
  assign celloutsig_0_46z = ~^ { celloutsig_0_40z[7:2], celloutsig_0_15z };
  assign celloutsig_0_6z = ~^ in_data[89:82];
  assign celloutsig_0_72z = ~^ { celloutsig_0_32z[10:2], celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_9z = ~^ celloutsig_0_12z[4:1];
  assign celloutsig_0_21z = ~^ celloutsig_0_18z[5:2];
  assign celloutsig_0_3z = { in_data[95:68], celloutsig_0_2z, _01_[6], celloutsig_0_12z[5:0] } >> in_data[72:37];
  assign celloutsig_0_40z = { celloutsig_0_12z[2], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_9z, _02_, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z } >> { _00_[3:2], celloutsig_0_13z };
  assign celloutsig_0_41z = { celloutsig_0_40z[15:7], celloutsig_0_16z, celloutsig_0_14z } >> { celloutsig_0_40z[16:14], 1'h1, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_38z };
  assign celloutsig_0_4z = celloutsig_0_3z[14:9] >> { _01_[6], celloutsig_0_12z[5:1] };
  assign celloutsig_0_54z = { celloutsig_0_40z[11:0], celloutsig_0_50z, celloutsig_0_51z } >> { celloutsig_0_52z[14:13], celloutsig_0_32z[8:0], celloutsig_0_17z[3], celloutsig_0_23z, celloutsig_0_36z };
  assign celloutsig_1_1z = { in_data[133:131], celloutsig_1_0z, celloutsig_1_0z } >> in_data[182:178];
  assign celloutsig_0_17z = celloutsig_0_4z[3:0] >> celloutsig_0_13z[10:7];
  assign celloutsig_1_3z = { in_data[105:104], celloutsig_1_2z, celloutsig_1_2z } ~^ celloutsig_1_1z[4:1];
  assign celloutsig_0_18z = { celloutsig_0_11z[4:2], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_14z } ~^ celloutsig_0_12z[5:0];
  assign celloutsig_0_84z = ~((celloutsig_0_57z & celloutsig_0_62z) | celloutsig_0_41z[0]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[3] & celloutsig_1_4z) | celloutsig_1_1z[4]);
  assign celloutsig_0_25z = ~((celloutsig_0_19z & celloutsig_0_21z) | celloutsig_0_13z[8]);
  assign celloutsig_0_33z = ~((celloutsig_0_29z & celloutsig_0_14z) | celloutsig_0_15z);
  always_latch
    if (!clkin_data[32]) celloutsig_1_15z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_15z = celloutsig_1_1z[4:2];
  assign celloutsig_0_12z[6] = celloutsig_0_12z[1] ~^ _01_[6];
  assign { celloutsig_0_52z[14:13], celloutsig_0_52z[0] } = { celloutsig_0_32z[10:9], celloutsig_0_17z[0] } ~^ { celloutsig_0_51z, celloutsig_0_8z, celloutsig_0_35z };
  assign _01_[5:0] = celloutsig_0_12z[5:0];
  assign celloutsig_0_52z[12:1] = { celloutsig_0_32z[8:0], celloutsig_0_17z[3:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
