# Progetto_Reti_Logiche_22-23

VHDL code for the implementation of an FPGA. Every information about the project are included in the relation paper.
