#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 21 17:38:44 2020
# Process ID: 41476
# Current directory: C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/Kintex_UltraScale/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/diff_sq_acc/xsim_script.tcl}
# Log file: C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/Kintex_UltraScale/sim/verilog/xsim.log
# Journal file: C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/Kintex_UltraScale/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/diff_sq_acc/xsim_script.tcl
# xsim {diff_sq_acc} -autoloadwcfg -tclbatch {diff_sq_acc.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source diff_sq_acc.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set dout_group [add_wave_group dout(wire) -into $coutputgroup]
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/dout_V_ap_vld -into $dout_group -color #ffff00 -radix hex
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/dout_V -into $dout_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set b_group [add_wave_group b(memory) -into $cinputgroup]
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_q0 -into $b_group -radix hex
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/b_V_address0 -into $b_group -radix hex
## set a_group [add_wave_group a(memory) -into $cinputgroup]
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_q0 -into $a_group -radix hex
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/a_V_address0 -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_start -into $blocksiggroup
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_done -into $blocksiggroup
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_idle -into $blocksiggroup
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_diff_sq_acc_top/AESL_inst_diff_sq_acc/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_diff_sq_acc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_diff_sq_acc_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_diff_sq_acc_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_diff_sq_acc_top/LENGTH_a_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_diff_sq_acc_top/LENGTH_b_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_diff_sq_acc_top/LENGTH_dout_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_dout_group [add_wave_group dout(wire) -into $tbcoutputgroup]
## add_wave /apatb_diff_sq_acc_top/dout_V_ap_vld -into $tb_dout_group -color #ffff00 -radix hex
## add_wave /apatb_diff_sq_acc_top/dout_V -into $tb_dout_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]
## add_wave /apatb_diff_sq_acc_top/b_V_q0 -into $tb_b_group -radix hex
## add_wave /apatb_diff_sq_acc_top/b_V_ce0 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_diff_sq_acc_top/b_V_address0 -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(memory) -into $tbcinputgroup]
## add_wave /apatb_diff_sq_acc_top/a_V_q0 -into $tb_a_group -radix hex
## add_wave /apatb_diff_sq_acc_top/a_V_ce0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_diff_sq_acc_top/a_V_address0 -into $tb_a_group -radix hex
## save_wave_config diff_sq_acc.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "110000"
// RTL Simulation : 1 / 10 [100.00%] @ "242000"
// RTL Simulation : 2 / 10 [100.00%] @ "370000"
// RTL Simulation : 3 / 10 [100.00%] @ "498000"
// RTL Simulation : 4 / 10 [100.00%] @ "626000"
// RTL Simulation : 5 / 10 [100.00%] @ "754000"
// RTL Simulation : 6 / 10 [100.00%] @ "882000"
// RTL Simulation : 7 / 10 [100.00%] @ "1010000"
// RTL Simulation : 8 / 10 [100.00%] @ "1138000"
// RTL Simulation : 9 / 10 [100.00%] @ "1266000"
// RTL Simulation : 10 / 10 [100.00%] @ "1394000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1410 ns : File "C:/Users/admin/msoc/HLx_Examples-master/Math/squared_difference_accumulate/diff_sq_acc/Kintex_UltraScale/sim/verilog/diff_sq_acc.autotb.v" Line 323
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 21 17:38:50 2020...
