{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738677221734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738677221735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 19:23:41 2025 " "Processing started: Tue Feb 04 19:23:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738677221735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738677221735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738677221735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1738677222204 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "if_id_pipeline_reg.v(11) " "Verilog HDL warning at if_id_pipeline_reg.v(11): extended using \"x\" or \"z\"" {  } { { "pipeline_regs/if_id_pipeline_reg.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/pipeline_regs/if_id_pipeline_reg.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1738677222250 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "if_id_pipeline_reg.v(12) " "Verilog HDL warning at if_id_pipeline_reg.v(12): extended using \"x\" or \"z\"" {  } { { "pipeline_regs/if_id_pipeline_reg.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/pipeline_regs/if_id_pipeline_reg.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1738677222251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_PLUS_4_MA pc_plus_4_ma cpu.v(59) " "Verilog HDL Declaration information at cpu.v(59): object \"PC_PLUS_4_MA\" differs only in case from object \"pc_plus_4_ma\" in the same scope" {  } { { "cpu.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1738677222256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "imem.v(23) " "Verilog HDL warning at imem.v(23): extended using \"x\" or \"z\"" {  } { { "./IF_stage/imem/imem.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/IF_stage/imem/imem.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1738677222257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "imem.v(21) " "Verilog HDL information at imem.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "./IF_stage/imem/imem.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/IF_stage/imem/imem.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1738677222257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu_fpga.v 18 18 " "Found 18 design units, including 18 entities, in source file /education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "IF_stage/pc/pc.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/IF_stage/pc/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32b_2to1 " "Found entity 2: mux_32b_2to1" {  } { { "utils/muxes/mux_32b_2to1.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/utils/muxes/mux_32b_2to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_32b_4 " "Found entity 3: adder_32b_4" {  } { { "utils/adders/adder_32b_4.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/utils/adders/adder_32b_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "4 if_id_pipeline_reg " "Found entity 4: if_id_pipeline_reg" {  } { { "pipeline_regs/if_id_pipeline_reg.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/pipeline_regs/if_id_pipeline_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "5 id_ex_pipeline_reg " "Found entity 5: id_ex_pipeline_reg" {  } { { "pipeline_regs/id_ex_pipeline_reg.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/pipeline_regs/id_ex_pipeline_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "6 ex_mem_pipeline_reg " "Found entity 6: ex_mem_pipeline_reg" {  } { { "pipeline_regs/ex_mem_pipeline_reg.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/pipeline_regs/ex_mem_pipeline_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "7 mem_wb_pipeline_reg " "Found entity 7: mem_wb_pipeline_reg" {  } { { "pipeline_regs/mem_wb_pipeline_reg.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/pipeline_regs/mem_wb_pipeline_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "8 reg_files " "Found entity 8: reg_files" {  } { { "ID_stage/reg_files/reg_files.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/ID_stage/reg_files/reg_files.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "9 sign_extender " "Found entity 9: sign_extender" {  } { { "ID_stage/sign_extender/sign_extender.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/ID_stage/sign_extender/sign_extender.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_3b_2to1 " "Found entity 10: mux_3b_2to1" {  } { { "./utils/muxes/mux_3b_2to1.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/utils/muxes/mux_3b_2to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "11 control_unit " "Found entity 11: control_unit" {  } { { "ID_stage/control_unit/control_unit.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/ID_stage/control_unit/control_unit.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "12 alu " "Found entity 12: alu" {  } { { "EX_stage/alu/alu.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/EX_stage/alu/alu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "13 branch_logic " "Found entity 13: branch_logic" {  } { { "EX_stage/branch/branch_logic.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/EX_stage/branch/branch_logic.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux_32b_4to1 " "Found entity 14: mux_32b_4to1" {  } { { "utils/muxes/mux_32b_4to1.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/utils/muxes/mux_32b_4to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu " "Found entity 15: cpu" {  } { { "cpu.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "16 imem " "Found entity 16: imem" {  } { { "./IF_stage/imem/imem.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/IF_stage/imem/imem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "17 dmem " "Found entity 17: dmem" {  } { { "./MA_stage/dmem/dmem.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/MA_stage/dmem/dmem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_fpga " "Found entity 18: cpu_fpga" {  } { { "../../cpu/cpu_fpga.v" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/cpu_fpga.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677222259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677222262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677222262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738677222730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_fpga cpu_fpga:inst " "Elaborating entity \"cpu_fpga\" for hierarchy \"cpu_fpga:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/TopLevel.bdf" { { 128 880 1048 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu_fpga:inst\|cpu:cpu_inst " "Elaborating entity \"cpu\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\"" {  } { { "../../cpu/cpu_fpga.v" "cpu_inst" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/cpu_fpga.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222738 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BUSYWAIT_OUT cpu.v(29) " "Output port \"BUSYWAIT_OUT\" at cpu.v(29) has no driver" {  } { { "cpu.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1738677222746 "|TopLevel|cpu_fpga:inst|cpu:cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32b_2to1 cpu_fpga:inst\|cpu:cpu_inst\|mux_32b_2to1:pc_mux " "Elaborating entity \"mux_32b_2to1\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|mux_32b_2to1:pc_mux\"" {  } { { "cpu.v" "pc_mux" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu_fpga:inst\|cpu:cpu_inst\|pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|pc:pc_inst\"" {  } { { "cpu.v" "pc_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32b_4 cpu_fpga:inst\|cpu:cpu_inst\|adder_32b_4:pc_plus_4 " "Elaborating entity \"adder_32b_4\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|adder_32b_4:pc_plus_4\"" {  } { { "cpu.v" "pc_plus_4" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_pipeline_reg cpu_fpga:inst\|cpu:cpu_inst\|if_id_pipeline_reg:if_id_pipeline_reg_inst " "Elaborating entity \"if_id_pipeline_reg\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|if_id_pipeline_reg:if_id_pipeline_reg_inst\"" {  } { { "cpu.v" "if_id_pipeline_reg_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_files cpu_fpga:inst\|cpu:cpu_inst\|reg_files:reg_files_inst " "Elaborating entity \"reg_files\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|reg_files:reg_files_inst\"" {  } { { "cpu.v" "reg_files_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677222935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender cpu_fpga:inst\|cpu:cpu_inst\|sign_extender:sign_extender_inst " "Elaborating entity \"sign_extender\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|sign_extender:sign_extender_inst\"" {  } { { "cpu.v" "sign_extender_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu_fpga:inst\|cpu:cpu_inst\|control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|control_unit:control_unit_inst\"" {  } { { "cpu.v" "control_unit_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3b_2to1 cpu_fpga:inst\|cpu:cpu_inst\|control_unit:control_unit_inst\|mux_3b_2to1:funct3_mux " "Elaborating entity \"mux_3b_2to1\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|control_unit:control_unit_inst\|mux_3b_2to1:funct3_mux\"" {  } { { "ID_stage/control_unit/control_unit.v" "funct3_mux" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/ID_stage/control_unit/control_unit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_pipeline_reg cpu_fpga:inst\|cpu:cpu_inst\|id_ex_pipeline_reg:id_ex_pipeline_reg_inst " "Elaborating entity \"id_ex_pipeline_reg\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|id_ex_pipeline_reg:id_ex_pipeline_reg_inst\"" {  } { { "cpu.v" "id_ex_pipeline_reg_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_fpga:inst\|cpu:cpu_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|alu:alu_inst\"" {  } { { "cpu.v" "alu_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic cpu_fpga:inst\|cpu:cpu_inst\|branch_logic:branch_logic_inst " "Elaborating entity \"branch_logic\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|branch_logic:branch_logic_inst\"" {  } { { "cpu.v" "branch_logic_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_pipeline_reg cpu_fpga:inst\|cpu:cpu_inst\|ex_mem_pipeline_reg:ex_mem_pipeline_reg_inst " "Elaborating entity \"ex_mem_pipeline_reg\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|ex_mem_pipeline_reg:ex_mem_pipeline_reg_inst\"" {  } { { "cpu.v" "ex_mem_pipeline_reg_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_pipeline_reg cpu_fpga:inst\|cpu:cpu_inst\|mem_wb_pipeline_reg:mem_wb_pipeline_reg_inst " "Elaborating entity \"mem_wb_pipeline_reg\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|mem_wb_pipeline_reg:mem_wb_pipeline_reg_inst\"" {  } { { "cpu.v" "mem_wb_pipeline_reg_inst" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32b_4to1 cpu_fpga:inst\|cpu:cpu_inst\|mux_32b_4to1:wb_mux " "Elaborating entity \"mux_32b_4to1\" for hierarchy \"cpu_fpga:inst\|cpu:cpu_inst\|mux_32b_4to1:wb_mux\"" {  } { { "cpu.v" "wb_mux" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/cpu.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem cpu_fpga:inst\|imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"cpu_fpga:inst\|imem:imem_inst\"" {  } { { "../../cpu/cpu_fpga.v" "imem_inst" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/cpu_fpga.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223209 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[9..1023\] 0 imem.v(15) " "Net \"mem\[9..1023\]\" at imem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "./IF_stage/imem/imem.v" "" { Text "e:/education/academic/projects/computer-archi/e19-co502-rv32im-pipeline-implementation-group1/cpu/IF_stage/imem/imem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1738677223279 "|TopLevel|cpu_fpga:inst|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem cpu_fpga:inst\|dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"cpu_fpga:inst\|dmem:dmem_inst\"" {  } { { "../../cpu/cpu_fpga.v" "dmem_inst" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/cpu_fpga.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677223358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_h0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_h0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_h0p " "Found entity 1: sld_ela_trigger_h0p" {  } { { "db/sld_ela_trigger_h0p.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/sld_ela_trigger_h0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677225252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677225252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_toplevel_auto_signaltap_0_1_fcda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_toplevel_auto_signaltap_0_1_fcda.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_TopLevel_auto_signaltap_0_1_fcda " "Found entity 1: sld_reserved_TopLevel_auto_signaltap_0_1_fcda" {  } { { "db/sld_reserved_toplevel_auto_signaltap_0_1_fcda.v" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/sld_reserved_toplevel_auto_signaltap_0_1_fcda.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677225382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677225382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_amk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_amk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_amk " "Found entity 1: cmpr_amk" {  } { { "db/cmpr_amk.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cmpr_amk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677225840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677225840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8424 " "Found entity 1: altsyncram_8424" {  } { { "db/altsyncram_8424.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/altsyncram_8424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677229074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677229074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677229803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677229803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677229992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677229992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cntr_6ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677230273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677230273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677230392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677230392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677230494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677230494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677230781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677230781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677230893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677230893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677231046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677231046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677231173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677231173 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677231594 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "cpu_fpga:inst\|imem:imem_inst\|Mux31_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu_fpga:inst\|imem:imem_inst\|Mux31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TopLevel.TopLevel0.rtl.mif " "Parameter INIT_FILE set to TopLevel.TopLevel0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1738677237649 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677237649 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1738677237649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_fpga:inst\|imem:imem_inst\|altsyncram:Mux31_rtl_0 " "Elaborated megafunction instantiation \"cpu_fpga:inst\|imem:imem_inst\|altsyncram:Mux31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_fpga:inst\|imem:imem_inst\|altsyncram:Mux31_rtl_0 " "Instantiated megafunction \"cpu_fpga:inst\|imem:imem_inst\|altsyncram:Mux31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TopLevel.TopLevel0.rtl.mif " "Parameter \"INIT_FILE\" = \"TopLevel.TopLevel0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738677237714 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1738677237714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1uv " "Found entity 1: altsyncram_1uv" {  } { { "db/altsyncram_1uv.tdf" "" { Text "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/db/altsyncram_1uv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738677237782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738677237782 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1738677241439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677242650 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1738677244864 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1738677245321 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1738677245322 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1738677262996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677263487 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1738677267205 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1738677267206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1738677267257 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1738677267257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677267479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/Projects/Computer-Archi/e19-co502-RV32IM-Pipeline-Implementation-Group1/fpga/basic_cpu/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738677268216 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 453 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 453 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1738677271555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738677272082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738677272082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9376 " "Implemented 9376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738677275479 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738677275479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9132 " "Implemented 9132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738677275479 ""} { "Info" "ICUT_CUT_TM_RAMS" "235 " "Implemented 235 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1738677275479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738677275479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738677275653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 19:24:35 2025 " "Processing ended: Tue Feb 04 19:24:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738677275653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738677275653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738677275653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738677275653 ""}
