# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../aula.ip_user_files/bd/memoryAf/ip/memoryAf_axi_bram_ctrl_0_bram_0/sim/memoryAf_axi_bram_ctrl_0_bram_0.v" \
"../../../../aula.ip_user_files/bd/memoryAf/ip/memoryAf_blk_mem_gen_0_1/sim/memoryAf_blk_mem_gen_0_1.v" \
"../../../../aula.ip_user_files/bd/memoryAf/sim/memoryAf.v" \
"../../../../aula.srcs/sources_1/new/ALU.v" \
"../../../../aula.srcs/sources_1/new/CPU.v" \
"../../../../aula.srcs/sources_1/new/Instruction_Register.v" \
"../../../../aula.srcs/sources_1/new/Program_Counter.v" \
"../../../../aula.srcs/sources_1/new/control_unit.v" \
"../../../../aula.srcs/sources_1/new/datapath.v" \
"../../../../aula.srcs/sources_1/imports/hdl/memoryAf_wrapper.v" \
"../../../../aula.srcs/sources_1/new/register_bank.v" \
"../../../../aula.srcs/sources_1/new/top.v" \
"../../../../aula.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
