# Reading pref.tcl
# do pipeline_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/quartus_modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:12:35 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/program_count.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/program_count.sv 
# -- Compiling module program_count
# 
# Top level modules:
# 	program_count
# End time: 16:12:35 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 16:12:35 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv 
# -- Compiling module Microprograming
# 
# Top level modules:
# 	Microprograming
# End time: 16:12:35 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:35 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv 
# -- Compiling module mem_pipe
# 
# Top level modules:
# 	mem_pipe
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv 
# -- Compiling module Instruction_mem
# 
# Top level modules:
# 	Instruction_mem
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv 
# -- Compiling module Imm_gen
# 
# Top level modules:
# 	Imm_gen
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv 
# -- Compiling module IF_pipe
# 
# Top level modules:
# 	IF_pipe
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv 
# -- Compiling module ID_pipe
# 
# Top level modules:
# 	ID_pipe
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv 
# -- Compiling module EX_pipe
# 
# Top level modules:
# 	EX_pipe
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv 
# -- Compiling module Data_mem
# 
# Top level modules:
# 	Data_mem
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv 
# -- Compiling module branch_pre
# 
# Top level modules:
# 	branch_pre
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ACA\ semester\ 5/Digital\ System\ Design/Pipeline\ processor\ design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/../../sim_1/new {D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/../../sim_1/new/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:36 on Dec 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/../../sim_1/new" D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/../../sim_1/new/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:12:36 on Dec 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:12:36 on Dec 31,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.datapath
# Loading work.Mux
# Loading work.program_count
# Loading work.Adder
# Loading work.Instruction_mem
# Loading work.IF_pipe
# Loading work.register
# Loading work.Imm_gen
# Loading work.Microprograming
# Loading work.ID_pipe
# Loading work.ALU
# Loading work.EX_pipe
# Loading work.Data_mem
# Loading work.branch_pre
# Loading work.mem_pipe
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/../../sim_1/new/testbench.sv(113)
#    Time: 180 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/ACA semester 5/Digital System Design/Pipeline processor design/pipeline_without_forwarding/pipeline/pipeline.srcs/sources_1/new/../../sim_1/new/testbench.sv line 113
# End time: 16:13:14 on Dec 31,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
