// Seed: 709314081
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    output tri1 id_10
);
  wire id_12;
  assign module_1.id_10 = 0;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd16,
    parameter id_6  = 32'd96
) (
    input  wor   id_0,
    output wor   id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output tri1  id_4#(.id_9(-1'b0), ._id_10(1)),
    output uwire id_5,
    input  tri   _id_6,
    input  wire  id_7
);
  always disable id_11;
  parameter [id_6 : id_10] id_12 = 1;
  logic [(  -1  ) : 1] id_13, id_14;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_7,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_3,
      id_0,
      id_1
  );
  logic id_15;
  logic id_16 = "";
endmodule
