#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct  7 21:21:32 2023
# Process ID: 20232
# Current directory: E:/Xlinx_project/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20036 E:\Xlinx_project\lab_1\lab_1.xpr
# Log file: E:/Xlinx_project/lab_1/vivado.log
# Journal file: E:/Xlinx_project/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1080.004 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'EX_inst' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:61]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'EX_Imm' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:67]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'EX_ra' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:73]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'EX_rb' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1080.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_aluout' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:53]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'MEM_ir' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:59]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'MEM_rb' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct  7 21:32:04 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1080.004 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
==============================================================
Test begin!
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1080.004 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1137.246 ; gain = 9.531
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/U_cpu_top}} 
run all
==============================================================
Test begin!
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1137.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1137.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.848 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
==============================================================
Test begin!
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1148.848 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1148.848 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myInstRom}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1167.617 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
==============================================================
Test begin!
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1167.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.363 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 5 ns
run 5 ns
run 5 ns
run all
==============================================================
Test begin!
run: Time (s): cpu = 00:08:36 ; elapsed = 00:09:50 . Memory (MB): peak = 1200.145 ; gain = 1.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1208.160 ; gain = 6.867
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/mypc}} 
run all
==============================================================
Test begin!
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/mydecoder}} 
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myCU}} 
run 20 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myID_EX}} 
run 20 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1222.184 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myID_EX}} 
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.184 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myID_EX}} 
run 20 ns
run 20 ns
run 20 ns
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myALU}} 
run 20 ns
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myEX_MEM}} 
run 20 ns
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/myMEM_WB}} 
run 20 ns
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/WBdata}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/RegAddr}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/PCmux}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/AsourseMux}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu/BsourseMux}} 
run 20 ns
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.824 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/cpu_tb/U_cpu_top/U_cpu/pc}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.824 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2010 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.824 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000000, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1352.824 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1352.824 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000008, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000008, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x0000000c, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2060 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x0000000c, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
INFO: [Device 21-403] Loading part xc7a200tfbv676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1955.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:40]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:35]
WARNING: [Synth 8-6090] variable 'PC_next' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_1\lab_1.data\base_inst_data' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
ERROR: [Synth 8-344] instance 'myIF_ID' has duplicate port connection for port 'resetn' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:150]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1955.176 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 2 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2458] undeclared symbol mem_pc4, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:274]
INFO: [VRFC 10-2458] undeclared symbol mem_bpc, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:275]
INFO: [VRFC 10-2458] undeclared symbol wb_pc4, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
INFO: [VRFC 10-2458] undeclared symbol wb_bpc, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:316]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'bpcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npc' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'bpc' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'bpcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:316]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_aluout' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2458] undeclared symbol mem_pc4, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:274]
INFO: [VRFC 10-2458] undeclared symbol mem_bpc, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:275]
INFO: [VRFC 10-2458] undeclared symbol wb_pc4, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
INFO: [VRFC 10-2458] undeclared symbol wb_bpc, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:316]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'bpcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npc' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'bpc' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'bpcout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:316]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_aluout' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1955.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out_aluout' is not permitted [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-1280] procedural assignment to a non-register out_aluout is not permitted, left-hand side should be reg/integer/time/genvar [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:63]
ERROR: [VRFC 10-2865] module 'MEM_WB' ignored due to previous errors [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
ERROR: [VRFC 10-1280] procedural assignment to a non-register out_aluout is not permitted, left-hand side should be reg/integer/time/genvar [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:63]
ERROR: [VRFC 10-2865] module 'MEM_WB' ignored due to previous errors [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1955.176 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000008, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000008, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x0000000c, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2060 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x0000000c, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000010, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000010, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000014, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2100 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000014, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2110 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000018, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2120 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000018, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000024, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2180 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000024, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1955.176 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2100 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2110 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2140 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2160 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2200 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2210 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2220 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2230 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2250 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2260 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2270 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2280 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2290 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000001c, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2420 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000001c, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2430 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000020, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2440 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000020, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2450 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000020, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2460 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000020, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2470 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000002c, write back reg number =  2, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2660 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000002c, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2670 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000030, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2680 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000030, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2690 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000030, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2700 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000030, write back reg number =  2, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2710 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000030, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2720 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000030, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2730 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000034, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2740 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000034, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2750 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000034, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2760 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000034, write back reg number =  3, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2770 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000038, write back reg number = 13, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2840 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000038, write back reg number = 13, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2850 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000003c, write back reg number = 13, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2860 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000003c, write back reg number = 13, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2870 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000003c, write back reg number = 13, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2880 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000003c, write back reg number = 13, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2890 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000068, write back reg number = 11, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 3560 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000068, write back reg number = 11, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 3570 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000006c, write back reg number = 11, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 3580 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000006c, write back reg number = 11, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 3590 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1955.176 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1955.176 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2100 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2120 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2140 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2180 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2200 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2220 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2230 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2240 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2250 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000001c, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2360 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1955.176 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'outpcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'pcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:278]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'outpcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'pcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:324]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'outpcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:374]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1955.176 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2100 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2120 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2140 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2180 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2200 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2220 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2230 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2240 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2250 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000001c, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2360 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run 20 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000020, write back reg number =  1, write back data = 0x0000000c
--------------------------------------------------------------
==============================================================
$finish called at time : 2370 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'outpcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'pcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:278]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'outpcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'pcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:324]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'outpcsourse' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:374]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1955.176 ; gain = 0.000
run 20 ns
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 20 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 50 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mux_421
Compiling module xil_defaultlib.mux_421_2
Compiling module xil_defaultlib.mux_821
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2267.719 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/U_cpu_top/U_cpu}} 
run all
==============================================================
Test begin!
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2020 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2030 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2040 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 50 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000004, write back reg number =  2, write back data = 0x00000002
    Error     : PC = 0x00000004, write back reg number =  1, write back data = 0x00000001
--------------------------------------------------------------
==============================================================
$finish called at time : 2050 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run 50 ns
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2070 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2080 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2090 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000008, write back reg number =  3, write back data = 0x00000003
    Error     : PC = 0x00000008, write back reg number =  2, write back data = 0x00000002
--------------------------------------------------------------
==============================================================
$finish called at time : 2100 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2120 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2130 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2140 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x0000000c, write back reg number =  4, write back data = 0x00000004
    Error     : PC = 0x0000000c, write back reg number =  3, write back data = 0x00000003
--------------------------------------------------------------
==============================================================
$finish called at time : 2150 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2170 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2180 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2190 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000010, write back reg number =  5, write back data = 0x00000005
    Error     : PC = 0x00000010, write back reg number =  4, write back data = 0x00000004
--------------------------------------------------------------
==============================================================
$finish called at time : 2200 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2220 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2230 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2240 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x00000014, write back reg number =  5, write back data = 0x00000005
--------------------------------------------------------------
==============================================================
$finish called at time : 2250 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
run all
--------------------------------------------------------------
Error!!!
    Reference : PC = 0x00000014, write back reg number =  4, write back data = 0x00000003
    Error     : PC = 0x0000001c, write back reg number =  1, write back data = 0x00000000
--------------------------------------------------------------
==============================================================
$finish called at time : 2360 ns : File "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  7 23:53:18 2023...
