// Seed: 1192824376
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output logic id_2,
    output tri0 id_3,
    output tri id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    output wire id_8
);
  supply0 id_10 = id_10, id_11;
  assign id_5 = id_10;
  parameter id_12 = id_10 * id_10;
  wire id_13;
  wire id_14, id_15;
  assign id_5 = id_15;
  wire id_16;
  parameter id_17 = 1 + -1;
  always id_2 <= 1;
  always_comb @(posedge 1) id_8 = -1;
  assign module_1.type_9 = 0;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output logic id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    input tri id_12,
    input supply0 id_13
);
  always id_5 <= -1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_11,
      id_6,
      id_11,
      id_6,
      id_13,
      id_11
  );
endmodule
