Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_module_behav xil_defaultlib.tb_top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clr' is not connected on this instance [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/DA_TC/DA_TC.srcs/sources_1/new/TOP_TC.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_matrix
Compiling module xil_defaultlib.SA
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.Array_Input_default
Compiling module xil_defaultlib.TOP_TC
Compiling module xil_defaultlib.tb_top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_module_behav
