// Seed: 2881436186
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd92,
    parameter id_6 = 32'd86
) (
    input wand id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire _id_4,
    input supply0 id_5,
    output tri1 _id_6,
    input uwire id_7[-1 : id_4  ==  id_6],
    output wire id_8
);
  assign id_8 = id_7;
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_12 = 32'd95,
    parameter id_23 = 32'd26
) (
    id_1,
    id_2,
    id_3[-1&&-1'b0 : id_12],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22[-1'b0 : id_23],
    _id_23
);
  input wire _id_23;
  inout logic [7:0] id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  module_0 modCall_1 ();
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire _id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
