
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013936                       # Number of seconds simulated
sim_ticks                                 13936101000                       # Number of ticks simulated
final_tick                                13936101000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126580                       # Simulator instruction rate (inst/s)
host_op_rate                                   228645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              156003606                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662788                       # Number of bytes of host memory used
host_seconds                                    89.33                       # Real time elapsed on the host
sim_insts                                    11307648                       # Number of instructions simulated
sim_ops                                      20425294                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           48064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               84864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36800                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              751                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1326                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2640624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            3448884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6089508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2640624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2640624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2640624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           3448884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6089508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       575.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       751.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2878                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1326                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   84864                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    84864                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    13936015500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1326                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1046                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      221                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          334                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     246.802395                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    137.042898                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    306.534250                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           190     56.89%     56.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           46     13.77%     70.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           25      7.49%     78.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           17      5.09%     83.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      3.89%     87.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      1.50%     88.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.90%     89.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.90%     90.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      9.58%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           334                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        36800                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        48064                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2640623.801449200138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 3448884.304153650999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          575                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          751                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     24303500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     66988000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     42266.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     89198.40                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      66429000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 91291500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6630000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      50097.29                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 68847.29                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          6.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       6.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       981                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.98                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    10509815.61                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.98                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1756440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    918390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6490260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          140137920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              37103580                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              11105280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        324951300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        376035840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2959086300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3857972160                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             276.832965                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           13824912750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      24420500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       59280000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   12133066000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    979266250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27445500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    712622750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2977380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6705480                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                770400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         34404060                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         17662080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3314268600                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3388292880                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             243.130620                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           13919143250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1562500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4420000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13797948750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     45995250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10730000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     75444500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2230901                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2230901                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             65408                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1789492                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  150046                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10010                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1789492                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1076760                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           712732                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        10319                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3677218                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1608825                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            55                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1898934                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           180                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         27872203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              99253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12879511                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2230901                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1226806                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      27671813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  131034                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1000                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1898805                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   300                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           27837703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.817137                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.948794                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15540579     55.83%     55.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1847035      6.64%     62.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10450089     37.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             27837703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080040                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.462092                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3553092                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13872142                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    131616                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10215336                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  65517                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20673116                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  65517                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7049214                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2415                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2075                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   6850556                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13867926                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20572550                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     10                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 145909                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            23483429                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52737938                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         31758896                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1014865                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23313998                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   169431                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  13763038                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3697432                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1609994                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             54660                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20521625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  48                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20511562                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                14                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       187521                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      27837703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.736827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.552710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8879147     31.90%     31.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17405550     62.53%     94.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1553006      5.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27837703                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  6502      2.35%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 269620     97.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    13      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             60796      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14663490     71.49%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46883      0.23%     72.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    65      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24011      0.12%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                96084      0.47%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96112      0.47%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216227      1.05%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3625340     17.67%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1582499      7.72%     99.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72062      0.35%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          27433      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20511562                       # Type of FU issued
system.cpu.iq.rate                           0.735915                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      276139                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013463                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           67920468                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20013046                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     19836059                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1216512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             605018                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       604997                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20115396                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  611509                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           134721                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        57354                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5114                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  65517                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     802                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   913                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20521673                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3697432                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1609994                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   905                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          37100                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28426                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                65526                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20477872                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3677216                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33690                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5285842                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2058893                       # Number of branches executed
system.cpu.iew.exec_stores                    1608626                       # Number of stores executed
system.cpu.iew.exec_rate                     0.734706                       # Inst execution rate
system.cpu.iew.wb_sent                       20441233                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20441056                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7674326                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8246272                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.733385                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.930642                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           53044                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             65503                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     27772034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.735463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.604869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9725536     35.02%     35.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15667702     56.42%     91.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2378796      8.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27772034                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11307648                       # Number of instructions committed
system.cpu.commit.committedOps               20425294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5244958                       # Number of memory references committed
system.cpu.commit.loads                       3640078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2058725                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     604988                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19919729                       # Number of committed integer instructions.
system.cpu.commit.function_calls               138237                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        60114      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14640284     71.68%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46883      0.23%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          24011      0.12%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           96084      0.47%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96112      0.47%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         216225      1.06%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3568018     17.47%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1577457      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72060      0.35%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        27423      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20425294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2378796                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45871576                       # The number of ROB reads
system.cpu.rob.rob_writes                    41022345                       # The number of ROB writes
system.cpu.timesIdled                             355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11307648                       # Number of Instructions Simulated
system.cpu.committedOps                      20425294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.464898                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.464898                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.405696                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.405696                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 31615968                       # number of integer regfile reads
system.cpu.int_regfile_writes                16242457                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1014847                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529513                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10522803                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6559374                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9396909                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.665781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5147238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4194.977995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.665781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          41181419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         41181419                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3541793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3541793                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1604218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1604218                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5146011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5146011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5146011                       # number of overall hits
system.cpu.dcache.overall_hits::total         5146011                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          861                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          861                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1513                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1513                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1513                       # number of overall misses
system.cpu.dcache.overall_misses::total          1513                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22342500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     96841999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     96841999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    119184499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    119184499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    119184499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    119184499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3542445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3542445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5147524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5147524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5147524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5147524                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000536                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34267.638037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34267.638037                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112476.189315                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112476.189315                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78773.627892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78773.627892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78773.627892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78773.627892                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          370                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          647                       # number of writebacks
system.cpu.dcache.writebacks::total               647                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          284                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          368                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          859                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          859                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1227                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13901000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13901000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     95894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     95894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    109795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    109795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    109795000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000535                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000535                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37774.456522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37774.456522                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111634.458673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111634.458673                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89482.477588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89482.477588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89482.477588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89482.477588                       # average overall mshr miss latency
system.cpu.dcache.replacements                    715                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           447.737504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1898687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               580                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3273.598276                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   447.737504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15191020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15191020                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1898107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1898107                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1898107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1898107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1898107                       # number of overall hits
system.cpu.icache.overall_hits::total         1898107                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          698                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           698                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          698                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          698                       # number of overall misses
system.cpu.icache.overall_misses::total           698                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59943000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59943000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     59943000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59943000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59943000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59943000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1898805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1898805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1898805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1898805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1898805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1898805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000368                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85878.223496                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85878.223496                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85878.223496                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85878.223496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85878.223496                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85878.223496                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          581                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          581                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52941500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52941500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91121.342513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91121.342513                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91121.342513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91121.342513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91121.342513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91121.342513                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2623                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 948                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           647                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               168                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                859                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               859                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            949                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1259                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3169                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4428                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       119936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   156928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1808                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002212                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.046997                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1804     99.78%     99.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1808                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2605500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1450000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3067500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1234.058413                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2452                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1326                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.849170                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   508.814657                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   725.243757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.124222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.177061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.301284                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1326                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1235                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.323730                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                20950                       # Number of tag accesses
system.l2cache.tags.data_accesses               20950                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          647                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          647                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          229                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              229                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          247                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          250                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               3                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             476                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 479                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              3                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            476                       # number of overall hits
system.l2cache.overall_hits::total                479                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          630                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            630                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          576                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          697                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           576                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           751                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1327                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          576                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          751                       # number of overall misses
system.l2cache.overall_misses::total             1327                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92315500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92315500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     52026500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10877500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     62904000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     52026500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    103193000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    155219500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     52026500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    103193000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    155219500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          647                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          647                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          859                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          859                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          579                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          947                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          579                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1806                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          579                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1806                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.733411                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.733411                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.994819                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.328804                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.736008                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.994819                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612062                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.734773                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.994819                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612062                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.734773                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 146532.539683                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 146532.539683                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 90323.784722                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89896.694215                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90249.641320                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 90323.784722                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 137407.456724                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 116970.233610                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 90323.784722                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 137407.456724                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 116970.233610                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          630                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          630                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          576                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          697                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          576                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          751                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1327                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          751                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1327                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     91055500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     91055500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     50876500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10635500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     61512000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     50876500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    101691000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    152567500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     50876500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    101691000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    152567500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.733411                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.733411                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.994819                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.328804                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.736008                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.994819                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.612062                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.734773                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.994819                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.612062                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.734773                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 144532.539683                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 144532.539683                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 88327.256944                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87896.694215                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88252.510760                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 88327.256944                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 135407.456724                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 114971.740769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 88327.256944                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 135407.456724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 114971.740769                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1326                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 696                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                630                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               630                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            696                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2652                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        84864                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1326                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1326    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1326                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               663000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3315000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1234.058699                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1326                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1326                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   508.814780                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   725.243918                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.015528                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.022133                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.037660                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1326                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         1235                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.040466                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22542                       # Number of tag accesses
system.l3cache.tags.data_accesses               22542                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          630                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            630                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          575                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          696                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           575                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           751                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1326                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          575                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          751                       # number of overall misses
system.l3cache.overall_misses::total             1326                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     85385500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     85385500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     45701500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9546500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     55248000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     45701500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     94932000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    140633500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     45701500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     94932000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    140633500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          630                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          630                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          575                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          696                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          751                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1326                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          751                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1326                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 135532.539683                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 135532.539683                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79480.869565                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78896.694215                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79379.310345                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 79480.869565                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 126407.456724                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 106058.446456                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 79480.869565                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 126407.456724                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 106058.446456                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          630                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          630                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          575                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          696                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          751                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1326                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          751                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1326                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     84125500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     84125500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     44551500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9304500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     53856000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     44551500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     93430000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    137981500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     44551500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     93430000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    137981500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 133532.539683                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 133532.539683                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77480.869565                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76896.694215                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77379.310345                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 77480.869565                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 124407.456724                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 104058.446456                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 77480.869565                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 124407.456724                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 104058.446456                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13936101000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                696                       # Transaction distribution
system.membus.trans_dist::ReadExReq               630                       # Transaction distribution
system.membus.trans_dist::ReadExResp              630                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           696                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        84864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        84864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   84864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1326                       # Request fanout histogram
system.membus.reqLayer0.occupancy              663000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3595000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
