# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../src/FFT_core.sv" \
"../../../../../src/butterfly_ff.sv" \
"../../../../../src/butterfly_stage2.sv" \
"../../../../../src/butterfly_stage3.sv" \
"../../../../../tb/tb_butterfly.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
