C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 1   


C251 COMPILER V5.60.0, COMPILATION OF MODULE bootloader
OBJECT MODULE PLACED IN .\Objects\bootloader.obj
COMPILER INVOKED BY: D:\Compiler\Keil_v5\C251\BIN\C251.EXE Bootloader\src\bootloader.c XSMALL FUNCTIONS(REENTRANT) FLOAT
                    -64 OPTIMIZE(0,SPEED) INCDIR(.\Bootloader\inc) DEBUG CODE LISTINCLUDE SYMBOLS PRINT(.\Objects\bootloader.lst) TABS(2) PRE
                    -PRINT(.\Objects\bootloader.i) OBJECT(.\Objects\bootloader.obj) 

stmt  level    source

    1          /*
    2           * bootloader.c
    3           *
    4           *  Created on: Mar. 25, 2020
    5           *      Author: Alka
    6           *  Porting on: Mar. 13, 2024
    7           *    Porting code from F051 to STC8051U
    8           *  
    9           *
   10           */
   11          
   12          #include "bootloader.h"
    1       =1 /*
    2       =1  * bootloader.h
    3       =1  *
    4       =1  *  Created on: Mar. 25, 2020
    5       =1  *      Author: Alka
    6       =1  */
    7       =1 #include "main.h"
    1       =2 #ifndef INC_MAIN_H_
    2       =2 #define INC_MAIN_H_
    3       =2 
    4       =2 #include "nstdint.h"
    1       =3 #ifndef _NSTDINT_H
    2       =3 #define _NSTDINT_H
    3       =3 
    4       =3 typedef unsigned char uint8_t;
    5       =3 typedef unsigned int uint16_t;
    6       =3 typedef unsigned long uint32_t;
    7       =3 typedef char    int8_t;
    8       =3 typedef int     int16_t;
    9       =3 typedef long    int32_t;
   10       =3 
   11       =3 #endif // !_NSTDINT_H
    5       =2 #include "intrins.h"
    1       =3 /*--------------------------------------------------------------------------
    2       =3 INTRINS.H
    3       =3 
    4       =3 Intrinsic functions for C251 Version 3.
    5       =3 Copyright (c) 1995-2001 Keil Elektronik GmbH and Keil Software, Inc.
    6       =3 All rights reserved.
    7       =3 --------------------------------------------------------------------------*/
    8       =3 
    9       =3 #pragma SAVE
   10       =3 #pragma PARM251
   11       =3 
   12       =3 #if __C251__ >= 200
   13       =3 #pragma FUNCTIONS(STATIC)
   14       =3 /* intrinsic functions are reentrant, but need static attribute */
   15       =3 #endif
   16       =3 
   17       =3 extern void          _nop_     (void);
   18       =3 extern bit           _testbit_ (bit);
   19       =3 extern unsigned char _cror_    (unsigned char, unsigned char);
   20       =3 extern unsigned int  _iror_    (unsigned int,  unsigned char);
   21       =3 extern unsigned long _lror_    (unsigned long, unsigned char);
   22       =3 extern unsigned char _crol_    (unsigned char, unsigned char);
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 2   

   23       =3 extern unsigned int  _irol_    (unsigned int,  unsigned char);
   24       =3 extern unsigned long _lrol_    (unsigned long, unsigned char);
   25       =3 extern unsigned char _chkfloat_  (float x)  reentrant;
   26       =3 extern unsigned char _chkdouble_ (double x) reentrant;
   27       =3 
   28       =3 #pragma RESTORE
    6       =2 #include "STC8051U.H"
    1       =3 #ifndef __STC8051U_H__
    2       =3 #define __STC8051U_H__
    3       =3 
    4       =3 /////////////////////////////////////////////////
    5       =3 
    6       =3 sfr         P0          =           0x80;
    7       =3     sbit    P00         =           P0^0;
    8       =3     sbit    P01         =           P0^1;
    9       =3     sbit    P02         =           P0^2;
   10       =3     sbit    P03         =           P0^3;
   11       =3     sbit    P04         =           P0^4;
   12       =3     sbit    P05         =           P0^5;
   13       =3     sbit    P06         =           P0^6;
   14       =3     sbit    P07         =           P0^7;
   15       =3 
   16       =3 sfr         SP          =           0x81;
   17       =3 sfr         DPL         =           0x82;
   18       =3 sfr         DPH         =           0x83;
   19       =3 sfr         DPXL        =           0x84;
   20       =3 sfr         SPH         =           0x85;
   21       =3 
   22       =3 sfr         PCON        =           0x87;
   23       =3     sbit    SMOD        =           PCON^7;
   24       =3     sbit    SMOD0       =           PCON^6;
   25       =3     sbit    LVDF        =           PCON^5;
   26       =3     sbit    POF         =           PCON^4;
   27       =3     sbit    GF1         =           PCON^3;
   28       =3     sbit    GF0         =           PCON^2;
   29       =3     sbit    PD          =           PCON^1;
   30       =3     sbit    IDL         =           PCON^0;
   31       =3 
   32       =3 sfr         TCON        =           0x88;
   33       =3     sbit    TF1         =           TCON^7;
   34       =3     sbit    TR1         =           TCON^6;
   35       =3     sbit    TF0         =           TCON^5;
   36       =3     sbit    TR0         =           TCON^4;
   37       =3     sbit    IE1         =           TCON^3;
   38       =3     sbit    IT1         =           TCON^2;
   39       =3     sbit    IE0         =           TCON^1;
   40       =3     sbit    IT0         =           TCON^0;
   41       =3 
   42       =3 sfr         TMOD        =           0x89;
   43       =3     sbit    T1_GATE     =           TMOD^7;
   44       =3     sbit    T1_CT       =           TMOD^6;
   45       =3     sbit    T1_M1       =           TMOD^5;
   46       =3     sbit    T1_M0       =           TMOD^4;
   47       =3     sbit    T0_GATE     =           TMOD^3;
   48       =3     sbit    T0_CT       =           TMOD^2;
   49       =3     sbit    T0_M1       =           TMOD^1;
   50       =3     sbit    T0_M0       =           TMOD^0;
   51       =3 
   52       =3 sfr         TL0         =           0x8a;
   53       =3 sfr         TL1         =           0x8b;
   54       =3 sfr         TH0         =           0x8c;
   55       =3 sfr         TH1         =           0x8d;
   56       =3 
   57       =3 sfr         AUXR        =           0x8e;
   58       =3     sbit    T0x12       =           AUXR^7;
   59       =3     sbit    T1x12       =           AUXR^6;
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 3   

   60       =3     sbit    S1M0x6      =           AUXR^5;
   61       =3     sbit    T2R         =           AUXR^4;
   62       =3     sbit    T2_CT       =           AUXR^3;
   63       =3     sbit    T2x12       =           AUXR^2;
   64       =3     sbit    EXTRAM      =           AUXR^1;
   65       =3     sbit    S1BRT       =           AUXR^0;
   66       =3 
   67       =3 sfr         INTCLKO     =           0x8f;
   68       =3     sbit    EX4         =           INTCLKO^6;
   69       =3     sbit    EX3         =           INTCLKO^5;
   70       =3     sbit    EX2         =           INTCLKO^4;
   71       =3     sbit    T2CLKO      =           INTCLKO^2;
   72       =3     sbit    T1CLKO      =           INTCLKO^1;
   73       =3     sbit    T0CLKO      =           INTCLKO^0;
   74       =3 
   75       =3 sfr         P1          =           0x90;
   76       =3     sbit    P10         =           P1^0;
   77       =3     sbit    P11         =           P1^1;
   78       =3     sbit    P12         =           P1^2;
   79       =3     sbit    P13         =           P1^3;
   80       =3     sbit    P14         =           P1^4;
   81       =3     sbit    P15         =           P1^5;
   82       =3     sbit    P16         =           P1^6;
   83       =3     sbit    P17         =           P1^7;
   84       =3 
   85       =3 sfr         P1M1        =           0x91;
   86       =3 sfr         P1M0        =           0x92;
   87       =3 sfr         P0M1        =           0x93;
   88       =3 sfr         P0M0        =           0x94;
   89       =3 sfr         P2M1        =           0x95;
   90       =3 sfr         P2M0        =           0x96;
   91       =3 
   92       =3 sfr         AUXR2       =           0x97;
   93       =3     sbit    RAMTINY     =           AUXR2^7;
   94       =3     sbit    CPUMODE     =           AUXR2^6;
   95       =3     sbit    RAMEXE      =           AUXR2^5;
   96       =3     sbit    CANFD       =           AUXR2^4;
   97       =3     sbit    CANSEL      =           AUXR2^3;
   98       =3     sbit    CAN2EN      =           AUXR2^2;
   99       =3     sbit    CANEN       =           AUXR2^1;
  100       =3     sbit    LINEN       =           AUXR2^0;
  101       =3 
  102       =3 sfr         SCON        =           0x98;
  103       =3     sbit    SM0         =           SCON^7;
  104       =3     sbit    SM1         =           SCON^6;
  105       =3     sbit    SM2         =           SCON^5;
  106       =3     sbit    REN         =           SCON^4;
  107       =3     sbit    TB8         =           SCON^3;
  108       =3     sbit    RB8         =           SCON^2;
  109       =3     sbit    TI          =           SCON^1;
  110       =3     sbit    RI          =           SCON^0;
  111       =3 
  112       =3 sfr         SBUF        =           0x99;
  113       =3 
  114       =3 sfr         S2CON       =           0x9a;
  115       =3     sbit    S2SM0       =           S2CON^7;
  116       =3     sbit    S2SM1       =           S2CON^6;
  117       =3     sbit    S2SM2       =           S2CON^5;
  118       =3     sbit    S2REN       =           S2CON^4;
  119       =3     sbit    S2TB8       =           S2CON^3;
  120       =3     sbit    S2RB8       =           S2CON^2;
  121       =3     sbit    S2TI        =           S2CON^1;
  122       =3     sbit    S2RI        =           S2CON^0;
  123       =3 
  124       =3 sfr         S2BUF       =           0x9b;
  125       =3 
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 4   

  126       =3 sfr         IRCBAND     =           0x9d;
  127       =3     sbit    USBCKS      =           IRCBAND^7;
  128       =3     sbit    USBCKS2     =           IRCBAND^6;
  129       =3     sbit    HIRCSEL1    =           IRCBAND^1;
  130       =3     sbit    HIRCSEL0    =           IRCBAND^0;
  131       =3 
  132       =3 sfr         LIRTRIM     =           0x9e;
  133       =3 sfr         IRTRIM      =           0x9f;
  134       =3 
  135       =3 sfr         P2          =           0xa0;
  136       =3     sbit    P20         =           P2^0;
  137       =3     sbit    P21         =           P2^1;
  138       =3     sbit    P22         =           P2^2;
  139       =3     sbit    P23         =           P2^3;
  140       =3     sbit    P24         =           P2^4;
  141       =3     sbit    P25         =           P2^5;
  142       =3     sbit    P26         =           P2^6;
  143       =3     sbit    P27         =           P2^7;
  144       =3 
  145       =3 sfr         BUS_SPEED   =           0xa1;
  146       =3 
  147       =3 sfr         P_SW1       =           0xa2;
  148       =3     sbit    S1_S1       =           P_SW1^7;
  149       =3     sbit    S1_S0       =           P_SW1^6;
  150       =3     sbit    CAN_S1      =           P_SW1^5;
  151       =3     sbit    CAN_S0      =           P_SW1^4;
  152       =3     sbit    SPI_S1      =           P_SW1^3;
  153       =3     sbit    SPI_S0      =           P_SW1^2;
  154       =3     sbit    LIN_S1      =           P_SW1^1;
  155       =3     sbit    LIN_S0      =           P_SW1^0;
  156       =3 
  157       =3 sfr         VRTRIM      =           0xa6;
  158       =3 
  159       =3 sfr         IE          =           0xa8;
  160       =3     sbit    EA          =           IE^7;
  161       =3     sbit    ELVD        =           IE^6;
  162       =3     sbit    EADC        =           IE^5;
  163       =3     sbit    ES          =           IE^4;
  164       =3     sbit    ET1         =           IE^3;
  165       =3     sbit    EX1         =           IE^2;
  166       =3     sbit    ET0         =           IE^1;
  167       =3     sbit    EX0         =           IE^0;
  168       =3 
  169       =3 sfr         SADDR       =           0xa9;
  170       =3 sfr         WKTCL       =           0xaa;
  171       =3 sfr         WKTCH       =           0xab;
  172       =3     sbit    WKTEN       =           WKTCH^7;
  173       =3 
  174       =3 sfr         S3CON       =           0xac;
  175       =3     sbit    S3SM0       =           S3CON^7;
  176       =3     sbit    S3ST3       =           S3CON^6;
  177       =3     sbit    S3SM2       =           S3CON^5;
  178       =3     sbit    S3REN       =           S3CON^4;
  179       =3     sbit    S3TB8       =           S3CON^3;
  180       =3     sbit    S3RB8       =           S3CON^2;
  181       =3     sbit    S3TI        =           S3CON^1;
  182       =3     sbit    S3RI        =           S3CON^0;
  183       =3 
  184       =3 sfr         S3BUF       =           0xad;
  185       =3 sfr         TA          =           0xae;
  186       =3 
  187       =3 sfr         IE2         =           0xaf;
  188       =3     sbit    EUSB        =           IE2^7;
  189       =3     sbit    ET4         =           IE2^6;
  190       =3     sbit    ET3         =           IE2^5;
  191       =3     sbit    ES4         =           IE2^4;
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 5   

  192       =3     sbit    ES3         =           IE2^3;
  193       =3     sbit    ET2         =           IE2^2;
  194       =3     sbit    ESPI        =           IE2^1;
  195       =3     sbit    ES2         =           IE2^0;
  196       =3 
  197       =3 sfr         P3          =           0xb0;
  198       =3     sbit    P30         =           P3^0;
  199       =3     sbit    P31         =           P3^1;
  200       =3     sbit    P32         =           P3^2;
  201       =3     sbit    P33         =           P3^3;
  202       =3     sbit    P34         =           P3^4;
  203       =3     sbit    P35         =           P3^5;
  204       =3     sbit    P36         =           P3^6;
  205       =3     sbit    P37         =           P3^7;
  206       =3 
  207       =3     sbit    RD          =           P3^7;
  208       =3     sbit    WR          =           P3^6;
  209       =3     sbit    T1          =           P3^5;
  210       =3     sbit    T0          =           P3^4;
  211       =3     sbit    INT1        =           P3^3;
  212       =3     sbit    INT0        =           P3^2;
  213       =3     sbit    TXD         =           P3^1;
  214       =3     sbit    RXD         =           P3^0;
  215       =3 
  216       =3 sfr         P3M1        =           0xb1;
  217       =3 sfr         P3M0        =           0xb2;
  218       =3 sfr         P4M1        =           0xb3;
  219       =3 sfr         P4M0        =           0xb4;
  220       =3 
  221       =3 sfr         IP2         =           0xb5;
  222       =3     sbit    PUSB        =           IP2^7;
  223       =3     sbit    PI2C        =           IP2^6;
  224       =3     sbit    PCMP        =           IP2^5;
  225       =3     sbit    PX4         =           IP2^4;
  226       =3     sbit    PPWMB       =           IP2^3;
  227       =3     sbit    PPWMA       =           IP2^2;
  228       =3     sbit    PSPI        =           IP2^1;
  229       =3     sbit    PS2         =           IP2^0;
  230       =3 
  231       =3 sfr         IP2H        =           0xb6;
  232       =3     sbit    PUSBH       =           IP2H^7;
  233       =3     sbit    PI2CH       =           IP2H^6;
  234       =3     sbit    PCMPH       =           IP2H^5;
  235       =3     sbit    PX4H        =           IP2H^4;
  236       =3     sbit    PPWMBH      =           IP2H^3;
  237       =3     sbit    PPWMAH      =           IP2H^2;
  238       =3     sbit    PSPIH       =           IP2H^1;
  239       =3     sbit    PS2H        =           IP2H^0;
  240       =3 
  241       =3 sfr         IPH         =           0xb7;
  242       =3     sbit    PPCAH       =           IPH^7;
  243       =3     sbit    PLVDH       =           IPH^6;
  244       =3     sbit    PADCH       =           IPH^5;
  245       =3     sbit    PSH         =           IPH^4;
  246       =3     sbit    PT1H        =           IPH^3;
  247       =3     sbit    PX1H        =           IPH^2;
  248       =3     sbit    PT0H        =           IPH^1;
  249       =3     sbit    PX0H        =           IPH^0;
  250       =3 
  251       =3 sfr         IP          =           0xb8;
  252       =3     sbit    PPCA        =           IP^7;
  253       =3     sbit    PLVD        =           IP^6;
  254       =3     sbit    PADC        =           IP^5;
  255       =3     sbit    PS          =           IP^4;
  256       =3     sbit    PT1         =           IP^3;
  257       =3     sbit    PX1         =           IP^2;
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 6   

  258       =3     sbit    PT0         =           IP^1;
  259       =3     sbit    PX0         =           IP^0;
  260       =3 
  261       =3 sfr         SADEN       =           0xb9;
  262       =3 
  263       =3 sfr         P_SW2       =           0xba;
  264       =3     sbit    EAXFR       =           P_SW2^7;
  265       =3     sbit    I2C_S1      =           P_SW2^5;
  266       =3     sbit    I2C_S0      =           P_SW2^4;
  267       =3     sbit    CMPO_S      =           P_SW2^3;
  268       =3     sbit    S4_S        =           P_SW2^2;
  269       =3     sbit    S3_S        =           P_SW2^1;
  270       =3     sbit    S2_S        =           P_SW2^0;
  271       =3 
  272       =3 sfr         P_SW3       =           0xbb;
  273       =3     sbit    I2S_S1      =           P_SW3^7;
  274       =3     sbit    I2S_S0      =           P_SW3^6;
  275       =3     sbit    S2SPI_S1    =           P_SW3^5;
  276       =3     sbit    S2SPI_S0    =           P_SW3^4;
  277       =3     sbit    S1SPI_S1    =           P_SW3^3;
  278       =3     sbit    S1SPI_S0    =           P_SW3^2;
  279       =3     sbit    CAN2_S1     =           P_SW3^1;
  280       =3     sbit    CAN2_S0     =           P_SW3^0;
  281       =3 
  282       =3 sfr         ADC_CONTR   =           0xbc;
  283       =3     sbit    ADC_POWER   =           ADC_CONTR^7;
  284       =3     sbit    ADC_START   =           ADC_CONTR^6;
  285       =3     sbit    ADC_FLAG    =           ADC_CONTR^5;
  286       =3     sbit    ADC_EPWMT   =           ADC_CONTR^4;
  287       =3 
  288       =3 sfr         ADC_RES     =           0xbd;
  289       =3 sfr         ADC_RESL    =           0xbe;
  290       =3 
  291       =3 sfr         P_SW4       =           0xbf;
  292       =3     sbit    QSPI_S1     =           P_SW4^1;
  293       =3     sbit    QSPI_S0     =           P_SW4^0;
  294       =3 
  295       =3 sfr         P4          =           0xc0;
  296       =3     sbit    P40         =           P4^0;
  297       =3     sbit    P41         =           P4^1;
  298       =3     sbit    P42         =           P4^2;
  299       =3     sbit    P43         =           P4^3;
  300       =3     sbit    P44         =           P4^4;
  301       =3     sbit    P45         =           P4^5;
  302       =3     sbit    P46         =           P4^6;
  303       =3     sbit    P47         =           P4^7;
  304       =3 
  305       =3 sfr         WDT_CONTR   =           0xc1;
  306       =3     sbit    WDT_FLAG    =           WDT_CONTR^7;
  307       =3     sbit    EN_WDT      =           WDT_CONTR^5;
  308       =3     sbit    CLR_WDT     =           WDT_CONTR^4;
  309       =3     sbit    IDL_WDT     =           WDT_CONTR^3;
  310       =3 
  311       =3 sfr         IAP_DATA    =           0xc2;
  312       =3 sfr         IAP_ADDRH   =           0xc3;
  313       =3 sfr         IAP_ADDRL   =           0xc4;
  314       =3 sfr         IAP_CMD     =           0xc5;
  315       =3 sfr         IAP_TRIG    =           0xc6;
  316       =3 
  317       =3 sfr         IAP_CONTR   =           0xc7;
  318       =3     sbit    IAPEN       =           IAP_CONTR^7;
  319       =3     sbit    SWBS        =           IAP_CONTR^6;
  320       =3     sbit    SWRST       =           IAP_CONTR^5;
  321       =3     sbit    CMD_FAIL    =           IAP_CONTR^4;
  322       =3     sbit    SWBS2       =           IAP_CONTR^3;
  323       =3 
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 7   

  324       =3 sfr         P5          =           0xc8;
  325       =3     sbit    P50         =           P5^0;
  326       =3     sbit    P51         =           P5^1;
  327       =3     sbit    P52         =           P5^2;
  328       =3     sbit    P53         =           P5^3;
  329       =3     sbit    P54         =           P5^4;
  330       =3     sbit    P55         =           P5^5;
  331       =3     sbit    P56         =           P5^6;
  332       =3     sbit    P57         =           P5^7;
  333       =3 
  334       =3 sfr         P5M1        =           0xc9;
  335       =3 sfr         P5M0        =           0xca;
  336       =3 sfr         P6M1        =           0xcb;
  337       =3 sfr         P6M0        =           0xcc;
  338       =3 
  339       =3 sfr         SPSTAT      =           0xcd;
  340       =3     sbit    SPIF        =           SPSTAT^7;
  341       =3     sbit    WCOL        =           SPSTAT^6;
  342       =3 
  343       =3 sfr         SPCTL       =           0xce;
  344       =3     sbit    SSIG        =           SPCTL^7;
  345       =3     sbit    SPEN        =           SPCTL^6;
  346       =3     sbit    DORD        =           SPCTL^5;
  347       =3     sbit    MSTR        =           SPCTL^4;
  348       =3     sbit    CPOL        =           SPCTL^3;
  349       =3     sbit    CPHA        =           SPCTL^2;
  350       =3     sbit    SPR1        =           SPCTL^1;
  351       =3     sbit    SPR0        =           SPCTL^0;
  352       =3 
  353       =3 sfr         SPDAT       =           0xcf;
  354       =3 
  355       =3 sfr         PSW         =           0xd0;
  356       =3     sbit    CY          =           PSW^7;
  357       =3     sbit    AC          =           PSW^6;
  358       =3     sbit    F0          =           PSW^5;
  359       =3     sbit    RS1         =           PSW^4;
  360       =3     sbit    RS0         =           PSW^3;
  361       =3     sbit    OV          =           PSW^2;
  362       =3     sbit    F1          =           PSW^1;
  363       =3     sbit    P           =           PSW^0;
  364       =3 
  365       =3 sfr         PSW1        =           0xd1;
  366       =3     sbit    N           =           PSW1^5;
  367       =3     sbit    Z           =           PSW1^1;
  368       =3 
  369       =3 sfr         T4H         =           0xd2;
  370       =3 sfr         T4L         =           0xd3;
  371       =3 sfr         T3H         =           0xd4;
  372       =3 sfr         T3L         =           0xd5;
  373       =3 sfr         T2H         =           0xd6;
  374       =3 sfr         T2L         =           0xd7;
  375       =3 
  376       =3 sfr         USBCLK      =           0xdc;
  377       =3 
  378       =3 sfr         T4T3M       =           0xdd;
  379       =3     sbit    T4R         =           T4T3M^7;
  380       =3     sbit    T4_CT       =           T4T3M^6;
  381       =3     sbit    T4x12       =           T4T3M^5;
  382       =3     sbit    T4CLKO      =           T4T3M^4;
  383       =3     sbit    T3R         =           T4T3M^3;
  384       =3     sbit    T3_CT       =           T4T3M^2;
  385       =3     sbit    T3x12       =           T4T3M^1;
  386       =3     sbit    T3CLKO      =           T4T3M^0;
  387       =3 
  388       =3 sfr         ADCCFG      =           0xde;
  389       =3     sbit    RESFMT      =           ADCCFG^5;
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 8   

  390       =3 
  391       =3 sfr         IP3         =           0xdf;
  392       =3     sbit    PI2S        =           IP3^3;
  393       =3     sbit    PRTC        =           IP3^2;
  394       =3     sbit    PS4         =           IP3^1;
  395       =3     sbit    PS3         =           IP3^0;
  396       =3 
  397       =3 sfr         ACC         =           0xe0;
  398       =3 sfr         P7M1        =           0xe1;
  399       =3 sfr         P7M0        =           0xe2;
  400       =3 sfr         DPS         =           0xe3;
  401       =3 
  402       =3 sfr         CMPCR1      =           0xe6;
  403       =3     sbit    CMPEN       =           CMPCR1^7;
  404       =3     sbit    CMPIF       =           CMPCR1^6;
  405       =3     sbit    PIE         =           CMPCR1^5;
  406       =3     sbit    NIE         =           CMPCR1^4;
  407       =3     sbit    CMPOE       =           CMPCR1^1;
  408       =3     sbit    CMPRES      =           CMPCR1^0;
  409       =3 
  410       =3 sfr         CMPCR2      =           0xe7;
  411       =3     sbit    INVCMPO     =           CMPCR2^7;
  412       =3     sbit    DISFLT      =           CMPCR2^6;
  413       =3 
  414       =3 sfr         P6          =           0xe8;
  415       =3     sbit    P60         =           P6^0;
  416       =3     sbit    P61         =           P6^1;
  417       =3     sbit    P62         =           P6^2;
  418       =3     sbit    P63         =           P6^3;
  419       =3     sbit    P64         =           P6^4;
  420       =3     sbit    P65         =           P6^5;
  421       =3     sbit    P66         =           P6^6;
  422       =3     sbit    P67         =           P6^7;
  423       =3 
  424       =3 sfr         WTST        =           0xe9;
  425       =3 sfr         CKCON       =           0xea;
  426       =3 sfr         MXAX        =           0xeb;
  427       =3 sfr         USBDAT      =           0xec;
  428       =3 sfr         DMAIR       =           0xed;
  429       =3 
  430       =3 sfr         IP3H        =           0xee;
  431       =3     sbit    PI2SH       =           IP3H^3;
  432       =3     sbit    PRTCH       =           IP3H^2;
  433       =3     sbit    PS4H        =           IP3H^1;
  434       =3     sbit    PS3H        =           IP3H^0;
  435       =3 
  436       =3 sfr         AUXINTIF    =           0xef;
  437       =3     sbit    INT4IF      =           AUXINTIF^6;
  438       =3     sbit    INT3IF      =           AUXINTIF^5;
  439       =3     sbit    INT2IF      =           AUXINTIF^4;
  440       =3     sbit    T4IF        =           AUXINTIF^2;
  441       =3     sbit    T3IF        =           AUXINTIF^1;
  442       =3     sbit    T2IF        =           AUXINTIF^0;
  443       =3 
  444       =3 sfr         B           =           0xf0;
  445       =3 
  446       =3 sfr         USBCON      =           0xf4;
  447       =3     sbit    ENUSB       =           USBCON^7;
  448       =3     sbit    ENUSBRST    =           USBCON^6;
  449       =3     sbit    PS2M        =           USBCON^5;
  450       =3     sbit    PUEN        =           USBCON^4;
  451       =3     sbit    PDEN        =           USBCON^3;
  452       =3     sbit    DFREC       =           USBCON^2;
  453       =3     sbit    DP          =           USBCON^1;
  454       =3     sbit    DM          =           USBCON^0;
  455       =3 
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 9   

  456       =3 sfr         IAP_TPS     =           0xf5;
  457       =3 sfr         IAP_ADDRE   =           0xf6;
  458       =3 
  459       =3 sfr         P7          =           0xf8;
  460       =3     sbit    P70         =           P7^0;
  461       =3     sbit    P71         =           P7^1;
  462       =3     sbit    P72         =           P7^2;
  463       =3     sbit    P73         =           P7^3;
  464       =3     sbit    P74         =           P7^4;
  465       =3     sbit    P75         =           P7^5;
  466       =3     sbit    P76         =           P7^6;
  467       =3     sbit    P77         =           P7^7;
  468       =3 
  469       =3 sfr         USBADR      =           0xfc;
  470       =3 
  471       =3 sfr         S4CON       =           0xfd;
  472       =3     sbit    S4SM0       =           S4CON^7;
  473       =3     sbit    S4ST4       =           S4CON^6;
  474       =3     sbit    S4SM2       =           S4CON^5;
  475       =3     sbit    S4REN       =           S4CON^4;
  476       =3     sbit    S4TB8       =           S4CON^3;
  477       =3     sbit    S4RB8       =           S4CON^2;
  478       =3     sbit    S4TI        =           S4CON^1;
  479       =3     sbit    S4RI        =           S4CON^0;
  480       =3 
  481       =3 sfr         S4BUF       =           0xfe;
  482       =3 
  483       =3 sfr         RSTCFG      =           0xff;
  484       =3     sbit    ENLVR       =           RSTCFG^6;
  485       =3     sbit    P54RST      =           RSTCFG^4;
  486       =3 
  487       =3 /////////////////////////////////////////////////
  488       =3 //
  489       =3 //如下特殊功能寄存器位于扩展RAM区域
  490       =3 //访问这些寄存器,需先将EAXFR设置为1,才可正常读写
  491       =3 //    EAXFR = 1;
  492       =3 //或者
  493       =3 //    P_SW2 |= 0x80;
  494       =3 ///////////////////////////////////////////////////
  495       =3 
  496       =3 /////////////////////////////////////////////////
  497       =3 //7E:FF00H-7E:FFFFH
  498       =3 /////////////////////////////////////////////////
  499       =3 
  500       =3 
  501       =3 
  502       =3 /////////////////////////////////////////////////
  503       =3 //7E:FE00H-7E:FEFFH
  504       =3 /////////////////////////////////////////////////
  505       =3 
  506       =3 #define     CLKSEL                  (*(unsigned char volatile far *)0x7efe00)
  507       =3 #define     CLKDIV                  (*(unsigned char volatile far *)0x7efe01)
  508       =3 #define     HIRCCR                  (*(unsigned char volatile far *)0x7efe02)
  509       =3 #define     XOSCCR                  (*(unsigned char volatile far *)0x7efe03)
  510       =3 #define     IRC32KCR                (*(unsigned char volatile far *)0x7efe04)
  511       =3 #define     MCLKOCR                 (*(unsigned char volatile far *)0x7efe05)
  512       =3 #define     IRCDB                   (*(unsigned char volatile far *)0x7efe06)
  513       =3 #define     IRC48MCR                (*(unsigned char volatile far *)0x7efe07)
  514       =3 #define     X32KCR                  (*(unsigned char volatile far *)0x7efe08)
  515       =3 #define     HSCLKDIV                (*(unsigned char volatile far *)0x7efe0b)
  516       =3 
  517       =3 #define     P0PU                    (*(unsigned char volatile far *)0x7efe10)
  518       =3 #define     P1PU                    (*(unsigned char volatile far *)0x7efe11)
  519       =3 #define     P2PU                    (*(unsigned char volatile far *)0x7efe12)
  520       =3 #define     P3PU                    (*(unsigned char volatile far *)0x7efe13)
  521       =3 #define     P4PU                    (*(unsigned char volatile far *)0x7efe14)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 10  

  522       =3 #define     P5PU                    (*(unsigned char volatile far *)0x7efe15)
  523       =3 #define     P6PU                    (*(unsigned char volatile far *)0x7efe16)
  524       =3 #define     P7PU                    (*(unsigned char volatile far *)0x7efe17)
  525       =3 #define     P0NCS                   (*(unsigned char volatile far *)0x7efe18)
  526       =3 #define     P1NCS                   (*(unsigned char volatile far *)0x7efe19)
  527       =3 #define     P2NCS                   (*(unsigned char volatile far *)0x7efe1a)
  528       =3 #define     P3NCS                   (*(unsigned char volatile far *)0x7efe1b)
  529       =3 #define     P4NCS                   (*(unsigned char volatile far *)0x7efe1c)
  530       =3 #define     P5NCS                   (*(unsigned char volatile far *)0x7efe1d)
  531       =3 #define     P6NCS                   (*(unsigned char volatile far *)0x7efe1e)
  532       =3 #define     P7NCS                   (*(unsigned char volatile far *)0x7efe1f)
  533       =3 #define     P0SR                    (*(unsigned char volatile far *)0x7efe20)
  534       =3 #define     P1SR                    (*(unsigned char volatile far *)0x7efe21)
  535       =3 #define     P2SR                    (*(unsigned char volatile far *)0x7efe22)
  536       =3 #define     P3SR                    (*(unsigned char volatile far *)0x7efe23)
  537       =3 #define     P4SR                    (*(unsigned char volatile far *)0x7efe24)
  538       =3 #define     P5SR                    (*(unsigned char volatile far *)0x7efe25)
  539       =3 #define     P6SR                    (*(unsigned char volatile far *)0x7efe26)
  540       =3 #define     P7SR                    (*(unsigned char volatile far *)0x7efe27)
  541       =3 #define     P0DR                    (*(unsigned char volatile far *)0x7efe28)
  542       =3 #define     P1DR                    (*(unsigned char volatile far *)0x7efe29)
  543       =3 #define     P2DR                    (*(unsigned char volatile far *)0x7efe2a)
  544       =3 #define     P3DR                    (*(unsigned char volatile far *)0x7efe2b)
  545       =3 #define     P4DR                    (*(unsigned char volatile far *)0x7efe2c)
  546       =3 #define     P5DR                    (*(unsigned char volatile far *)0x7efe2d)
  547       =3 #define     P6DR                    (*(unsigned char volatile far *)0x7efe2e)
  548       =3 #define     P7DR                    (*(unsigned char volatile far *)0x7efe2f)
  549       =3 #define     P0IE                    (*(unsigned char volatile far *)0x7efe30)
  550       =3 #define     P1IE                    (*(unsigned char volatile far *)0x7efe31)
  551       =3 #define     P2IE                    (*(unsigned char volatile far *)0x7efe32)
  552       =3 #define     P3IE                    (*(unsigned char volatile far *)0x7efe33)
  553       =3 #define     P4IE                    (*(unsigned char volatile far *)0x7efe34)
  554       =3 #define     P5IE                    (*(unsigned char volatile far *)0x7efe35)
  555       =3 #define     P6IE                    (*(unsigned char volatile far *)0x7efe36)
  556       =3 #define     P7IE                    (*(unsigned char volatile far *)0x7efe37)
  557       =3 #define     P0PD                    (*(unsigned char volatile far *)0x7efe40)
  558       =3 #define     P1PD                    (*(unsigned char volatile far *)0x7efe41)
  559       =3 #define     P2PD                    (*(unsigned char volatile far *)0x7efe42)
  560       =3 #define     P3PD                    (*(unsigned char volatile far *)0x7efe43)
  561       =3 #define     P4PD                    (*(unsigned char volatile far *)0x7efe44)
  562       =3 #define     P5PD                    (*(unsigned char volatile far *)0x7efe45)
  563       =3 #define     P6PD                    (*(unsigned char volatile far *)0x7efe46)
  564       =3 #define     P7PD                    (*(unsigned char volatile far *)0x7efe47)
  565       =3 #define     P0BP                    (*(unsigned char volatile far *)0x7efe48)
  566       =3 #define     P1BP                    (*(unsigned char volatile far *)0x7efe49)
  567       =3 #define     P2BP                    (*(unsigned char volatile far *)0x7efe4a)
  568       =3 #define     P3BP                    (*(unsigned char volatile far *)0x7efe4b)
  569       =3 #define     P4BP                    (*(unsigned char volatile far *)0x7efe4c)
  570       =3 #define     P5BP                    (*(unsigned char volatile far *)0x7efe4d)
  571       =3 #define     P6BP                    (*(unsigned char volatile far *)0x7efe4e)
  572       =3 #define     P7BP                    (*(unsigned char volatile far *)0x7efe4f)
  573       =3 
  574       =3 #define     LCMIFCFG                (*(unsigned char volatile far *)0x7efe50)
  575       =3 #define     LCMIFCFG2               (*(unsigned char volatile far *)0x7efe51)
  576       =3 #define     LCMIFCR                 (*(unsigned char volatile far *)0x7efe52)
  577       =3 #define     LCMIFSTA                (*(unsigned char volatile far *)0x7efe53)
  578       =3 #define     LCMIFDATL               (*(unsigned char volatile far *)0x7efe54)
  579       =3 #define     LCMIFDATH               (*(unsigned char volatile far *)0x7efe55)
  580       =3 #define     LCMIFPSCR               (*(unsigned char volatile far *)0x7efe56)
  581       =3 
  582       =3 #define     RTCCR                   (*(unsigned char volatile far *)0x7efe60)
  583       =3 #define     RTCCFG                  (*(unsigned char volatile far *)0x7efe61)
  584       =3 #define     RTCIEN                  (*(unsigned char volatile far *)0x7efe62)
  585       =3 #define     RTCIF                   (*(unsigned char volatile far *)0x7efe63)
  586       =3 #define     ALAHOUR                 (*(unsigned char volatile far *)0x7efe64)
  587       =3 #define     ALAMIN                  (*(unsigned char volatile far *)0x7efe65)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 11  

  588       =3 #define     ALASEC                  (*(unsigned char volatile far *)0x7efe66)
  589       =3 #define     ALASSEC                 (*(unsigned char volatile far *)0x7efe67)
  590       =3 #define     INIYEAR                 (*(unsigned char volatile far *)0x7efe68)
  591       =3 #define     INIMONTH                (*(unsigned char volatile far *)0x7efe69)
  592       =3 #define     INIDAY                  (*(unsigned char volatile far *)0x7efe6a)
  593       =3 #define     INIHOUR                 (*(unsigned char volatile far *)0x7efe6b)
  594       =3 #define     INIMIN                  (*(unsigned char volatile far *)0x7efe6c)
  595       =3 #define     INISEC                  (*(unsigned char volatile far *)0x7efe6d)
  596       =3 #define     INISSEC                 (*(unsigned char volatile far *)0x7efe6e)
  597       =3 #define     INIWEEK                 (*(unsigned char volatile far *)0x7efe6f)
  598       =3 #define     WEEK                    (*(unsigned char volatile far *)0x7efe6f)
  599       =3 #define     YEAR                    (*(unsigned char volatile far *)0x7efe70)
  600       =3 #define     MONTH                   (*(unsigned char volatile far *)0x7efe71)
  601       =3 #define     DAY                     (*(unsigned char volatile far *)0x7efe72)
  602       =3 #define     HOUR                    (*(unsigned char volatile far *)0x7efe73)
  603       =3 #define     MIN                     (*(unsigned char volatile far *)0x7efe74)
  604       =3 #define     SEC                     (*(unsigned char volatile far *)0x7efe75)
  605       =3 #define     SSEC                    (*(unsigned char volatile far *)0x7efe76)
  606       =3 
  607       =3 #define     T11CR                   (*(unsigned char volatile far *)0x7efe78)
  608       =3 #define     T11PS                   (*(unsigned char volatile far *)0x7efe79)
  609       =3 #define     T11H                    (*(unsigned char volatile far *)0x7efe7a)
  610       =3 #define     T11L                    (*(unsigned char volatile far *)0x7efe7b)
  611       =3 
  612       =3 #define     I2CCFG                  (*(unsigned char volatile far *)0x7efe80)
  613       =3 #define     I2CMSCR                 (*(unsigned char volatile far *)0x7efe81)
  614       =3 #define     I2CMSST                 (*(unsigned char volatile far *)0x7efe82)
  615       =3 #define     I2CSLCR                 (*(unsigned char volatile far *)0x7efe83)
  616       =3 #define     I2CSLST                 (*(unsigned char volatile far *)0x7efe84)
  617       =3 #define     I2CSLADR                (*(unsigned char volatile far *)0x7efe85)
  618       =3 #define     I2CTXD                  (*(unsigned char volatile far *)0x7efe86)
  619       =3 #define     I2CRXD                  (*(unsigned char volatile far *)0x7efe87)
  620       =3 #define     I2CMSAUX                (*(unsigned char volatile far *)0x7efe88)
  621       =3 #define     I2CPSCR                 (*(unsigned char volatile far *)0x7efe89)
  622       =3 
  623       =3 #define     SPI_CLKDIV              (*(unsigned char volatile far *)0x7efe90)
  624       =3 #define     PWMA_CLKDIV             (*(unsigned char volatile far *)0x7efe91)
  625       =3 #define     PWMB_CLKDIV             (*(unsigned char volatile far *)0x7efe92)
  626       =3 #define     TFPU_CLKDIV             (*(unsigned char volatile far *)0x7efe93)
  627       =3 #define     I2S_CLKDIV              (*(unsigned char volatile far *)0x7efe94)
  628       =3 
  629       =3 #define     RSTFLAG                 (*(unsigned char volatile far *)0x7efe99)
  630       =3 #define     RSTCR0                  (*(unsigned char volatile far *)0x7efe9a)
  631       =3 #define     RSTCR1                  (*(unsigned char volatile far *)0x7efe9b)
  632       =3 #define     RSTCR2                  (*(unsigned char volatile far *)0x7efe9c)
  633       =3 #define     RSTCR3                  (*(unsigned char volatile far *)0x7efe9d)
  634       =3 #define     RSTCR4                  (*(unsigned char volatile far *)0x7efe9e)
  635       =3 #define     RSTCR5                  (*(unsigned char volatile far *)0x7efe9f)
  636       =3 
  637       =3 #define     TM0PS                   (*(unsigned char volatile far *)0x7efea0)
  638       =3 #define     TM1PS                   (*(unsigned char volatile far *)0x7efea1)
  639       =3 #define     TM2PS                   (*(unsigned char volatile far *)0x7efea2)
  640       =3 #define     TM3PS                   (*(unsigned char volatile far *)0x7efea3)
  641       =3 #define     TM4PS                   (*(unsigned char volatile far *)0x7efea4)
  642       =3 #define     ADCTIM                  (*(unsigned char volatile far *)0x7efea8)
  643       =3 #define     ADCEXCFG                (*(unsigned char volatile far *)0x7efead)
  644       =3 #define     CMPEXCFG                (*(unsigned char volatile far *)0x7efeae)
  645       =3 
  646       =3 #define     PWMA_ETRPS              (*(unsigned char volatile far *)0x7efeb0)
  647       =3 #define     PWMA_ENO                (*(unsigned char volatile far *)0x7efeb1)
  648       =3 #define     PWMA_PS                 (*(unsigned char volatile far *)0x7efeb2)
  649       =3 #define     PWMA_IOAUX              (*(unsigned char volatile far *)0x7efeb3)
  650       =3 #define     PWMB_ETRPS              (*(unsigned char volatile far *)0x7efeb4)
  651       =3 #define     PWMB_ENO                (*(unsigned char volatile far *)0x7efeb5)
  652       =3 #define     PWMB_PS                 (*(unsigned char volatile far *)0x7efeb6)
  653       =3 #define     PWMB_IOAUX              (*(unsigned char volatile far *)0x7efeb7)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 12  

  654       =3 #define     PWMA_PS2                (*(unsigned char volatile far *)0x7efeb8)
  655       =3 #define     PWMA_RCRH               (*(unsigned char volatile far *)0x7efeb9)
  656       =3 #define     PWMB_RCRH               (*(unsigned char volatile far *)0x7efeba)
  657       =3 
  658       =3 #define     PWMA_CR1                (*(unsigned char volatile far *)0x7efec0)
  659       =3 #define     PWMA_CR2                (*(unsigned char volatile far *)0x7efec1)
  660       =3 #define     PWMA_SMCR               (*(unsigned char volatile far *)0x7efec2)
  661       =3 #define     PWMA_ETR                (*(unsigned char volatile far *)0x7efec3)
  662       =3 #define     PWMA_IER                (*(unsigned char volatile far *)0x7efec4)
  663       =3 #define     PWMA_SR1                (*(unsigned char volatile far *)0x7efec5)
  664       =3 #define     PWMA_SR2                (*(unsigned char volatile far *)0x7efec6)
  665       =3 #define     PWMA_EGR                (*(unsigned char volatile far *)0x7efec7)
  666       =3 #define     PWMA_CCMR1              (*(unsigned char volatile far *)0x7efec8)
  667       =3 #define     PWMA_CCMR2              (*(unsigned char volatile far *)0x7efec9)
  668       =3 #define     PWMA_CCMR3              (*(unsigned char volatile far *)0x7efeca)
  669       =3 #define     PWMA_CCMR4              (*(unsigned char volatile far *)0x7efecb)
  670       =3 #define     PWMA_CCER1              (*(unsigned char volatile far *)0x7efecc)
  671       =3 #define     PWMA_CCER2              (*(unsigned char volatile far *)0x7efecd)
  672       =3 #define     PWMA_CNTRH              (*(unsigned char volatile far *)0x7efece)
  673       =3 #define     PWMA_CNTRL              (*(unsigned char volatile far *)0x7efecf)
  674       =3 #define     PWMA_PSCRH              (*(unsigned char volatile far *)0x7efed0)
  675       =3 #define     PWMA_PSCRL              (*(unsigned char volatile far *)0x7efed1)
  676       =3 #define     PWMA_ARRH               (*(unsigned char volatile far *)0x7efed2)
  677       =3 #define     PWMA_ARRL               (*(unsigned char volatile far *)0x7efed3)
  678       =3 #define     PWMA_RCR                (*(unsigned char volatile far *)0x7efed4)
  679       =3 #define     PWMA_CCR1H              (*(unsigned char volatile far *)0x7efed5)
  680       =3 #define     PWMA_CCR1L              (*(unsigned char volatile far *)0x7efed6)
  681       =3 #define     PWMA_CCR2H              (*(unsigned char volatile far *)0x7efed7)
  682       =3 #define     PWMA_CCR2L              (*(unsigned char volatile far *)0x7efed8)
  683       =3 #define     PWMA_CCR3H              (*(unsigned char volatile far *)0x7efed9)
  684       =3 #define     PWMA_CCR3L              (*(unsigned char volatile far *)0x7efeda)
  685       =3 #define     PWMA_CCR4H              (*(unsigned char volatile far *)0x7efedb)
  686       =3 #define     PWMA_CCR4L              (*(unsigned char volatile far *)0x7efedc)
  687       =3 #define     PWMA_BKR                (*(unsigned char volatile far *)0x7efedd)
  688       =3 #define     PWMA_DTR                (*(unsigned char volatile far *)0x7efede)
  689       =3 #define     PWMA_OISR               (*(unsigned char volatile far *)0x7efedf)
  690       =3 
  691       =3 #define     PWMB_CR1                (*(unsigned char volatile far *)0x7efee0)
  692       =3 #define     PWMB_CR2                (*(unsigned char volatile far *)0x7efee1)
  693       =3 #define     PWMB_SMCR               (*(unsigned char volatile far *)0x7efee2)
  694       =3 #define     PWMB_ETR                (*(unsigned char volatile far *)0x7efee3)
  695       =3 #define     PWMB_IER                (*(unsigned char volatile far *)0x7efee4)
  696       =3 #define     PWMB_SR1                (*(unsigned char volatile far *)0x7efee5)
  697       =3 #define     PWMB_SR2                (*(unsigned char volatile far *)0x7efee6)
  698       =3 #define     PWMB_EGR                (*(unsigned char volatile far *)0x7efee7)
  699       =3 #define     PWMB_CCMR1              (*(unsigned char volatile far *)0x7efee8)
  700       =3 #define     PWMB_CCMR2              (*(unsigned char volatile far *)0x7efee9)
  701       =3 #define     PWMB_CCMR3              (*(unsigned char volatile far *)0x7efeea)
  702       =3 #define     PWMB_CCMR4              (*(unsigned char volatile far *)0x7efeeb)
  703       =3 #define     PWMB_CCER1              (*(unsigned char volatile far *)0x7efeec)
  704       =3 #define     PWMB_CCER2              (*(unsigned char volatile far *)0x7efeed)
  705       =3 #define     PWMB_CNTRH              (*(unsigned char volatile far *)0x7efeee)
  706       =3 #define     PWMB_CNTRL              (*(unsigned char volatile far *)0x7efeef)
  707       =3 #define     PWMB_PSCRH              (*(unsigned char volatile far *)0x7efef0)
  708       =3 #define     PWMB_PSCRL              (*(unsigned char volatile far *)0x7efef1)
  709       =3 #define     PWMB_ARRH               (*(unsigned char volatile far *)0x7efef2)
  710       =3 #define     PWMB_ARRL               (*(unsigned char volatile far *)0x7efef3)
  711       =3 #define     PWMB_RCR                (*(unsigned char volatile far *)0x7efef4)
  712       =3 #define     PWMB_CCR5H              (*(unsigned char volatile far *)0x7efef5)
  713       =3 #define     PWMB_CCR5L              (*(unsigned char volatile far *)0x7efef6)
  714       =3 #define     PWMB_CCR6H              (*(unsigned char volatile far *)0x7efef7)
  715       =3 #define     PWMB_CCR6L              (*(unsigned char volatile far *)0x7efef8)
  716       =3 #define     PWMB_CCR7H              (*(unsigned char volatile far *)0x7efef9)
  717       =3 #define     PWMB_CCR7L              (*(unsigned char volatile far *)0x7efefa)
  718       =3 #define     PWMB_CCR8H              (*(unsigned char volatile far *)0x7efefb)
  719       =3 #define     PWMB_CCR8L              (*(unsigned char volatile far *)0x7efefc)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 13  

  720       =3 #define     PWMB_BKR                (*(unsigned char volatile far *)0x7efefd)
  721       =3 #define     PWMB_DTR                (*(unsigned char volatile far *)0x7efefe)
  722       =3 #define     PWMB_OISR               (*(unsigned char volatile far *)0x7efeff)
  723       =3 
  724       =3 /////////////////////////////////////////////////
  725       =3 //7E:FD00H-7E:FDFFH
  726       =3 /////////////////////////////////////////////////
  727       =3 
  728       =3 #define     P0INTE                  (*(unsigned char volatile far *)0x7efd00)
  729       =3 #define     P1INTE                  (*(unsigned char volatile far *)0x7efd01)
  730       =3 #define     P2INTE                  (*(unsigned char volatile far *)0x7efd02)
  731       =3 #define     P3INTE                  (*(unsigned char volatile far *)0x7efd03)
  732       =3 #define     P4INTE                  (*(unsigned char volatile far *)0x7efd04)
  733       =3 #define     P5INTE                  (*(unsigned char volatile far *)0x7efd05)
  734       =3 #define     P6INTE                  (*(unsigned char volatile far *)0x7efd06)
  735       =3 #define     P7INTE                  (*(unsigned char volatile far *)0x7efd07)
  736       =3 #define     P0INTF                  (*(unsigned char volatile far *)0x7efd10)
  737       =3 #define     P1INTF                  (*(unsigned char volatile far *)0x7efd11)
  738       =3 #define     P2INTF                  (*(unsigned char volatile far *)0x7efd12)
  739       =3 #define     P3INTF                  (*(unsigned char volatile far *)0x7efd13)
  740       =3 #define     P4INTF                  (*(unsigned char volatile far *)0x7efd14)
  741       =3 #define     P5INTF                  (*(unsigned char volatile far *)0x7efd15)
  742       =3 #define     P6INTF                  (*(unsigned char volatile far *)0x7efd16)
  743       =3 #define     P7INTF                  (*(unsigned char volatile far *)0x7efd17)
  744       =3 #define     P0IM0                   (*(unsigned char volatile far *)0x7efd20)
  745       =3 #define     P1IM0                   (*(unsigned char volatile far *)0x7efd21)
  746       =3 #define     P2IM0                   (*(unsigned char volatile far *)0x7efd22)
  747       =3 #define     P3IM0                   (*(unsigned char volatile far *)0x7efd23)
  748       =3 #define     P4IM0                   (*(unsigned char volatile far *)0x7efd24)
  749       =3 #define     P5IM0                   (*(unsigned char volatile far *)0x7efd25)
  750       =3 #define     P6IM0                   (*(unsigned char volatile far *)0x7efd26)
  751       =3 #define     P7IM0                   (*(unsigned char volatile far *)0x7efd27)
  752       =3 #define     P0IM1                   (*(unsigned char volatile far *)0x7efd30)
  753       =3 #define     P1IM1                   (*(unsigned char volatile far *)0x7efd31)
  754       =3 #define     P2IM1                   (*(unsigned char volatile far *)0x7efd32)
  755       =3 #define     P3IM1                   (*(unsigned char volatile far *)0x7efd33)
  756       =3 #define     P4IM1                   (*(unsigned char volatile far *)0x7efd34)
  757       =3 #define     P5IM1                   (*(unsigned char volatile far *)0x7efd35)
  758       =3 #define     P6IM1                   (*(unsigned char volatile far *)0x7efd36)
  759       =3 #define     P7IM1                   (*(unsigned char volatile far *)0x7efd37)
  760       =3 #define     P0WKUE                  (*(unsigned char volatile far *)0x7efd40)
  761       =3 #define     P1WKUE                  (*(unsigned char volatile far *)0x7efd41)
  762       =3 #define     P2WKUE                  (*(unsigned char volatile far *)0x7efd42)
  763       =3 #define     P3WKUE                  (*(unsigned char volatile far *)0x7efd43)
  764       =3 #define     P4WKUE                  (*(unsigned char volatile far *)0x7efd44)
  765       =3 #define     P5WKUE                  (*(unsigned char volatile far *)0x7efd45)
  766       =3 #define     P6WKUE                  (*(unsigned char volatile far *)0x7efd46)
  767       =3 #define     P7WKUE                  (*(unsigned char volatile far *)0x7efd47)
  768       =3 
  769       =3 #define     CCAPM2                  (*(unsigned char volatile far *)0x7efd50)
  770       =3 #define     CCAP2L                  (*(unsigned char volatile far *)0x7efd51)
  771       =3 #define     CCAP2H                  (*(unsigned char volatile far *)0x7efd52)
  772       =3 #define     PCA_PWM2                (*(unsigned char volatile far *)0x7efd53)
  773       =3 #define     CCAPM3                  (*(unsigned char volatile far *)0x7efd54)
  774       =3 #define     CCAP3L                  (*(unsigned char volatile far *)0x7efd55)
  775       =3 #define     CCAP3H                  (*(unsigned char volatile far *)0x7efd56)
  776       =3 #define     PCA_PWM3                (*(unsigned char volatile far *)0x7efd57)
  777       =3 #define     CCAPM0                  (*(unsigned char volatile far *)0x7efd58)
  778       =3 #define     CCAP0L                  (*(unsigned char volatile far *)0x7efd59)
  779       =3 #define     CCAP0H                  (*(unsigned char volatile far *)0x7efd5a)
  780       =3 #define     PCA_PWM0                (*(unsigned char volatile far *)0x7efd5b)
  781       =3 #define     CCAPM1                  (*(unsigned char volatile far *)0x7efd5c)
  782       =3 #define     CCAP1L                  (*(unsigned char volatile far *)0x7efd5d)
  783       =3 #define     CCAP1H                  (*(unsigned char volatile far *)0x7efd5e)
  784       =3 #define     PCA_PWM1                (*(unsigned char volatile far *)0x7efd5f)
  785       =3 
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 14  

  786       =3 #define     PINIPL                  (*(unsigned char volatile far *)0x7efd60)
  787       =3 #define     PINIPH                  (*(unsigned char volatile far *)0x7efd61)
  788       =3 
  789       =3 #define     CCON                    (*(unsigned char volatile far *)0x7efd64)
  790       =3 #define     CL                      (*(unsigned char volatile far *)0x7efd65)
  791       =3 #define     CH                      (*(unsigned char volatile far *)0x7efd66)
  792       =3 #define     CMOD                    (*(unsigned char volatile far *)0x7efd67)
  793       =3 
  794       =3 #define     UR1TOCR                 (*(unsigned char volatile far *)0x7efd70)
  795       =3 #define     UR1TOSR                 (*(unsigned char volatile far *)0x7efd71)
  796       =3 #define     UR1TOTH                 (*(unsigned char volatile far *)0x7efd72)
  797       =3 #define     UR1TOTL                 (*(unsigned char volatile far *)0x7efd73)
  798       =3 #define     UR2TOCR                 (*(unsigned char volatile far *)0x7efd74)
  799       =3 #define     UR2TOSR                 (*(unsigned char volatile far *)0x7efd75)
  800       =3 #define     UR2TOTH                 (*(unsigned char volatile far *)0x7efd76)
  801       =3 #define     UR2TOTL                 (*(unsigned char volatile far *)0x7efd77)
  802       =3 #define     UR3TOCR                 (*(unsigned char volatile far *)0x7efd78)
  803       =3 #define     UR3TOSR                 (*(unsigned char volatile far *)0x7efd79)
  804       =3 #define     UR3TOTH                 (*(unsigned char volatile far *)0x7efd7a)
  805       =3 #define     UR3TOTL                 (*(unsigned char volatile far *)0x7efd7b)
  806       =3 #define     UR4TOCR                 (*(unsigned char volatile far *)0x7efd7c)
  807       =3 #define     UR4TOSR                 (*(unsigned char volatile far *)0x7efd7d)
  808       =3 #define     UR4TOTH                 (*(unsigned char volatile far *)0x7efd7e)
  809       =3 #define     UR4TOTL                 (*(unsigned char volatile far *)0x7efd7f)
  810       =3 #define     SPITOCR                 (*(unsigned char volatile far *)0x7efd80)
  811       =3 #define     SPITOSR                 (*(unsigned char volatile far *)0x7efd81)
  812       =3 #define     SPITOTH                 (*(unsigned char volatile far *)0x7efd82)
  813       =3 #define     SPITOTL                 (*(unsigned char volatile far *)0x7efd83)
  814       =3 #define     I2CTOCR                 (*(unsigned char volatile far *)0x7efd84)
  815       =3 #define     I2CTOSR                 (*(unsigned char volatile far *)0x7efd85)
  816       =3 #define     I2CTOTH                 (*(unsigned char volatile far *)0x7efd86)
  817       =3 #define     I2CTOTL                 (*(unsigned char volatile far *)0x7efd87)
  818       =3 
  819       =3 #define     UR1TOTE                 (*(unsigned char volatile far *)0x7efd88)
  820       =3 #define     UR2TOTE                 (*(unsigned char volatile far *)0x7efd89)
  821       =3 #define     UR3TOTE                 (*(unsigned char volatile far *)0x7efd8a)
  822       =3 #define     UR4TOTE                 (*(unsigned char volatile far *)0x7efd8b)
  823       =3 #define     SPITOTE                 (*(unsigned char volatile far *)0x7efd8c)
  824       =3 #define     I2CTOTE                 (*(unsigned char volatile far *)0x7efd8d)
  825       =3 
  826       =3 #define     I2SCR                   (*(unsigned char volatile far *)0x7efd98)
  827       =3 #define     I2SSR                   (*(unsigned char volatile far *)0x7efd99)
  828       =3 #define     I2SDRH                  (*(unsigned char volatile far *)0x7efd9a)
  829       =3 #define     I2SDRL                  (*(unsigned char volatile far *)0x7efd9b)
  830       =3 #define     I2SPRH                  (*(unsigned char volatile far *)0x7efd9c)
  831       =3 #define     I2SPRL                  (*(unsigned char volatile far *)0x7efd9d)
  832       =3 #define     I2SCFGH                 (*(unsigned char volatile far *)0x7efd9e)
  833       =3 #define     I2SCFGL                 (*(unsigned char volatile far *)0x7efd9f)
  834       =3 #define     I2SMD                   (*(unsigned char volatile far *)0x7efda0)
  835       =3 #define     I2SMCKDIV               (*(unsigned char volatile far *)0x7efda1)
  836       =3 
  837       =3 #define     CRECR                   (*(unsigned char volatile far *)0x7efda8)
  838       =3 #define     CRECNTH                 (*(unsigned char volatile far *)0x7efda9)
  839       =3 #define     CRECNTL                 (*(unsigned char volatile far *)0x7efdaa)
  840       =3 #define     CRERES                  (*(unsigned char volatile far *)0x7efdab)
  841       =3 
  842       =3 #define     S2CFG                   (*(unsigned char volatile far *)0x7efdb4)
  843       =3 #define     S2ADDR                  (*(unsigned char volatile far *)0x7efdb5)
  844       =3 #define     S2ADEN                  (*(unsigned char volatile far *)0x7efdb6)
  845       =3 #define     USARTCR1                (*(unsigned char volatile far *)0x7efdc0)
  846       =3 #define     USARTCR2                (*(unsigned char volatile far *)0x7efdc1)
  847       =3 #define     USARTCR3                (*(unsigned char volatile far *)0x7efdc2)
  848       =3 #define     USARTCR4                (*(unsigned char volatile far *)0x7efdc3)
  849       =3 #define     USARTCR5                (*(unsigned char volatile far *)0x7efdc4)
  850       =3 #define     USARTGTR                (*(unsigned char volatile far *)0x7efdc5)
  851       =3 #define     USARTBRH                (*(unsigned char volatile far *)0x7efdc6)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 15  

  852       =3 #define     USARTBRL                (*(unsigned char volatile far *)0x7efdc7)
  853       =3 #define     USART2CR1               (*(unsigned char volatile far *)0x7efdc8)
  854       =3 #define     USART2CR2               (*(unsigned char volatile far *)0x7efdc9)
  855       =3 #define     USART2CR3               (*(unsigned char volatile far *)0x7efdca)
  856       =3 #define     USART2CR4               (*(unsigned char volatile far *)0x7efdcb)
  857       =3 #define     USART2CR5               (*(unsigned char volatile far *)0x7efdcc)
  858       =3 #define     USART2GTR               (*(unsigned char volatile far *)0x7efdcd)
  859       =3 #define     USART2BRH               (*(unsigned char volatile far *)0x7efdce)
  860       =3 #define     USART2BRL               (*(unsigned char volatile far *)0x7efdcf)
  861       =3 
  862       =3 #define     CHIPID                  ( (unsigned char volatile far *)0x7efde0)
  863       =3 
  864       =3 #define     CHIPID0                 (*(unsigned char volatile far *)0x7efde0)
  865       =3 #define     CHIPID1                 (*(unsigned char volatile far *)0x7efde1)
  866       =3 #define     CHIPID2                 (*(unsigned char volatile far *)0x7efde2)
  867       =3 #define     CHIPID3                 (*(unsigned char volatile far *)0x7efde3)
  868       =3 #define     CHIPID4                 (*(unsigned char volatile far *)0x7efde4)
  869       =3 #define     CHIPID5                 (*(unsigned char volatile far *)0x7efde5)
  870       =3 #define     CHIPID6                 (*(unsigned char volatile far *)0x7efde6)
  871       =3 #define     CHIPID7                 (*(unsigned char volatile far *)0x7efde7)
  872       =3 #define     CHIPID8                 (*(unsigned char volatile far *)0x7efde8)
  873       =3 #define     CHIPID9                 (*(unsigned char volatile far *)0x7efde9)
  874       =3 #define     CHIPID10                (*(unsigned char volatile far *)0x7efdea)
  875       =3 #define     CHIPID11                (*(unsigned char volatile far *)0x7efdeb)
  876       =3 #define     CHIPID12                (*(unsigned char volatile far *)0x7efdec)
  877       =3 #define     CHIPID13                (*(unsigned char volatile far *)0x7efded)
  878       =3 #define     CHIPID14                (*(unsigned char volatile far *)0x7efdee)
  879       =3 #define     CHIPID15                (*(unsigned char volatile far *)0x7efdef)
  880       =3 #define     CHIPID16                (*(unsigned char volatile far *)0x7efdf0)
  881       =3 #define     CHIPID17                (*(unsigned char volatile far *)0x7efdf1)
  882       =3 #define     CHIPID18                (*(unsigned char volatile far *)0x7efdf2)
  883       =3 #define     CHIPID19                (*(unsigned char volatile far *)0x7efdf3)
  884       =3 #define     CHIPID20                (*(unsigned char volatile far *)0x7efdf4)
  885       =3 #define     CHIPID21                (*(unsigned char volatile far *)0x7efdf5)
  886       =3 #define     CHIPID22                (*(unsigned char volatile far *)0x7efdf6)
  887       =3 #define     CHIPID23                (*(unsigned char volatile far *)0x7efdf7)
  888       =3 #define     CHIPID24                (*(unsigned char volatile far *)0x7efdf8)
  889       =3 #define     CHIPID25                (*(unsigned char volatile far *)0x7efdf9)
  890       =3 #define     CHIPID26                (*(unsigned char volatile far *)0x7efdfa)
  891       =3 #define     CHIPID27                (*(unsigned char volatile far *)0x7efdfb)
  892       =3 #define     CHIPID28                (*(unsigned char volatile far *)0x7efdfc)
  893       =3 #define     CHIPID29                (*(unsigned char volatile far *)0x7efdfd)
  894       =3 #define     CHIPID30                (*(unsigned char volatile far *)0x7efdfe)
  895       =3 #define     CHIPID31                (*(unsigned char volatile far *)0x7efdff)
  896       =3 
  897       =3 /////////////////////////////////////////////////
  898       =3 //7E:FC00H-7E:FCFFH
  899       =3 /////////////////////////////////////////////////
  900       =3 
  901       =3 
  902       =3 
  903       =3 /////////////////////////////////////////////////
  904       =3 //7E:FB00H-7E:FBFFH
  905       =3 /////////////////////////////////////////////////
  906       =3 
  907       =3 #define     CHIPIDX                 ( (unsigned char volatile far *)0x7efbd0)
  908       =3 
  909       =3 #define     CHIPIDX0                (*(unsigned char volatile far *)0x7efbd0)
  910       =3 #define     CHIPIDX1                (*(unsigned char volatile far *)0x7efbd1)
  911       =3 #define     CHIPIDX2                (*(unsigned char volatile far *)0x7efbd2)
  912       =3 #define     CHIPIDX3                (*(unsigned char volatile far *)0x7efbd3)
  913       =3 #define     CHIPIDX4                (*(unsigned char volatile far *)0x7efbd4)
  914       =3 #define     CHIPIDX5                (*(unsigned char volatile far *)0x7efbd5)
  915       =3 #define     CHIPIDX6                (*(unsigned char volatile far *)0x7efbd6)
  916       =3 #define     CHIPIDX7                (*(unsigned char volatile far *)0x7efbd7)
  917       =3 #define     CHIPIDX8                (*(unsigned char volatile far *)0x7efbd8)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 16  

  918       =3 #define     CHIPIDX9                (*(unsigned char volatile far *)0x7efbd9)
  919       =3 #define     CHIPIDX10               (*(unsigned char volatile far *)0x7efbda)
  920       =3 #define     CHIPIDX11               (*(unsigned char volatile far *)0x7efbdb)
  921       =3 #define     CHIPIDX12               (*(unsigned char volatile far *)0x7efbdc)
  922       =3 #define     CHIPIDX13               (*(unsigned char volatile far *)0x7efbdd)
  923       =3 #define     CHIPIDX14               (*(unsigned char volatile far *)0x7efbde)
  924       =3 #define     CHIPIDX15               (*(unsigned char volatile far *)0x7efbdf)
  925       =3 #define     CHIPIDX16               (*(unsigned char volatile far *)0x7efbe0)
  926       =3 #define     CHIPIDX17               (*(unsigned char volatile far *)0x7efbe1)
  927       =3 #define     CHIPIDX18               (*(unsigned char volatile far *)0x7efbe2)
  928       =3 #define     CHIPIDX19               (*(unsigned char volatile far *)0x7efbe3)
  929       =3 #define     CHIPIDX20               (*(unsigned char volatile far *)0x7efbe4)
  930       =3 #define     CHIPIDX21               (*(unsigned char volatile far *)0x7efbe5)
  931       =3 #define     CHIPIDX22               (*(unsigned char volatile far *)0x7efbe6)
  932       =3 #define     CHIPIDX23               (*(unsigned char volatile far *)0x7efbe7)
  933       =3 #define     CHIPIDX24               (*(unsigned char volatile far *)0x7efbe8)
  934       =3 #define     CHIPIDX25               (*(unsigned char volatile far *)0x7efbe9)
  935       =3 #define     CHIPIDX26               (*(unsigned char volatile far *)0x7efbea)
  936       =3 #define     CHIPIDX27               (*(unsigned char volatile far *)0x7efbeb)
  937       =3 #define     CHIPIDX28               (*(unsigned char volatile far *)0x7efbec)
  938       =3 #define     CHIPIDX29               (*(unsigned char volatile far *)0x7efbed)
  939       =3 #define     CHIPIDX30               (*(unsigned char volatile far *)0x7efbee)
  940       =3 #define     CHIPIDX31               (*(unsigned char volatile far *)0x7efbef)
  941       =3 
  942       =3 #define     HSPWMA_CFG              (*(unsigned char volatile far *)0x7efbf0)
  943       =3 #define     HSPWMA_ADR              (*(unsigned char volatile far *)0x7efbf1)
  944       =3 #define     HSPWMA_DAT              (*(unsigned char volatile far *)0x7efbf2)
  945       =3 #define     HSPWMA_ADRH             (*(unsigned char volatile far *)0x7efbf3)
  946       =3 #define     HSPWMB_CFG              (*(unsigned char volatile far *)0x7efbf4)
  947       =3 #define     HSPWMB_ADR              (*(unsigned char volatile far *)0x7efbf5)
  948       =3 #define     HSPWMB_DAT              (*(unsigned char volatile far *)0x7efbf6)
  949       =3 #define     HSPWMB_ADRH             (*(unsigned char volatile far *)0x7efbf7)
  950       =3 #define     HSSPI_CFG               (*(unsigned char volatile far *)0x7efbf8)
  951       =3 #define     HSSPI_CFG2              (*(unsigned char volatile far *)0x7efbf9)
  952       =3 #define     HSSPI_STA               (*(unsigned char volatile far *)0x7efbfa)
  953       =3 #define     HSSPI_PSCR              (*(unsigned char volatile far *)0x7efbfb)
  954       =3 
  955       =3 /////////////////////////////////////////////////
  956       =3 //7E:FA00H-7E:FAFFH
  957       =3 /////////////////////////////////////////////////
  958       =3 
  959       =3 #define     DMA_M2M_CFG             (*(unsigned char volatile far *)0x7efa00)
  960       =3 #define     DMA_M2M_CR              (*(unsigned char volatile far *)0x7efa01)
  961       =3 #define     DMA_M2M_STA             (*(unsigned char volatile far *)0x7efa02)
  962       =3 #define     DMA_M2M_AMT             (*(unsigned char volatile far *)0x7efa03)
  963       =3 #define     DMA_M2M_DONE            (*(unsigned char volatile far *)0x7efa04)
  964       =3 #define     DMA_M2M_TXAH            (*(unsigned char volatile far *)0x7efa05)
  965       =3 #define     DMA_M2M_TXAL            (*(unsigned char volatile far *)0x7efa06)
  966       =3 #define     DMA_M2M_RXAH            (*(unsigned char volatile far *)0x7efa07)
  967       =3 #define     DMA_M2M_RXAL            (*(unsigned char volatile far *)0x7efa08)
  968       =3 
  969       =3 #define     DMA_ADC_CFG             (*(unsigned char volatile far *)0x7efa10)
  970       =3 #define     DMA_ADC_CR              (*(unsigned char volatile far *)0x7efa11)
  971       =3 #define     DMA_ADC_STA             (*(unsigned char volatile far *)0x7efa12)
  972       =3 #define     DMA_ADC_AMT             (*(unsigned char volatile far *)0x7efa13)
  973       =3 #define     DMA_ADC_DONE            (*(unsigned char volatile far *)0x7efa14)
  974       =3 #define     DMA_ADC_RXAH            (*(unsigned char volatile far *)0x7efa17)
  975       =3 #define     DMA_ADC_RXAL            (*(unsigned char volatile far *)0x7efa18)
  976       =3 #define     DMA_ADC_CFG2            (*(unsigned char volatile far *)0x7efa19)
  977       =3 #define     DMA_ADC_CHSW0           (*(unsigned char volatile far *)0x7efa1a)
  978       =3 #define     DMA_ADC_CHSW1           (*(unsigned char volatile far *)0x7efa1b)
  979       =3 #define     DMA_ADC_ITVH            (*(unsigned char volatile far *)0x7efa1e)
  980       =3 #define     DMA_ADC_ITVL            (*(unsigned char volatile far *)0x7efa1f)
  981       =3 
  982       =3 #define     DMA_SPI_CFG             (*(unsigned char volatile far *)0x7efa20)
  983       =3 #define     DMA_SPI_CR              (*(unsigned char volatile far *)0x7efa21)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 17  

  984       =3 #define     DMA_SPI_STA             (*(unsigned char volatile far *)0x7efa22)
  985       =3 #define     DMA_SPI_AMT             (*(unsigned char volatile far *)0x7efa23)
  986       =3 #define     DMA_SPI_DONE            (*(unsigned char volatile far *)0x7efa24)
  987       =3 #define     DMA_SPI_TXAH            (*(unsigned char volatile far *)0x7efa25)
  988       =3 #define     DMA_SPI_TXAL            (*(unsigned char volatile far *)0x7efa26)
  989       =3 #define     DMA_SPI_RXAH            (*(unsigned char volatile far *)0x7efa27)
  990       =3 #define     DMA_SPI_RXAL            (*(unsigned char volatile far *)0x7efa28)
  991       =3 #define     DMA_SPI_CFG2            (*(unsigned char volatile far *)0x7efa29)
  992       =3 #define     DMA_SPI_ITVH            (*(unsigned char volatile far *)0x7efa2e)
  993       =3 #define     DMA_SPI_ITVL            (*(unsigned char volatile far *)0x7efa2f)
  994       =3 
  995       =3 #define     DMA_UR1T_CFG            (*(unsigned char volatile far *)0x7efa30)
  996       =3 #define     DMA_UR1T_CR             (*(unsigned char volatile far *)0x7efa31)
  997       =3 #define     DMA_UR1T_STA            (*(unsigned char volatile far *)0x7efa32)
  998       =3 #define     DMA_UR1T_AMT            (*(unsigned char volatile far *)0x7efa33)
  999       =3 #define     DMA_UR1T_DONE           (*(unsigned char volatile far *)0x7efa34)
 1000       =3 #define     DMA_UR1T_TXAH           (*(unsigned char volatile far *)0x7efa35)
 1001       =3 #define     DMA_UR1T_TXAL           (*(unsigned char volatile far *)0x7efa36)
 1002       =3 #define     DMA_UR1R_CFG            (*(unsigned char volatile far *)0x7efa38)
 1003       =3 #define     DMA_UR1R_CR             (*(unsigned char volatile far *)0x7efa39)
 1004       =3 #define     DMA_UR1R_STA            (*(unsigned char volatile far *)0x7efa3a)
 1005       =3 #define     DMA_UR1R_AMT            (*(unsigned char volatile far *)0x7efa3b)
 1006       =3 #define     DMA_UR1R_DONE           (*(unsigned char volatile far *)0x7efa3c)
 1007       =3 #define     DMA_UR1R_RXAH           (*(unsigned char volatile far *)0x7efa3d)
 1008       =3 #define     DMA_UR1R_RXAL           (*(unsigned char volatile far *)0x7efa3e)
 1009       =3 
 1010       =3 #define     DMA_UR2T_CFG            (*(unsigned char volatile far *)0x7efa40)
 1011       =3 #define     DMA_UR2T_CR             (*(unsigned char volatile far *)0x7efa41)
 1012       =3 #define     DMA_UR2T_STA            (*(unsigned char volatile far *)0x7efa42)
 1013       =3 #define     DMA_UR2T_AMT            (*(unsigned char volatile far *)0x7efa43)
 1014       =3 #define     DMA_UR2T_DONE           (*(unsigned char volatile far *)0x7efa44)
 1015       =3 #define     DMA_UR2T_TXAH           (*(unsigned char volatile far *)0x7efa45)
 1016       =3 #define     DMA_UR2T_TXAL           (*(unsigned char volatile far *)0x7efa46)
 1017       =3 #define     DMA_UR2R_CFG            (*(unsigned char volatile far *)0x7efa48)
 1018       =3 #define     DMA_UR2R_CR             (*(unsigned char volatile far *)0x7efa49)
 1019       =3 #define     DMA_UR2R_STA            (*(unsigned char volatile far *)0x7efa4a)
 1020       =3 #define     DMA_UR2R_AMT            (*(unsigned char volatile far *)0x7efa4b)
 1021       =3 #define     DMA_UR2R_DONE           (*(unsigned char volatile far *)0x7efa4c)
 1022       =3 #define     DMA_UR2R_RXAH           (*(unsigned char volatile far *)0x7efa4d)
 1023       =3 #define     DMA_UR2R_RXAL           (*(unsigned char volatile far *)0x7efa4e)
 1024       =3 
 1025       =3 #define     DMA_UR3T_CFG            (*(unsigned char volatile far *)0x7efa50)
 1026       =3 #define     DMA_UR3T_CR             (*(unsigned char volatile far *)0x7efa51)
 1027       =3 #define     DMA_UR3T_STA            (*(unsigned char volatile far *)0x7efa52)
 1028       =3 #define     DMA_UR3T_AMT            (*(unsigned char volatile far *)0x7efa53)
 1029       =3 #define     DMA_UR3T_DONE           (*(unsigned char volatile far *)0x7efa54)
 1030       =3 #define     DMA_UR3T_TXAH           (*(unsigned char volatile far *)0x7efa55)
 1031       =3 #define     DMA_UR3T_TXAL           (*(unsigned char volatile far *)0x7efa56)
 1032       =3 #define     DMA_UR3R_CFG            (*(unsigned char volatile far *)0x7efa58)
 1033       =3 #define     DMA_UR3R_CR             (*(unsigned char volatile far *)0x7efa59)
 1034       =3 #define     DMA_UR3R_STA            (*(unsigned char volatile far *)0x7efa5a)
 1035       =3 #define     DMA_UR3R_AMT            (*(unsigned char volatile far *)0x7efa5b)
 1036       =3 #define     DMA_UR3R_DONE           (*(unsigned char volatile far *)0x7efa5c)
 1037       =3 #define     DMA_UR3R_RXAH           (*(unsigned char volatile far *)0x7efa5d)
 1038       =3 #define     DMA_UR3R_RXAL           (*(unsigned char volatile far *)0x7efa5e)
 1039       =3 
 1040       =3 #define     DMA_UR4T_CFG            (*(unsigned char volatile far *)0x7efa60)
 1041       =3 #define     DMA_UR4T_CR             (*(unsigned char volatile far *)0x7efa61)
 1042       =3 #define     DMA_UR4T_STA            (*(unsigned char volatile far *)0x7efa62)
 1043       =3 #define     DMA_UR4T_AMT            (*(unsigned char volatile far *)0x7efa63)
 1044       =3 #define     DMA_UR4T_DONE           (*(unsigned char volatile far *)0x7efa64)
 1045       =3 #define     DMA_UR4T_TXAH           (*(unsigned char volatile far *)0x7efa65)
 1046       =3 #define     DMA_UR4T_TXAL           (*(unsigned char volatile far *)0x7efa66)
 1047       =3 #define     DMA_UR4R_CFG            (*(unsigned char volatile far *)0x7efa68)
 1048       =3 #define     DMA_UR4R_CR             (*(unsigned char volatile far *)0x7efa69)
 1049       =3 #define     DMA_UR4R_STA            (*(unsigned char volatile far *)0x7efa6a)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 18  

 1050       =3 #define     DMA_UR4R_AMT            (*(unsigned char volatile far *)0x7efa6b)
 1051       =3 #define     DMA_UR4R_DONE           (*(unsigned char volatile far *)0x7efa6c)
 1052       =3 #define     DMA_UR4R_RXAH           (*(unsigned char volatile far *)0x7efa6d)
 1053       =3 #define     DMA_UR4R_RXAL           (*(unsigned char volatile far *)0x7efa6e)
 1054       =3 
 1055       =3 #define     DMA_LCM_CFG             (*(unsigned char volatile far *)0x7efa70)
 1056       =3 #define     DMA_LCM_CR              (*(unsigned char volatile far *)0x7efa71)
 1057       =3 #define     DMA_LCM_STA             (*(unsigned char volatile far *)0x7efa72)
 1058       =3 #define     DMA_LCM_AMT             (*(unsigned char volatile far *)0x7efa73)
 1059       =3 #define     DMA_LCM_DONE            (*(unsigned char volatile far *)0x7efa74)
 1060       =3 #define     DMA_LCM_TXAH            (*(unsigned char volatile far *)0x7efa75)
 1061       =3 #define     DMA_LCM_TXAL            (*(unsigned char volatile far *)0x7efa76)
 1062       =3 #define     DMA_LCM_RXAH            (*(unsigned char volatile far *)0x7efa77)
 1063       =3 #define     DMA_LCM_RXAL            (*(unsigned char volatile far *)0x7efa78)
 1064       =3 #define     DMA_LCM_ITVH            (*(unsigned char volatile far *)0x7efa7e)
 1065       =3 #define     DMA_LCM_ITVL            (*(unsigned char volatile far *)0x7efa7f)
 1066       =3 
 1067       =3 #define     DMA_M2M_AMTH            (*(unsigned char volatile far *)0x7efa80)
 1068       =3 #define     DMA_M2M_DONEH           (*(unsigned char volatile far *)0x7efa81)
 1069       =3 #define     DMA_ADC_AMTH            (*(unsigned char volatile far *)0x7efa82)
 1070       =3 #define     DMA_ADC_DONEH           (*(unsigned char volatile far *)0x7efa83)
 1071       =3 #define     DMA_SPI_AMTH            (*(unsigned char volatile far *)0x7efa84)
 1072       =3 #define     DMA_SPI_DONEH           (*(unsigned char volatile far *)0x7efa85)
 1073       =3 #define     DMA_LCM_AMTH            (*(unsigned char volatile far *)0x7efa86)
 1074       =3 #define     DMA_LCM_DONEH           (*(unsigned char volatile far *)0x7efa87)
 1075       =3 #define     DMA_UR1T_AMTH           (*(unsigned char volatile far *)0x7efa88)
 1076       =3 #define     DMA_UR1T_DONEH          (*(unsigned char volatile far *)0x7efa89)
 1077       =3 #define     DMA_UR1R_AMTH           (*(unsigned char volatile far *)0x7efa8a)
 1078       =3 #define     DMA_UR1R_DONEH          (*(unsigned char volatile far *)0x7efa8b)
 1079       =3 #define     DMA_UR2T_AMTH           (*(unsigned char volatile far *)0x7efa8c)
 1080       =3 #define     DMA_UR2T_DONEH          (*(unsigned char volatile far *)0x7efa8d)
 1081       =3 #define     DMA_UR2R_AMTH           (*(unsigned char volatile far *)0x7efa8e)
 1082       =3 #define     DMA_UR2R_DONEH          (*(unsigned char volatile far *)0x7efa8f)
 1083       =3 #define     DMA_UR3T_AMTH           (*(unsigned char volatile far *)0x7efa90)
 1084       =3 #define     DMA_UR3T_DONEH          (*(unsigned char volatile far *)0x7efa91)
 1085       =3 #define     DMA_UR3R_AMTH           (*(unsigned char volatile far *)0x7efa92)
 1086       =3 #define     DMA_UR3R_DONEH          (*(unsigned char volatile far *)0x7efa93)
 1087       =3 #define     DMA_UR4T_AMTH           (*(unsigned char volatile far *)0x7efa94)
 1088       =3 #define     DMA_UR4T_DONEH          (*(unsigned char volatile far *)0x7efa95)
 1089       =3 #define     DMA_UR4R_AMTH           (*(unsigned char volatile far *)0x7efa96)
 1090       =3 #define     DMA_UR4R_DONEH          (*(unsigned char volatile far *)0x7efa97)
 1091       =3 
 1092       =3 #define     DMA_I2CT_CFG            (*(unsigned char volatile far *)0x7efa98)
 1093       =3 #define     DMA_I2CT_CR             (*(unsigned char volatile far *)0x7efa99)
 1094       =3 #define     DMA_I2CT_STA            (*(unsigned char volatile far *)0x7efa9a)
 1095       =3 #define     DMA_I2CT_AMT            (*(unsigned char volatile far *)0x7efa9b)
 1096       =3 #define     DMA_I2CT_DONE           (*(unsigned char volatile far *)0x7efa9c)
 1097       =3 #define     DMA_I2CT_TXAH           (*(unsigned char volatile far *)0x7efa9d)
 1098       =3 #define     DMA_I2CT_TXAL           (*(unsigned char volatile far *)0x7efa9e)
 1099       =3 #define     DMA_I2CR_CFG            (*(unsigned char volatile far *)0x7efaa0)
 1100       =3 #define     DMA_I2CR_CR             (*(unsigned char volatile far *)0x7efaa1)
 1101       =3 #define     DMA_I2CR_STA            (*(unsigned char volatile far *)0x7efaa2)
 1102       =3 #define     DMA_I2CR_AMT            (*(unsigned char volatile far *)0x7efaa3)
 1103       =3 #define     DMA_I2CR_DONE           (*(unsigned char volatile far *)0x7efaa4)
 1104       =3 #define     DMA_I2CR_RXAH           (*(unsigned char volatile far *)0x7efaa5)
 1105       =3 #define     DMA_I2CR_RXAL           (*(unsigned char volatile far *)0x7efaa6)
 1106       =3 
 1107       =3 #define     DMA_I2CT_AMTH           (*(unsigned char volatile far *)0x7efaa8)
 1108       =3 #define     DMA_I2CT_DONEH          (*(unsigned char volatile far *)0x7efaa9)
 1109       =3 #define     DMA_I2CR_AMTH           (*(unsigned char volatile far *)0x7efaaa)
 1110       =3 #define     DMA_I2CR_DONEH          (*(unsigned char volatile far *)0x7efaab)
 1111       =3 #define     DMA_I2C_CR              (*(unsigned char volatile far *)0x7efaad)
 1112       =3 #define     DMA_I2C_ST1             (*(unsigned char volatile far *)0x7efaae)
 1113       =3 #define     DMA_I2C_ST2             (*(unsigned char volatile far *)0x7efaaf)
 1114       =3 
 1115       =3 #define     DMA_I2ST_CFG            (*(unsigned char volatile far *)0x7efab0)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 19  

 1116       =3 #define     DMA_I2ST_CR             (*(unsigned char volatile far *)0x7efab1)
 1117       =3 #define     DMA_I2ST_STA            (*(unsigned char volatile far *)0x7efab2)
 1118       =3 #define     DMA_I2ST_AMT            (*(unsigned char volatile far *)0x7efab3)
 1119       =3 #define     DMA_I2ST_DONE           (*(unsigned char volatile far *)0x7efab4)
 1120       =3 #define     DMA_I2ST_TXAH           (*(unsigned char volatile far *)0x7efab5)
 1121       =3 #define     DMA_I2ST_TXAL           (*(unsigned char volatile far *)0x7efab6)
 1122       =3 #define     DMA_I2SR_CFG            (*(unsigned char volatile far *)0x7efab8)
 1123       =3 #define     DMA_I2SR_CR             (*(unsigned char volatile far *)0x7efab9)
 1124       =3 #define     DMA_I2SR_STA            (*(unsigned char volatile far *)0x7efaba)
 1125       =3 #define     DMA_I2SR_AMT            (*(unsigned char volatile far *)0x7efabb)
 1126       =3 #define     DMA_I2SR_DONE           (*(unsigned char volatile far *)0x7efabc)
 1127       =3 #define     DMA_I2SR_RXAH           (*(unsigned char volatile far *)0x7efabd)
 1128       =3 #define     DMA_I2SR_RXAL           (*(unsigned char volatile far *)0x7efabe)
 1129       =3 
 1130       =3 #define     DMA_I2ST_AMTH           (*(unsigned char volatile far *)0x7efac0)
 1131       =3 #define     DMA_I2ST_DONEH          (*(unsigned char volatile far *)0x7efac1)
 1132       =3 #define     DMA_I2SR_AMTH           (*(unsigned char volatile far *)0x7efac2)
 1133       =3 #define     DMA_I2SR_DONEH          (*(unsigned char volatile far *)0x7efac3)
 1134       =3 #define     DMA_I2C_ITVH            (*(unsigned char volatile far *)0x7efac4)
 1135       =3 #define     DMA_I2C_ITVL            (*(unsigned char volatile far *)0x7efac5)
 1136       =3 #define     DMA_I2S_ITVH            (*(unsigned char volatile far *)0x7efac6)
 1137       =3 #define     DMA_I2S_ITVL            (*(unsigned char volatile far *)0x7efac7)
 1138       =3 #define     DMA_UR1_ITVH            (*(unsigned char volatile far *)0x7efac8)
 1139       =3 #define     DMA_UR1_ITVL            (*(unsigned char volatile far *)0x7efac9)
 1140       =3 #define     DMA_UR2_ITVH            (*(unsigned char volatile far *)0x7efaca)
 1141       =3 #define     DMA_UR2_ITVL            (*(unsigned char volatile far *)0x7efacb)
 1142       =3 #define     DMA_UR3_ITVH            (*(unsigned char volatile far *)0x7efacc)
 1143       =3 #define     DMA_UR3_ITVL            (*(unsigned char volatile far *)0x7efacd)
 1144       =3 #define     DMA_UR4_ITVH            (*(unsigned char volatile far *)0x7eface)
 1145       =3 #define     DMA_UR4_ITVL            (*(unsigned char volatile far *)0x7efacf)
 1146       =3 
 1147       =3 #define     DMA_QSPI_CFG            (*(unsigned char volatile far *)0x7efad0)
 1148       =3 #define     DMA_QSPI_CR             (*(unsigned char volatile far *)0x7efad1)
 1149       =3 #define     DMA_QSPI_STA            (*(unsigned char volatile far *)0x7efad2)
 1150       =3 #define     DMA_QSPI_AMT            (*(unsigned char volatile far *)0x7efad3)
 1151       =3 #define     DMA_QSPI_DONE           (*(unsigned char volatile far *)0x7efad4)
 1152       =3 #define     DMA_QSPI_TXAH           (*(unsigned char volatile far *)0x7efad5)
 1153       =3 #define     DMA_QSPI_TXAL           (*(unsigned char volatile far *)0x7efad6)
 1154       =3 #define     DMA_QSPI_RXAH           (*(unsigned char volatile far *)0x7efad7)
 1155       =3 #define     DMA_QSPI_RXAL           (*(unsigned char volatile far *)0x7efad8)
 1156       =3 #define     DMA_QSPI_AMTH           (*(unsigned char volatile far *)0x7efadb)
 1157       =3 #define     DMA_QSPI_DONEH          (*(unsigned char volatile far *)0x7efadc)
 1158       =3 #define     DMA_QSPI_ITVH           (*(unsigned char volatile far *)0x7efade)
 1159       =3 #define     DMA_QSPI_ITVL           (*(unsigned char volatile far *)0x7efadf)
 1160       =3 
 1161       =3 #define     DMA_P2P_CR1             (*(unsigned char volatile far *)0x7efaf0)
 1162       =3 #define     DMA_P2P_CR2             (*(unsigned char volatile far *)0x7efaf1)
 1163       =3 #define     DMA_ARB_CFG             (*(unsigned char volatile far *)0x7efaf8)
 1164       =3 #define     DMA_ARB_STA             (*(unsigned char volatile far *)0x7efaf9)
 1165       =3 
 1166       =3 /////////////////////////////////////////////////
 1167       =3 //7E:F900H-7E:F9FFH
 1168       =3 /////////////////////////////////////////////////
 1169       =3 
 1170       =3 #define     QSPI_CR1                (*(unsigned char volatile far *)0x7ef900)
 1171       =3 #define     QSPI_CR2                (*(unsigned char volatile far *)0x7ef901)
 1172       =3 #define     QSPI_CR3                (*(unsigned char volatile far *)0x7ef902)
 1173       =3 #define     QSPI_CR4                (*(unsigned char volatile far *)0x7ef903)
 1174       =3 #define     QSPI_DCR1               (*(unsigned char volatile far *)0x7ef904)
 1175       =3 #define     QSPI_DCR2               (*(unsigned char volatile far *)0x7ef905)
 1176       =3 #define     QSPI_SR1                (*(unsigned char volatile far *)0x7ef906)
 1177       =3 #define     QSPI_SR2                (*(unsigned char volatile far *)0x7ef907)
 1178       =3 #define     QSPI_FCR                (*(unsigned char volatile far *)0x7ef908)
 1179       =3 #define     QSPI_HCR1               (*(unsigned char volatile far *)0x7ef909)
 1180       =3 #define     QSPI_HCR2               (*(unsigned char volatile far *)0x7ef90a)
 1181       =3 #define     QSPI_DLR1               (*(unsigned char volatile far *)0x7ef910)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 20  

 1182       =3 #define     QSPI_DLR2               (*(unsigned char volatile far *)0x7ef911)
 1183       =3 #define     QSPI_CCR1               (*(unsigned char volatile far *)0x7ef914)
 1184       =3 #define     QSPI_CCR2               (*(unsigned char volatile far *)0x7ef915)
 1185       =3 #define     QSPI_CCR3               (*(unsigned char volatile far *)0x7ef916)
 1186       =3 #define     QSPI_CCR4               (*(unsigned char volatile far *)0x7ef917)
 1187       =3 #define     QSPI_AR1                (*(unsigned char volatile far *)0x7ef918)
 1188       =3 #define     QSPI_AR2                (*(unsigned char volatile far *)0x7ef919)
 1189       =3 #define     QSPI_AR3                (*(unsigned char volatile far *)0x7ef91a)
 1190       =3 #define     QSPI_AR4                (*(unsigned char volatile far *)0x7ef91b)
 1191       =3 #define     QSPI_ABR                (*(unsigned char volatile far *)0x7ef91c)
 1192       =3 #define     QSPI_DR                 (*(unsigned char volatile far *)0x7ef920)
 1193       =3 #define     QSPI_PSMKR1             (*(unsigned char volatile far *)0x7ef924)
 1194       =3 #define     QSPI_PSMAR1             (*(unsigned char volatile far *)0x7ef928)
 1195       =3 #define     QSPI_PIR1               (*(unsigned char volatile far *)0x7ef92c)
 1196       =3 #define     QSPI_PIR2               (*(unsigned char volatile far *)0x7ef92d)
 1197       =3 
 1198       =3 #define     PWMA_ENO2               (*(unsigned char volatile far *)0x7ef930)
 1199       =3 #define     PWMA_IOAUX2             (*(unsigned char volatile far *)0x7ef931)
 1200       =3 #define     PWMA_CR3                (*(unsigned char volatile far *)0x7ef932)
 1201       =3 #define     PWMA_SR3                (*(unsigned char volatile far *)0x7ef933)
 1202       =3 #define     PWMA_CCER3              (*(unsigned char volatile far *)0x7ef934)
 1203       =3 #define     PWMA_CCMR1X             (*(unsigned char volatile far *)0x7ef938)
 1204       =3 #define     PWMA_CCMR2X             (*(unsigned char volatile far *)0x7ef939)
 1205       =3 #define     PWMA_CCMR3X             (*(unsigned char volatile far *)0x7ef93a)
 1206       =3 #define     PWMA_CCMR4X             (*(unsigned char volatile far *)0x7ef93b)
 1207       =3 #define     PWMA_CCMR5              (*(unsigned char volatile far *)0x7ef93c)
 1208       =3 #define     PWMA_CCMR5X             (*(unsigned char volatile far *)0x7ef93d)
 1209       =3 #define     PWMA_CCMR6              (*(unsigned char volatile far *)0x7ef93e)
 1210       =3 #define     PWMA_CCMR6X             (*(unsigned char volatile far *)0x7ef93f)
 1211       =3 #define     PWMA_CCR5H              (*(unsigned char volatile far *)0x7ef940)
 1212       =3 #define     PWMA_CCR5L              (*(unsigned char volatile far *)0x7ef941)
 1213       =3 #define     PWMA_CCR5X              (*(unsigned char volatile far *)0x7ef942)
 1214       =3 #define     PWMA_CCR6H              (*(unsigned char volatile far *)0x7ef943)
 1215       =3 #define     PWMA_CCR6L              (*(unsigned char volatile far *)0x7ef944)
 1216       =3 #define     PWMA_DER                (*(unsigned char volatile far *)0x7ef948)
 1217       =3 #define     PWMA_DBA                (*(unsigned char volatile far *)0x7ef949)
 1218       =3 #define     PWMA_DBL                (*(unsigned char volatile far *)0x7ef94a)
 1219       =3 #define     PWMA_DMACR              (*(unsigned char volatile far *)0x7ef94b)
 1220       =3 
 1221       =3 #define     DMA_PWMAT_CFG           (*(unsigned char volatile far *)0x7ef980)
 1222       =3 #define     DMA_PWMAT_CR            (*(unsigned char volatile far *)0x7ef981)
 1223       =3 #define     DMA_PWMAT_STA           (*(unsigned char volatile far *)0x7ef982)
 1224       =3 #define     DMA_PWMAT_AMTH          (*(unsigned char volatile far *)0x7ef984)
 1225       =3 #define     DMA_PWMAT_AMT           (*(unsigned char volatile far *)0x7ef985)
 1226       =3 #define     DMA_PWMAT_DONEH         (*(unsigned char volatile far *)0x7ef986)
 1227       =3 #define     DMA_PWMAT_DONE          (*(unsigned char volatile far *)0x7ef987)
 1228       =3 #define     DMA_PWMAT_TXAH          (*(unsigned char volatile far *)0x7ef988)
 1229       =3 #define     DMA_PWMAT_TXAL          (*(unsigned char volatile far *)0x7ef989)
 1230       =3 #define     DMA_PWMA_ITVH           (*(unsigned char volatile far *)0x7ef98e)
 1231       =3 #define     DMA_PWMA_ITVL           (*(unsigned char volatile far *)0x7ef98f)
 1232       =3 
 1233       =3 #define     DMA_PWMAR_CFG           (*(unsigned char volatile far *)0x7ef990)
 1234       =3 #define     DMA_PWMAR_CR            (*(unsigned char volatile far *)0x7ef991)
 1235       =3 #define     DMA_PWMAR_STA           (*(unsigned char volatile far *)0x7ef992)
 1236       =3 #define     DMA_PWMAR_AMTH          (*(unsigned char volatile far *)0x7ef994)
 1237       =3 #define     DMA_PWMAR_AMT           (*(unsigned char volatile far *)0x7ef995)
 1238       =3 #define     DMA_PWMAR_DONEH         (*(unsigned char volatile far *)0x7ef996)
 1239       =3 #define     DMA_PWMAR_DONE          (*(unsigned char volatile far *)0x7ef997)
 1240       =3 #define     DMA_PWMAR_RXAH          (*(unsigned char volatile far *)0x7ef998)
 1241       =3 #define     DMA_PWMAR_RXAL          (*(unsigned char volatile far *)0x7ef999)
 1242       =3 
 1243       =3 /////////////////////////////////////////////////
 1244       =3 //USB Control Regiter
 1245       =3 /////////////////////////////////////////////////
 1246       =3 
 1247       =3 #define     USBBASE                 0
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 21  

 1248       =3 #define     FADDR                   (USBBASE + 0)
 1249       =3 #define     UPDATE                  0x80
 1250       =3 #define     POWER                   (USBBASE + 1)
 1251       =3 #define     ISOUD                   0x80
 1252       =3 #define     USBRST                  0x08
 1253       =3 #define     USBRSU                  0x04
 1254       =3 #define     USBSUS                  0x02
 1255       =3 #define     ENSUS                   0x01
 1256       =3 #define     INTRIN1                 (USBBASE + 2)
 1257       =3 #define     EP5INIF                 0x20
 1258       =3 #define     EP4INIF                 0x10
 1259       =3 #define     EP3INIF                 0x08
 1260       =3 #define     EP2INIF                 0x04
 1261       =3 #define     EP1INIF                 0x02
 1262       =3 #define     EP0IF                   0x01
 1263       =3 #define     INTROUT1                (USBBASE + 4)
 1264       =3 #define     EP5OUTIF                0x20
 1265       =3 #define     EP4OUTIF                0x10
 1266       =3 #define     EP3OUTIF                0x08
 1267       =3 #define     EP2OUTIF                0x04
 1268       =3 #define     EP1OUTIF                0x02
 1269       =3 #define     INTRUSB                 (USBBASE + 6)
 1270       =3 #define     SOFIF                   0x08
 1271       =3 #define     RSTIF                   0x04
 1272       =3 #define     RSUIF                   0x02
 1273       =3 #define     SUSIF                   0x01
 1274       =3 #define     INTRIN1E                (USBBASE + 7)
 1275       =3 #define     EP5INIE                 0x20
 1276       =3 #define     EP4INIE                 0x10
 1277       =3 #define     EP3INIE                 0x08
 1278       =3 #define     EP2INIE                 0x04
 1279       =3 #define     EP1INIE                 0x02
 1280       =3 #define     EP0IE                   0x01
 1281       =3 #define     INTROUT1E               (USBBASE + 9)
 1282       =3 #define     EP5OUTIE                0x20
 1283       =3 #define     EP4OUTIE                0x10
 1284       =3 #define     EP3OUTIE                0x08
 1285       =3 #define     EP2OUTIE                0x04
 1286       =3 #define     EP1OUTIE                0x02
 1287       =3 #define     INTRUSBE                (USBBASE + 11)
 1288       =3 #define     SOFIE                   0x08
 1289       =3 #define     RSTIE                   0x04
 1290       =3 #define     RSUIE                   0x02
 1291       =3 #define     SUSIE                   0x01
 1292       =3 #define     FRAME1                  (USBBASE + 12)
 1293       =3 #define     FRAME2                  (USBBASE + 13)
 1294       =3 #define     INDEX                   (USBBASE + 14)
 1295       =3 #define     INMAXP                  (USBBASE + 16)
 1296       =3 #define     CSR0                    (USBBASE + 17)
 1297       =3 #define     SSUEND                  0x80
 1298       =3 #define     SOPRDY                  0x40
 1299       =3 #define     SDSTL                   0x20
 1300       =3 #define     SUEND                   0x10
 1301       =3 #define     DATEND                  0x08
 1302       =3 #define     STSTL                   0x04
 1303       =3 #define     IPRDY                   0x02
 1304       =3 #define     OPRDY                   0x01
 1305       =3 #define     INCSR1                  (USBBASE + 17)
 1306       =3 #define     INCLRDT                 0x40
 1307       =3 #define     INSTSTL                 0x20
 1308       =3 #define     INSDSTL                 0x10
 1309       =3 #define     INFLUSH                 0x08
 1310       =3 #define     INUNDRUN                0x04
 1311       =3 #define     INFIFONE                0x02
 1312       =3 #define     INIPRDY                 0x01
 1313       =3 #define     INCSR2                  (USBBASE + 18)
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 22  

 1314       =3 #define     INAUTOSET               0x80
 1315       =3 #define     INISO                   0x40
 1316       =3 #define     INMODEIN                0x20
 1317       =3 #define     INMODEOUT               0x00
 1318       =3 #define     INENDMA                 0x10
 1319       =3 #define     INFCDT                  0x08
 1320       =3 #define     OUTMAXP                 (USBBASE + 19)
 1321       =3 #define     OUTCSR1                 (USBBASE + 20)
 1322       =3 #define     OUTCLRDT                0x80
 1323       =3 #define     OUTSTSTL                0x40
 1324       =3 #define     OUTSDSTL                0x20
 1325       =3 #define     OUTFLUSH                0x10
 1326       =3 #define     OUTDATERR               0x08
 1327       =3 #define     OUTOVRRUN               0x04
 1328       =3 #define     OUTFIFOFUL              0x02
 1329       =3 #define     OUTOPRDY                0x01
 1330       =3 #define     OUTCSR2                 (USBBASE + 21)
 1331       =3 #define     OUTAUTOCLR              0x80
 1332       =3 #define     OUTISO                  0x40
 1333       =3 #define     OUTENDMA                0x20
 1334       =3 #define     OUTDMAMD                0x10
 1335       =3 #define     COUNT0                  (USBBASE + 22)
 1336       =3 #define     OUTCOUNT1               (USBBASE + 22)
 1337       =3 #define     OUTCOUNT2               (USBBASE + 23)
 1338       =3 #define     FIFO0                   (USBBASE + 32)
 1339       =3 #define     FIFO1                   (USBBASE + 33)
 1340       =3 #define     FIFO2                   (USBBASE + 34)
 1341       =3 #define     FIFO3                   (USBBASE + 35)
 1342       =3 #define     FIFO4                   (USBBASE + 36)
 1343       =3 #define     FIFO5                   (USBBASE + 37)
 1344       =3 #define     UTRKCTL                 (USBBASE + 48)
 1345       =3 #define     UTRKSTS                 (USBBASE + 49)
 1346       =3 
 1347       =3 /////////////////////////////////////////////////
 1348       =3 //Interrupt Vector
 1349       =3 /////////////////////////////////////////////////
 1350       =3 
 1351       =3 #define     INT0_VECTOR             0       //0003H
 1352       =3 #define     TMR0_VECTOR             1       //000BH
 1353       =3 #define     INT1_VECTOR             2       //0013H
 1354       =3 #define     TMR1_VECTOR             3       //001BH
 1355       =3 #define     UART1_VECTOR            4       //0023H
 1356       =3 #define     ADC_VECTOR              5       //002BH
 1357       =3 #define     LVD_VECTOR              6       //0033H
 1358       =3 #define     PCA_VECTOR              7       //003BH
 1359       =3 #define     UART2_VECTOR            8       //0043H
 1360       =3 #define     SPI_VECTOR              9       //004BH
 1361       =3 #define     INT2_VECTOR             10      //0053H
 1362       =3 #define     INT3_VECTOR             11      //005BH
 1363       =3 #define     TMR2_VECTOR             12      //0063H
 1364       =3 #define     USER_VECTOR             13      //006BH
 1365       =3 #define     INT4_VECTOR             16      //0083H
 1366       =3 #define     UART3_VECTOR            17      //008BH
 1367       =3 #define     UART4_VECTOR            18      //0093H
 1368       =3 #define     TMR3_VECTOR             19      //009BH
 1369       =3 #define     TMR4_VECTOR             20      //00A3H
 1370       =3 #define     CMP_VECTOR              21      //00ABH
 1371       =3 #define     I2C_VECTOR              24      //00C3H
 1372       =3 #define     USB_VECTOR              25      //00CBH
 1373       =3 #define     PWMA_VECTOR             26      //00D3H
 1374       =3 #define     PWMB_VECTOR             27      //00DBH
 1375       =3 
 1376       =3 #define     RTC_VECTOR              36      //0123H
 1377       =3 #define     P0INT_VECTOR            37      //012BH
 1378       =3 #define     P1INT_VECTOR            38      //0133H
 1379       =3 #define     P2INT_VECTOR            39      //013BH
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 23  

 1380       =3 #define     P3INT_VECTOR            40      //0143H
 1381       =3 #define     P4INT_VECTOR            41      //014BH
 1382       =3 #define     P5INT_VECTOR            42      //0153H
 1383       =3 #define     P6INT_VECTOR            43      //015BH
 1384       =3 #define     P7INT_VECTOR            44      //0163H
 1385       =3 #define     DMA_M2M_VECTOR          47      //017BH
 1386       =3 #define     DMA_ADC_VECTOR          48      //0183H
 1387       =3 #define     DMA_SPI_VECTOR          49      //018BH
 1388       =3 #define     DMA_UR1T_VECTOR         50      //0193H
 1389       =3 #define     DMA_UR1R_VECTOR         51      //019BH
 1390       =3 #define     DMA_UR2T_VECTOR         52      //01A3H
 1391       =3 #define     DMA_UR2R_VECTOR         53      //01ABH
 1392       =3 #define     DMA_UR3T_VECTOR         54      //01B3H
 1393       =3 #define     DMA_UR3R_VECTOR         55      //01BBH
 1394       =3 #define     DMA_UR4T_VECTOR         56      //01C3H
 1395       =3 #define     DMA_UR4R_VECTOR         57      //01CBH
 1396       =3 #define     DMA_LCM_VECTOR          58      //01D3H
 1397       =3 #define     LCM_VECTOR              59      //01DBH
 1398       =3 #define     DMA_I2CT_VECTOR         60      //01E3H
 1399       =3 #define     DMA_I2CR_VECTOR         61      //01EBH
 1400       =3 #define     I2S_VECTOR              62      //01F3H
 1401       =3 #define     DMA_I2ST_VECTOR         63      //01FBH
 1402       =3 #define     DMA_I2SR_VECTOR         64      //0203H
 1403       =3 #define     DMA_QSPI_VECTOR         65      //020BH
 1404       =3 #define     QSPI_VECTOR             66      //0213H
 1405       =3 #define     TMR11_VECTOR            67      //021BH
 1406       =3 #define     DMA_PWMAT_VECTOR        72      //0243H
 1407       =3 #define     DMA_PWMAR_VECTOR        73      //024BH
 1408       =3 
 1409       =3 /////////////////////////////////////////////////
 1410       =3 
 1411       =3 #define EAXSFR()    EAXFR = 1   /* MOVX A,@DPTR/MOVX @DPTR,A指令的操作对象为扩展SFR(XSFR) */
 1412       =3 #define EAXRAM()    EAXFR = 0   /* MOVX A,@DPTR/MOVX @DPTR,A指令的操作对象为扩展RAM(XRAM) */
 1413       =3 
 1414       =3 /////////////////////////////////////////////////
 1415       =3 #define NOP1()  _nop_()
 1416       =3 #define NOP2()  NOP1(),NOP1()
 1417       =3 #define NOP3()  NOP2(),NOP1()
 1418       =3 #define NOP4()  NOP3(),NOP1()
 1419       =3 #define NOP5()  NOP4(),NOP1()
 1420       =3 #define NOP6()  NOP5(),NOP1()
 1421       =3 #define NOP7()  NOP6(),NOP1()
 1422       =3 #define NOP8()  NOP7(),NOP1()
 1423       =3 #define NOP9()  NOP8(),NOP1()
 1424       =3 #define NOP10() NOP9(),NOP1()
 1425       =3 #define NOP11() NOP10(),NOP1()
 1426       =3 #define NOP12() NOP11(),NOP1()
 1427       =3 #define NOP13() NOP12(),NOP1()
 1428       =3 #define NOP14() NOP13(),NOP1()
 1429       =3 #define NOP15() NOP14(),NOP1()
 1430       =3 #define NOP16() NOP15(),NOP1()
 1431       =3 #define NOP17() NOP16(),NOP1()
 1432       =3 #define NOP18() NOP17(),NOP1()
 1433       =3 #define NOP19() NOP18(),NOP1()
 1434       =3 #define NOP20() NOP19(),NOP1()
 1435       =3 #define NOP21() NOP20(),NOP1()
 1436       =3 #define NOP22() NOP21(),NOP1()
 1437       =3 #define NOP23() NOP22(),NOP1()
 1438       =3 #define NOP24() NOP23(),NOP1()
 1439       =3 #define NOP25() NOP24(),NOP1()
 1440       =3 #define NOP26() NOP25(),NOP1()
 1441       =3 #define NOP27() NOP26(),NOP1()
 1442       =3 #define NOP28() NOP27(),NOP1()
 1443       =3 #define NOP29() NOP28(),NOP1()
 1444       =3 #define NOP30() NOP29(),NOP1()
 1445       =3 #define NOP31() NOP30(),NOP1()
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 24  

 1446       =3 #define NOP32() NOP31(),NOP1()
 1447       =3 #define NOP33() NOP32(),NOP1()
 1448       =3 #define NOP34() NOP33(),NOP1()
 1449       =3 #define NOP35() NOP34(),NOP1()
 1450       =3 #define NOP36() NOP35(),NOP1()
 1451       =3 #define NOP37() NOP36(),NOP1()
 1452       =3 #define NOP38() NOP37(),NOP1()
 1453       =3 #define NOP39() NOP38(),NOP1()
 1454       =3 #define NOP40() NOP39(),NOP1()
 1455       =3 #define NOP(N)  NOP##N()
 1456       =3 
 1457       =3 
 1458       =3 /////////////////////////////////////////////////
 1459       =3 
 1460       =3 
 1461       =3 #endif
 1462       =3 
    7       =2 
    8       =2 #endif // !INC_MAIN_H_
    8       =1 
    9       =1 
   10       =1 #ifndef INC_BOOTLOADER_H_
   11       =1 #define INC_BOOTLOADER_H_
   12       =1 #endif /* INC_BOOTLOADER_H_ */
   13       =1 
   14       =1 #define   IAP_STANDBY() IAP_CMD = 0   
   15       =1 #define   IAP_READ()    IAP_CMD = 1   
   16       =1 #define   IAP_WRITE()   IAP_CMD = 2   
   17       =1 #define   IAP_ERASE()   IAP_CMD = 3   
   18       =1 
   19       =1 #define IAP_ENABLE()    IAPEN = 1
   20       =1 #define IAP_DISABLE()   IAP_CONTR = 0; IAP_CMD = 0; IAP_TRIG = 0; IAP_ADDRH = 0xFF; IAP_ADDRL = 0xFF
   21       =1 
   22       =1 void read_flash_bin(uint8_t*  dat , uint32_t add ,int  out_buff_len);
   23       =1 void save_flash_nolib(uint8_t *dat, int length, uint32_t add);
   13          #include <string.h>
    1       =1 /*--------------------------------------------------------------------------
    2       =1 STRING.H
    3       =1 
    4       =1 String functions for C251 Version 4.
    5       =1 Copyright (c) 1995-2007 Keil Elektronik GmbH and Keil Software, Inc.
    6       =1 All rights reserved.
    7       =1 --------------------------------------------------------------------------*/
    8       =1 
    9       =1 #pragma SAVE
   10       =1 #pragma PARM251
   11       =1 
   12       =1 #ifndef _SIZE_T
   13       =1  #define _SIZE_T
   14       =1  typedef unsigned int size_t;
   15       =1 #endif
   16       =1 
   17       =1 #ifndef NULL
   18       =1  #define NULL ((void *) 0L)
   19       =1 #endif
   20       =1 
   21       =1 #if (__C251__ >= 200) 
   22       =1 extern char *strcat (char *s1, const char *s2) reentrant;
   23       =1 extern char *strncat (char *s1, const char *s2, size_t n) reentrant;
   24       =1 
   25       =1 extern char strcmp (const char *s1, const char *s2) reentrant;
   26       =1 extern char strncmp (const char *s1, const char *s2, size_t n) reentrant;
   27       =1 
   28       =1 extern char *strcpy (char *s1, const char *s2) reentrant;
   29       =1 extern char *strncpy (char *s1, const char *s2, size_t n) reentrant;
   30       =1 
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 25  

   31       =1 extern size_t strlen (const char *) reentrant;
   32       =1 
   33       =1 extern char *strchr (const char *s, char c) reentrant;
   34       =1 extern int strpos (const char *s, char c) reentrant;
   35       =1 extern char *strrchr (const char *s, char c) reentrant;
   36       =1 extern int strrpos (const char *s, char c) reentrant;
   37       =1 
   38       =1 extern size_t strspn (const char *s, const char *set) reentrant;
   39       =1 extern size_t strcspn (const char *s, const char *set) reentrant;
   40       =1 extern char *strpbrk (const char *s, const char *set) reentrant;
   41       =1 extern char *strrpbrk (const char *s, const char *set) reentrant;
   42       =1 
   43       =1 extern char memcmp (const void *s1, const void *s2, size_t n) reentrant;
   44       =1 extern void *memcpy (void *s1, const void *s2, size_t n) reentrant;
   45       =1 extern void *memchr (const void *s, char val, size_t n) reentrant;
   46       =1 extern void *memccpy (void *s1, const void *s2, char val, size_t n) reentrant;
   47       =1 extern void *memmove (void *s1, const void *s2, size_t n) reentrant;
   48       =1 extern void *memset  (void *s, char val, size_t n) reentrant;
   49       =1 
   50       =1 extern void far   *fmemset  (void far *s,   char val, unsigned int n) reentrant;
   51       =1 extern void xdata *xmemset  (void xdata *s, char val, unsigned int n) reentrant;
   52       =1 extern void far   *fmemcpy  (void far *s1,  void far *s2, unsigned int n) reentrant;
   53       =1 extern void xdata *xmemcpy  (void xdata *s1, void xdata *s2, unsigned int n) reentrant;
   54       =1 
   55       =1 extern unsigned long hstrlen (const char huge *s)  reentrant;
   56       =1 extern          char hstrcmp (const char huge *s1, const char huge *s2)  reentrant;
   57       =1 extern    char huge *hstrcpy (char huge *s1, const char huge *s2)  reentrant;
   58       =1 
   59       =1 #pragma PARM4  // allow a maximum of 4 long as register parameters
   60       =1 extern char huge *hstrncpy (char huge *s1, const char huge *s2, unsigned long n) reentrant; 
   61       =1 
   62       =1 extern      char  hmemcmp (const void huge *s1, const void huge *s2, unsigned long len) reentrant;
   63       =1 extern void huge *hmemcpy (void huge *s1, const void huge *s2, unsigned long len) reentrant;
   64       =1 extern void huge *hmemchr (const void huge *ptr, char val, unsigned long len) reentrant;
   65       =1 extern char huge *hmemccpy (char huge *dest, const char huge *src, char val, unsigned long len) reentrant
             -;
   66       =1 extern void huge *hmemmove (void huge *s1, const void huge *s2, unsigned long len) reentrant;
   67       =1 extern void huge *hmemset (void huge *ptr, char val, unsigned long len) reentrant;
   68       =1 
   69       =1 #else
            =1 extern char *strcat (char *s1, char *s2);
            =1 extern char *strncat (char *s1, char *s2, int n);
            =1 
            =1 extern char strcmp (char *s1, char *s2);
            =1 extern char strncmp (char *s1, char *s2, int n);
            =1 
            =1 extern char *strcpy (char *s1, char *s2);
            =1 extern char *strncpy (char *s1, char *s2, int n);
            =1 
            =1 extern int strlen (char *);
            =1 
            =1 extern char *strchr (const char *s, char c);
            =1 extern int strpos (const char *s, char c);
            =1 extern char *strrchr (const char *s, char c);
            =1 extern int strrpos (const char *s, char c);
            =1 
            =1 extern int strspn (char *s, char *set);
            =1 extern int strcspn (char *s, char *set);
            =1 extern char *strpbrk (char *s, char *set);
            =1 extern char *strrpbrk (char *s, char *set);
            =1 
            =1 extern char memcmp (void *s1, void *s2, int n);
            =1 extern void *memcpy (void *s1, void *s2, int n);
            =1 extern void *memchr (void *s, char val, int n);
            =1 extern void *memccpy (void *s1, void *s2, char val, int n);
            =1 extern void *memmove (void *s1, void *s2, int n);
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 26  

            =1 extern void *memset  (void *s, char val, int n);
            =1 
            =1 #endif
   99       =1 
  100       =1 #pragma RESTORE
   14          #include "stdio.h"
    1       =1 /*--------------------------------------------------------------------------
    2       =1 STDIO.H
    3       =1 
    4       =1 Prototypes for standard I/O functions for C251 Version 3.
    5       =1 Copyright (c) 1995-2001 Keil Elektronik GmbH and Keil Software, Inc.
    6       =1 All rights reserved.
    7       =1 --------------------------------------------------------------------------*/
    8       =1 
    9       =1 #pragma SAVE
   10       =1 #pragma PARM251
   11       =1 
   12       =1 #ifndef EOF
   13       =1  #define EOF -1
   14       =1 #endif
   15       =1 
   16       =1 #ifndef NULL
            =1  #define NULL ((void *) 0)
            =1 #endif
   19       =1 
   20       =1 #ifndef _SIZE_T
            =1  #define _SIZE_T
            =1  typedef unsigned int size_t;
            =1 #endif
   24       =1 
   25       =1 #if (__C251__ >= 200) 
   26       =1 #pragma SAVE
   27       =1 #pragma FUNCTIONS(STATIC)
   28       =1 /* only static functions available */
   29       =1 extern char _getkey  (void);
   30       =1 extern char getchar  (void);
   31       =1 extern char ungetchar(char);
   32       =1 extern char putchar  (char);
   33       =1 extern int  printf   (const char *, ...); 
   34       =1 extern char *gets    (char *, int n);
   35       =1 extern int  scanf    (const char *, ...);
   36       =1 extern int  vprintf  (const char *, char *);
   37       =1 extern int  puts     (const char *);
   38       =1 #pragma RESTORE
   39       =1 /* available as reentrant & non-reentrant version */
   40       =1 extern int  sprintf  (char *, const char *, ...);
   41       =1 extern int  vsprintf (char *, const char *, char *);
   42       =1 extern int  sscanf   (char *, const char *, ...);
   43       =1 #else
            =1 extern char _getkey (void);
            =1 extern char getchar (void);
            =1 extern char ungetchar (char);
            =1 extern char putchar (char);
            =1 extern int printf   (const char *, ...);
            =1 extern int sprintf  (char *, const char *, ...);
            =1 extern int vprintf  (const char *, char *);
            =1 extern int vsprintf (char *, const char *, char *);
            =1 extern char *gets (char *, int n);
            =1 extern int scanf (const char *, ...);
            =1 extern int sscanf (char *, const char *, ...);
            =1 extern int puts (const char *);
            =1 #endif
   57       =1 
   58       =1 #pragma RESTORE
   15          
   16          
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 27  

   17          #define page_size 0x200                   // 512 bytes for STC8051U
   18          
   19          
   20          void save_flash_nolib(uint8_t *dat, int length, uint32_t add){
   21   1      
   22   1        IAP_ENABLE();                         
   23   1        // unlock flash
   24   1        // erase page if address even divisable by 512
   25   1        if((add % page_size) == 0){
   26   2      
   27   2          IAP_ERASE();                        
   28   2      
   29   2          IAP_ADDRE = (uint8_t)(add >> 16); 
   30   2          IAP_ADDRH = (uint8_t)(add >> 8);  
   31   2          IAP_ADDRL = (uint8_t)add;         
   32   2      
   33   2          IAP_TRIG = 0x5A;
   34   2          IAP_TRIG = 0xA5;                   
   35   2          _nop_();   
   36   2          _nop_();
   37   2          _nop_();
   38   2          _nop_();
   39   2      
   40   2          while(CMD_FAIL)
   41   2          {
   42   3            printf("CMD_FAIL\n");
   43   3          }                  
   44   2        }
   45   1      
   46   1        IAP_WRITE();                        //瀹璋, 瀛戒护
   47   1        do
   48   1          {
   49   2              IAP_ADDRE = (uint8_t)(add >> 16); 
   50   2              IAP_ADDRH = (uint8_t)(add >> 8);  
   51   2              IAP_ADDRL = (uint8_t)add;         
   52   2              IAP_DATA  = *dat;      
   53   2      
   54   2          IAP_TRIG = 0x5A;
   55   2          IAP_TRIG = 0xA5;                   
   56   2          _nop_();   
   57   2          _nop_();
   58   2          _nop_();
   59   2          _nop_();
   60   2      
   61   2          while(CMD_FAIL)
   62   2          {
   63   3            printf("CMD_FAIL\n");
   64   3          }
   65   2      
   66   2              add++;                     //涓涓涓板
   67   2              dat++;                    //涓涓涓版
   68   2          }
   69   1          while(--length);                    //村扮
   70   1      
   71   1      
   72   1        IAP_DISABLE();                      //抽IAP
   73   1      }
   74          
   75          void read_flash_bin(uint8_t*  dat , uint32_t add , int out_buff_len){
   76   1        int i;
   77   1        IAP_ENABLE();                           //璁剧疆绛寰堕达璁IAP浣锛涓娆″氨澶
   78   1          IAP_READ();                             //瀛璇诲戒护锛戒护涓瑰讹涓伴
             -戒护
   79   1        for (i = 0; i < out_buff_len ; i ++){
   80   2          CMD_FAIL = 0;
   81   2              IAP_ADDRE = (uint8_t)((add+i) >> 16); //板楂瀛锛板瑕瑰舵伴
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 28  

             -板锛
   82   2              IAP_ADDRH = (uint8_t)((add+i) >> 8);  //板涓瀛锛板瑕瑰舵伴
             -板锛
   83   2              IAP_ADDRL = (uint8_t)(add+i);         //板浣瀛锛板瑕瑰舵伴
             -板锛
   84   2      
   85   2          IAP_TRIG = 0x5A;
   86   2          IAP_TRIG = 0xA5;                   
   87   2          _nop_();   
   88   2          _nop_();
   89   2          _nop_();
   90   2          _nop_();
   91   2          while(CMD_FAIL)
   92   2          {
   93   3            printf("CMD_FAIL\n");
   94   3          }
   95   2      
   96   2              dat[i] = IAP_DATA;            //璇诲虹版寰
   97   2        }
   98   1      
   99   1        IAP_DISABLE();                      
  100   1      }
  101          
  102          
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 29  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


;       FUNCTION save_flash_nolib?_ (BEGIN)
                                                ; SOURCE LINE # 20
000000 CA39           PUSH     WR6
000002 CA0B           PUSH     DR0
                                                ; SOURCE LINE # 22
000004 D3             SETB     C
000005 A9D7C7         SETB     IAPEN
                                                ; SOURCE LINE # 25
000008 6D22           XRL      WR4,WR4
00000A 691FFFF7       MOV      WR2,@DR60-0x9    ; add
00000E 690FFFF5       MOV      WR0,@DR60-0xB    ; add
000012 7E3401FF       MOV      WR6,#01FFH
000016 5D31           ANL      WR6,WR2
000018 BD32           CMP      WR6,WR4
00001A 7843           JNE      ?C0001
                                                ; SOURCE LINE # 27
00001C 7403           MOV      A,#03H           ; A=R11
00001E F5C5           MOV      IAP_CMD,A        ; A=R11
                                                ; SOURCE LINE # 29
000020 693FFFF7       MOV      WR6,@DR60-0x9    ; add
000024 692FFFF5       MOV      WR4,@DR60-0xB    ; add
000028 7CB5           MOV      R11,R5           ; A=R11
00002A F5F6           MOV      IAP_ADDRE,A      ; A=R11
                                                ; SOURCE LINE # 30
00002C 693FFFF7       MOV      WR6,@DR60-0x9    ; add
000030 692FFFF5       MOV      WR4,@DR60-0xB    ; add
000034 7CB6           MOV      R11,R6           ; A=R11
000036 F5C3           MOV      IAP_ADDRH,A      ; A=R11
                                                ; SOURCE LINE # 31
000038 695FFFF7       MOV      WR10,@DR60-0x9   ; add
00003C 694FFFF5       MOV      WR8,@DR60-0xB    ; add
000040 F5C4           MOV      IAP_ADDRL,A      ; A=R11
                                                ; SOURCE LINE # 33
000042 745A           MOV      A,#05AH          ; A=R11
000044 F5C6           MOV      IAP_TRIG,A       ; A=R11
                                                ; SOURCE LINE # 34
000046 74A5           MOV      A,#0A5H          ; A=R11
000048 F5C6           MOV      IAP_TRIG,A       ; A=R11
                                                ; SOURCE LINE # 35
00004A 00             NOP      
                                                ; SOURCE LINE # 36
00004B 00             NOP      
                                                ; SOURCE LINE # 37
00004C 00             NOP      
                                                ; SOURCE LINE # 38
00004D 00             NOP      
                                                ; SOURCE LINE # 40
00004E 800B           SJMP     ?C0002
               ?C0004:
                                                ; SOURCE LINE # 42
000050 7E140000    R  MOV      WR2,#WORD0 ?SC_0000
000054 7E040000    R  MOV      WR0,#WORD2 ?SC_0000
000058 120000      E  LCALL    printf
                                                ; SOURCE LINE # 43
               ?C0002:
00005B A924C7F1       JB       CMD_FAIL,?C0004
                                                ; SOURCE LINE # 44
               ?C0001:
                                                ; SOURCE LINE # 46
00005F 7402           MOV      A,#02H           ; A=R11
000061 F5C5           MOV      IAP_CMD,A        ; A=R11
                                                ; SOURCE LINE # 47
               ?C0006:
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 30  

                                                ; SOURCE LINE # 49
000063 693FFFF7       MOV      WR6,@DR60-0x9    ; add
000067 692FFFF5       MOV      WR4,@DR60-0xB    ; add
00006B 7CB5           MOV      R11,R5           ; A=R11
00006D F5F6           MOV      IAP_ADDRE,A      ; A=R11
                                                ; SOURCE LINE # 50
00006F 693FFFF7       MOV      WR6,@DR60-0x9    ; add
000073 692FFFF5       MOV      WR4,@DR60-0xB    ; add
000077 7CB6           MOV      R11,R6           ; A=R11
000079 F5C3           MOV      IAP_ADDRH,A      ; A=R11
                                                ; SOURCE LINE # 51
00007B 695FFFF7       MOV      WR10,@DR60-0x9   ; add
00007F 694FFFF5       MOV      WR8,@DR60-0xB    ; add
000083 F5C4           MOV      IAP_ADDRL,A      ; A=R11
                                                ; SOURCE LINE # 52
000085 693FFFFF       MOV      WR6,@DR60-0x1    ; dat
000089 692FFFFD       MOV      WR4,@DR60-0x3    ; dat
00008D 7E1BB0         MOV      R11,@DR4         ; A=R11
000090 F5C2           MOV      IAP_DATA,A       ; A=R11
                                                ; SOURCE LINE # 54
000092 745A           MOV      A,#05AH          ; A=R11
000094 F5C6           MOV      IAP_TRIG,A       ; A=R11
                                                ; SOURCE LINE # 55
000096 74A5           MOV      A,#0A5H          ; A=R11
000098 F5C6           MOV      IAP_TRIG,A       ; A=R11
                                                ; SOURCE LINE # 56
00009A 00             NOP      
                                                ; SOURCE LINE # 57
00009B 00             NOP      
                                                ; SOURCE LINE # 58
00009C 00             NOP      
                                                ; SOURCE LINE # 59
00009D 00             NOP      
                                                ; SOURCE LINE # 61
00009E 800B           SJMP     ?C0010
               ?C0012:
                                                ; SOURCE LINE # 63
0000A0 7E140000    R  MOV      WR2,#WORD0 ?SC_0000
0000A4 7E040000    R  MOV      WR0,#WORD2 ?SC_0000
0000A8 120000      E  LCALL    printf
                                                ; SOURCE LINE # 64
               ?C0010:
0000AB A924C7F1       JB       CMD_FAIL,?C0012
                                                ; SOURCE LINE # 66
0000AF 691FFFF7       MOV      WR2,@DR60-0x9    ; add
0000B3 690FFFF5       MOV      WR0,@DR60-0xB    ; add
0000B7 7E180001       MOV      DR4,#01H
0000BB 2F10           ADD      DR4,DR0
0000BD 793FFFF7       MOV      @DR60-0x9,WR6    ; add
0000C1 792FFFF5       MOV      @DR60-0xB,WR4    ; add
                                                ; SOURCE LINE # 67
0000C5 693FFFFF       MOV      WR6,@DR60-0x1    ; dat
0000C9 692FFFFD       MOV      WR4,@DR60-0x3    ; dat
0000CD 0B34           INC      WR6,#01H
0000CF 793FFFFF       MOV      @DR60-0x1,WR6    ; dat
0000D3 792FFFFD       MOV      @DR60-0x3,WR4    ; dat
                                                ; SOURCE LINE # 68
0000D7 692FFFFB       MOV      WR4,@DR60-0x5    ; length
0000DB 7E340001       MOV      WR6,#01H
0000DF 9D23           SUB      WR4,WR6
0000E1 792FFFFB       MOV      @DR60-0x5,WR4    ; length
0000E5 6D33           XRL      WR6,WR6
0000E7 BD23           CMP      WR4,WR6
0000E9 6803        R  JE       $ + 5H
0000EB 020000      R  LJMP     ?C0006
                                                ; SOURCE LINE # 72
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 31  

0000EE E4             CLR      A                ; A=R11
0000EF F5C7           MOV      IAP_CONTR,A      ; A=R11
0000F1 E4             CLR      A                ; A=R11
0000F2 F5C5           MOV      IAP_CMD,A        ; A=R11
0000F4 E4             CLR      A                ; A=R11
0000F5 F5C6           MOV      IAP_TRIG,A       ; A=R11
0000F7 74FF           MOV      A,#0FFH          ; A=R11
0000F9 F5C3           MOV      IAP_ADDRH,A      ; A=R11
0000FB 74FF           MOV      A,#0FFH          ; A=R11
0000FD F5C4           MOV      IAP_ADDRL,A      ; A=R11
                                                ; SOURCE LINE # 73
0000FF 9EF80006       SUB      DR60,#06H
000103 22             RET      
;       FUNCTION save_flash_nolib?_ (END)

;       FUNCTION read_flash_bin?_ (BEGIN)
                                                ; SOURCE LINE # 75
000000 CA1B           PUSH     DR4
000002 CA0B           PUSH     DR0
000004 0BFD           INC      DR60,#02H
                                                ; SOURCE LINE # 77
000006 D3             SETB     C
000007 A9D7C7         SETB     IAPEN
                                                ; SOURCE LINE # 78
00000A 7401           MOV      A,#01H           ; A=R11
00000C F5C5           MOV      IAP_CMD,A        ; A=R11
                                                ; SOURCE LINE # 79
00000E 6D33           XRL      WR6,WR6
000010 793FFFFF       MOV      @DR60-0x1,WR6    ; i
000014 020000      R  LJMP     ?C0016
               ?C0017:
                                                ; SOURCE LINE # 80
000017 C3             CLR      C
000018 A9C4C7         CLR      CMD_FAIL
                                                ; SOURCE LINE # 81
00001B 691FFFFF       MOV      WR2,@DR60-0x1    ; i
00001F 1A02           MOVS     WR0,R2
000021 1A00           MOVS     WR0,R0
000023 693FFFF9       MOV      WR6,@DR60-0x7    ; add
000027 692FFFF7       MOV      WR4,@DR60-0x9    ; add
00002B 2F10           ADD      DR4,DR0
00002D 7CB5           MOV      R11,R5           ; A=R11
00002F F5F6           MOV      IAP_ADDRE,A      ; A=R11
                                                ; SOURCE LINE # 82
000031 691FFFFF       MOV      WR2,@DR60-0x1    ; i
000035 1A02           MOVS     WR0,R2
000037 1A00           MOVS     WR0,R0
000039 693FFFF9       MOV      WR6,@DR60-0x7    ; add
00003D 692FFFF7       MOV      WR4,@DR60-0x9    ; add
000041 2F10           ADD      DR4,DR0
000043 7CB6           MOV      R11,R6           ; A=R11
000045 F5C3           MOV      IAP_ADDRH,A      ; A=R11
                                                ; SOURCE LINE # 83
000047 693FFFFF       MOV      WR6,@DR60-0x1    ; i
00004B 1A26           MOVS     WR4,R6
00004D 1A24           MOVS     WR4,R4
00004F 695FFFF9       MOV      WR10,@DR60-0x7   ; add
000053 694FFFF7       MOV      WR8,@DR60-0x9    ; add
000057 2F21           ADD      DR8,DR4
000059 F5C4           MOV      IAP_ADDRL,A      ; A=R11
                                                ; SOURCE LINE # 85
00005B 745A           MOV      A,#05AH          ; A=R11
00005D F5C6           MOV      IAP_TRIG,A       ; A=R11
                                                ; SOURCE LINE # 86
00005F 74A5           MOV      A,#0A5H          ; A=R11
000061 F5C6           MOV      IAP_TRIG,A       ; A=R11
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 32  

                                                ; SOURCE LINE # 87
000063 00             NOP      
                                                ; SOURCE LINE # 88
000064 00             NOP      
                                                ; SOURCE LINE # 89
000065 00             NOP      
                                                ; SOURCE LINE # 90
000066 00             NOP      
                                                ; SOURCE LINE # 91
000067 800B           SJMP     ?C0019
               ?C0021:
                                                ; SOURCE LINE # 93
000069 7E140000    R  MOV      WR2,#WORD0 ?SC_0000
00006D 7E040000    R  MOV      WR0,#WORD2 ?SC_0000
000071 120000      E  LCALL    printf
                                                ; SOURCE LINE # 94
               ?C0019:
000074 A924C7F1       JB       CMD_FAIL,?C0021
                                                ; SOURCE LINE # 96
000078 E5C2           MOV      A,IAP_DATA       ; A=R11
00007A 691FFFFF       MOV      WR2,@DR60-0x1    ; i
00007E 693FFFFD       MOV      WR6,@DR60-0x3    ; dat
000082 692FFFFB       MOV      WR4,@DR60-0x5    ; dat
000086 2D31           ADD      WR6,WR2
000088 7A1BB0         MOV      @DR4,R11         ; A=R11
                                                ; SOURCE LINE # 97
00008B 692FFFFF       MOV      WR4,@DR60-0x1    ; i
00008F 7E340001       MOV      WR6,#01H
000093 2D32           ADD      WR6,WR4
000095 793FFFFF       MOV      @DR60-0x1,WR6    ; i
               ?C0016:
000099 692FFFF3       MOV      WR4,@DR60-0xD    ; out_buff_len
00009D 693FFFFF       MOV      WR6,@DR60-0x1    ; i
0000A1 BD32           CMP      WR6,WR4
0000A3 5803        R  JSGE     $ + 5H
0000A5 020000      R  LJMP     ?C0017
                                                ; SOURCE LINE # 99
0000A8 E4             CLR      A                ; A=R11
0000A9 F5C7           MOV      IAP_CONTR,A      ; A=R11
0000AB E4             CLR      A                ; A=R11
0000AC F5C5           MOV      IAP_CMD,A        ; A=R11
0000AE E4             CLR      A                ; A=R11
0000AF F5C6           MOV      IAP_TRIG,A       ; A=R11
0000B1 74FF           MOV      A,#0FFH          ; A=R11
0000B3 F5C3           MOV      IAP_ADDRH,A      ; A=R11
0000B5 74FF           MOV      A,#0FFH          ; A=R11
0000B7 F5C4           MOV      IAP_ADDRL,A      ; A=R11
                                                ; SOURCE LINE # 100
0000B9 9EF8000A       SUB      DR60,#0AH
0000BD 22             RET      
;       FUNCTION read_flash_bin?_ (END)

C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 33  

Name                                    Class    Space Type   Offset   Size
---------------------------------------------------------------------------

uint32_t . . . . . . . . . . . . . . .  type           ulong  000000H  4
int8_t . . . . . . . . . . . . . . . .  type           char   000000H  1
uint8_t. . . . . . . . . . . . . . . .  type           uchar  000000H  1
size_t . . . . . . . . . . . . . . . .  type           uint   000000H  2
int16_t. . . . . . . . . . . . . . . .  type           int    000000H  2
int32_t. . . . . . . . . . . . . . . .  type           long   000000H  4
uint16_t . . . . . . . . . . . . . . .  type           uint   000000H  2
PSW. . . . . . . . . . . . . . . . . .  sfr      data  uchar  0D0H     1
IRCBAND. . . . . . . . . . . . . . . .  sfr      data  uchar  09DH     1
AUXR2. . . . . . . . . . . . . . . . .  sfr      data  uchar  097H     1
IAP_TRIG . . . . . . . . . . . . . . .  sfr      data  uchar  0C6H     1
IAPEN. . . . . . . . . . . . . . . . .  absbit   data  bit    0C7H.7   1
AUXINTIF . . . . . . . . . . . . . . .  sfr      data  uchar  0EFH     1
S4CON. . . . . . . . . . . . . . . . .  sfr      data  uchar  0FDH     1
S3CON. . . . . . . . . . . . . . . . .  sfr      data  uchar  0ACH     1
S2CON. . . . . . . . . . . . . . . . .  sfr      data  uchar  09AH     1
IPH. . . . . . . . . . . . . . . . . .  sfr      data  uchar  0B7H     1
SPSTAT . . . . . . . . . . . . . . . .  sfr      data  uchar  0CDH     1
T4T3M. . . . . . . . . . . . . . . . .  sfr      data  uchar  0DDH     1
WDT_CONTR. . . . . . . . . . . . . . .  sfr      data  uchar  0C1H     1
IAP_DATA . . . . . . . . . . . . . . .  sfr      data  uchar  0C2H     1
CMD_FAIL . . . . . . . . . . . . . . .  absbit   data  bit    0C7H.4   1
IP3. . . . . . . . . . . . . . . . . .  sfr      data  uchar  0DFH     1
USBCON . . . . . . . . . . . . . . . .  sfr      data  uchar  0F4H     1
IP2. . . . . . . . . . . . . . . . . .  sfr      data  uchar  0B5H     1
RSTCFG . . . . . . . . . . . . . . . .  sfr      data  uchar  0FFH     1
IAP_CONTR. . . . . . . . . . . . . . .  sfr      data  uchar  0C7H     1
AUXR . . . . . . . . . . . . . . . . .  sfr      data  uchar  08EH     1
IE2. . . . . . . . . . . . . . . . . .  sfr      data  uchar  0AFH     1
TCON . . . . . . . . . . . . . . . . .  sfr      data  uchar  088H     1
TMOD . . . . . . . . . . . . . . . . .  sfr      data  uchar  089H     1
SCON . . . . . . . . . . . . . . . . .  sfr      data  uchar  098H     1
PCON . . . . . . . . . . . . . . . . .  sfr      data  uchar  087H     1
ADC_CONTR. . . . . . . . . . . . . . .  sfr      data  uchar  0BCH     1
PSW1 . . . . . . . . . . . . . . . . .  sfr      data  uchar  0D1H     1
CMPCR2 . . . . . . . . . . . . . . . .  sfr      data  uchar  0E7H     1
CMPCR1 . . . . . . . . . . . . . . . .  sfr      data  uchar  0E6H     1
IAP_ADDRL. . . . . . . . . . . . . . .  sfr      data  uchar  0C4H     1
IAP_ADDRH. . . . . . . . . . . . . . .  sfr      data  uchar  0C3H     1
IAP_ADDRE. . . . . . . . . . . . . . .  sfr      data  uchar  0F6H     1
ADCCFG . . . . . . . . . . . . . . . .  sfr      data  uchar  0DEH     1
IP . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0B8H     1
INTCLKO. . . . . . . . . . . . . . . .  sfr      data  uchar  08FH     1
IP3H . . . . . . . . . . . . . . . . .  sfr      data  uchar  0EEH     1
IP2H . . . . . . . . . . . . . . . . .  sfr      data  uchar  0B6H     1
IAP_CMD. . . . . . . . . . . . . . . .  sfr      data  uchar  0C5H     1
P_SW4. . . . . . . . . . . . . . . . .  sfr      data  uchar  0BFH     1
IE . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0A8H     1
P_SW3. . . . . . . . . . . . . . . . .  sfr      data  uchar  0BBH     1
P_SW2. . . . . . . . . . . . . . . . .  sfr      data  uchar  0BAH     1
P_SW1. . . . . . . . . . . . . . . . .  sfr      data  uchar  0A2H     1
SPCTL. . . . . . . . . . . . . . . . .  sfr      data  uchar  0CEH     1
P7 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0F8H     1
P6 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0E8H     1
P5 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0C8H     1
P4 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0C0H     1
WKTCH. . . . . . . . . . . . . . . . .  sfr      data  uchar  0ABH     1
P3 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0B0H     1
P2 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  0A0H     1
P1 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  090H     1
P0 . . . . . . . . . . . . . . . . . .  sfr      data  uchar  080H     1
printf . . . . . . . . . . . . . . . .  extern   code  funct  000000H  
save_flash_nolib?_ . . . . . . . . . .  public   code  funct  000000H  260
C251 COMPILER V5.60.0,  bootloader                                                         20/10/24  15:19:14  PAGE 34  

  dat. . . . . . . . . . . . . . . . .  param    edata ptr    -3       4
  length . . . . . . . . . . . . . . .  param    edata int    -5       2
  add. . . . . . . . . . . . . . . . .  param    edata ulong  -11      4
read_flash_bin?_ . . . . . . . . . . .  public   code  funct  000000H  190
  dat. . . . . . . . . . . . . . . . .  param    edata ptr    -5       4
  add. . . . . . . . . . . . . . . . .  param    edata ulong  -9       4
  out_buff_len . . . . . . . . . . . .  param    edata int    -13      2
  i. . . . . . . . . . . . . . . . . .  auto     edata int    -1       2


Module Information          Static   Overlayable
------------------------------------------------
  code size            =       450     ------
  ecode size           =    ------     ------
  data size            =    ------     ------
  idata size           =    ------     ------
  pdata size           =    ------     ------
  xdata size           =    ------     ------
  xdata-const size     =    ------     ------
  edata size           =    ------     ------
  bit size             =    ------     ------
  ebit size            =    ------     ------
  bitaddressable size  =    ------     ------
  ebitaddressable size =    ------     ------
  far data size        =    ------     ------
  huge data size       =    ------     ------
  const size           =    ------     ------
  hconst size          =        10     ------
End of Module Information.


C251 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
