Metric,Value
detailedplace__design__instance__displacement__total,317.997
detailedplace__design__instance__displacement__mean,2.649
detailedplace__design__instance__displacement__max,9.259
detailedplace__route__wirelength__estimated,14793.1
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.7113
detailedplace__timing__drv__max_slew_limit,0.691831
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,-159618000000.0
detailedplace__timing__drv__max_cap,8
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.000290327
detailedplace__power__switching__total,1.51956e-06
detailedplace__power__leakage__total,1.12729e-07
detailedplace__power__total,0.000291959
detailedplace__design__io,45
detailedplace__design__die__area,134030
detailedplace__design__core__area,129036
detailedplace__design__instance__count,120
detailedplace__design__instance__area,50538.7
detailedplace__design__instance__count__stdcell,119
detailedplace__design__instance__area__stdcell,1119.48
detailedplace__design__instance__count__macros,1
detailedplace__design__instance__area__macros,49419.2
detailedplace__design__instance__utilization,0.391662
detailedplace__design__instance__utilization__stdcell,0.0140608
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.771
globalplace__power__internal__total,0.000289665
globalplace__power__switching__total,6.59676e-07
globalplace__power__leakage__total,1.06163e-07
globalplace__power__total,0.000290431
globalplace__design__io,45
globalplace__design__die__area,134030
globalplace__design__core__area,129036
globalplace__design__instance__count,37
globalplace__design__instance__area,49925.5
globalplace__design__instance__count__stdcell,36
globalplace__design__instance__area__stdcell,506.218
globalplace__design__instance__count__macros,1
globalplace__design__instance__area__macros,49419.2
globalplace__design__instance__utilization,0.38691
globalplace__design__instance__utilization__stdcell,0.00635814
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.7112
placeopt__timing__drv__max_slew_limit,0.692097
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,-159887000000.0
placeopt__timing__drv__max_cap,8
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.000290329
placeopt__power__switching__total,1.52174e-06
placeopt__power__leakage__total,1.12729e-07
placeopt__power__total,0.000291964
placeopt__design__io,45
placeopt__design__die__area,134030
placeopt__design__core__area,129036
placeopt__design__instance__count,120
placeopt__design__instance__area,50538.7
placeopt__design__instance__count__stdcell,119
placeopt__design__instance__area__stdcell,1119.48
placeopt__design__instance__count__macros,1
placeopt__design__instance__area__macros,49419.2
placeopt__design__instance__utilization,0.391662
placeopt__design__instance__utilization__stdcell,0.0140608
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,15284.8
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,121
globalroute__design__violations,0
globalroute__antenna__violating__nets,9
globalroute__antenna__violating__pins,9
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.1049
globalroute__clock__skew__setup,0.126593
globalroute__clock__skew__hold,0.126593
globalroute__timing__drv__max_slew_limit,0.18597
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,-1298910000000.0
globalroute__timing__drv__max_cap,8
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,2
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.000293821
globalroute__power__switching__total,1.80205e-05
globalroute__power__leakage__total,1.13906e-07
globalroute__power__total,0.000311955
globalroute__design__io,45
globalroute__design__die__area,134030
globalroute__design__core__area,129036
globalroute__design__instance__count,245
globalroute__design__instance__area,51231.8
globalroute__design__instance__count__stdcell,244
globalroute__design__instance__area__stdcell,1812.59
globalroute__design__instance__count__macros,1
globalroute__design__instance__area__macros,49419.2
globalroute__design__instance__utilization,0.397034
globalroute__design__instance__utilization__stdcell,0.0227662
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,15284.8
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.4599
cts__clock__skew__setup,0.0122653
cts__clock__skew__hold,0.0122653
cts__timing__drv__max_slew_limit,0.692014
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,-159887000000.0
cts__timing__drv__max_cap,8
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.000293753
cts__power__switching__total,6.66168e-06
cts__power__leakage__total,1.13384e-07
cts__power__total,0.000300528
cts__design__io,45
cts__design__die__area,134030
cts__design__core__area,129036
cts__design__instance__count,124
cts__design__instance__area,50573.2
cts__design__instance__count__stdcell,123
cts__design__instance__area__stdcell,1153.96
cts__design__instance__count__macros,1
cts__design__instance__area__macros,49419.2
cts__design__instance__utilization,0.391929
cts__design__instance__utilization__stdcell,0.0144938
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,2.53211e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,2.13659e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,9.44192e-08
finish__design_powergrid__drop__worst__net:VGND__corner:default,2.13659e-06
finish__design__instance__count__class:macro,1
finish__design__instance__count__class:fill_cell,169
finish__design__instance__count__class:antenna_cell,121
finish__design__instance__count__class:other,5864
finish__design__instance__count__class:buffer,16
finish__design__instance__count__class:clock_buffer,4
finish__design__instance__count__class:timing_repair_buffer,29
finish__design__instance__count__class:inverter,1
finish__design__instance__count__class:sequential_cell,4
finish__design__instance__count__class:multi_input_combinational_cell,69
finish__timing__setup__tns,0
finish__timing__setup__ws,10.9782
finish__clock__skew__setup,0.140462
finish__clock__skew__hold,0.140462
finish__timing__drv__max_slew_limit,-0.796223
finish__timing__drv__max_slew,6
finish__timing__drv__max_cap_limit,-1437200000000.0
finish__timing__drv__max_cap,8
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,2
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.000293778
finish__power__switching__total,2.50227e-05
finish__power__leakage__total,4.71568e-06
finish__power__total,0.000323516
finish__design__io,45
finish__design__die__area,134030
finish__design__core__area,129036
finish__design__instance__count,6109
finish__design__instance__area,125187
finish__design__instance__count__stdcell,6108
finish__design__instance__area__stdcell,75767.5
finish__design__instance__count__macros,1
finish__design__instance__area__macros,49419.2
finish__design__instance__utilization,0.970166
finish__design__instance__utilization__stdcell,0.951647
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,153
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,26
detailedroute__route__wirelength__iter:1,17809
detailedroute__route__drc_errors__iter:2,9
detailedroute__route__wirelength__iter:2,17815
detailedroute__route__drc_errors__iter:3,2
detailedroute__route__wirelength__iter:3,17815
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,17819
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,17819
detailedroute__route__vias,790
detailedroute__route__vias__singlecut,790
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,9
detailedroute__antenna__violating__pins,9
detailedroute__flow__warnings__count,35
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,4
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.7876
floorplan__power__internal__total,0.000289655
floorplan__power__switching__total,4.07694e-07
floorplan__power__leakage__total,1.06163e-07
floorplan__power__total,0.000290169
floorplan__design__io,43
floorplan__design__die__area,134030
floorplan__design__core__area,129036
floorplan__design__instance__count,37
floorplan__design__instance__area,49925.5
floorplan__design__instance__count__stdcell,36
floorplan__design__instance__area__stdcell,506.218
floorplan__design__instance__count__macros,1
floorplan__design__instance__area__macros,49419.2
floorplan__design__instance__utilization,0.38691
floorplan__design__instance__utilization__stdcell,0.00635814
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
