Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jan 20 03:26:45 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   down_IBUF
   right_IBUF
   sw<0>_IBUF
   sw<1>_IBUF
   sw<2>_IBUF


