#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5a13c1bf2e40 .scope module, "I2C_FIFO_TB" "I2C_FIFO_TB" 2 5;
 .timescale -9 -12;
v0x5a13c1c17550_0 .var *"_ivl_0", 0 0; Local signal
v0x5a13c1c17650_0 .var "addr_in", 6 0;
v0x5a13c1c17740_0 .var "clk", 0 0;
v0x5a13c1c17840_0 .var "data_in", 7 0;
v0x5a13c1c17910_0 .net "fifo_full", 0 0, L_0x5a13c1c285c0;  1 drivers
v0x5a13c1c17a50_0 .net "i2c_clk", 0 0, v0x5a13c1bf6080_0;  1 drivers
o0x7d8e36ab7e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a13c1c17af0_0 .net "ready", 0 0, o0x7d8e36ab7e88;  0 drivers
v0x5a13c1c17b90_0 .var "rst", 0 0;
v0x5a13c1c17c30_0 .net "scl", 0 0, L_0x5a13c1c28de0;  1 drivers
v0x5a13c1c17d60_0 .net "sda", 0 0, v0x5a13c1c14a40_0;  1 drivers
v0x5a13c1c17e00_0 .var "start", 0 0;
S_0x5a13c1bcd8b0 .scope module, "divider" "CLK_DIVIDER" 2 20, 3 1 0, S_0x5a13c1bf2e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REF_CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "SCL";
P_0x5a13c1be5440 .param/l "DELAY" 0 3 7, +C4<00000000000000000000001111101000>;
v0x5a13c1bf5800_0 .net "REF_CLK", 0 0, v0x5a13c1c17740_0;  1 drivers
v0x5a13c1bf5ae0_0 .net "RST", 0 0, v0x5a13c1c17b90_0;  1 drivers
v0x5a13c1bf6080_0 .var "SCL", 0 0;
v0x5a13c1bb8d20_0 .var "count", 9 0;
E_0x5a13c1b8ae90 .event anyedge, v0x5a13c1bf5800_0;
S_0x5a13c1c12270 .scope module, "uut" "I2C_FIFO" 2 26, 4 4 0, S_0x5a13c1bf2e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK_IW";
    .port_info 1 /INPUT 1 "RST_IW";
    .port_info 2 /INPUT 1 "START_IW";
    .port_info 3 /INPUT 7 "ADDR_IW";
    .port_info 4 /INPUT 8 "DATA_IW";
    .port_info 5 /INOUT 1 "SCL_IOW";
    .port_info 6 /INOUT 1 "SDA_IOW";
    .port_info 7 /OUTPUT 1 "READY_OW";
    .port_info 8 /OUTPUT 1 "FULL_OW";
L_0x5a13c1bf5f20 .functor NOT 1, L_0x5a13c1c180d0, C4<0>, C4<0>, C4<0>;
L_0x5a13c1bb6090 .functor AND 1, L_0x5a13c1bf5f20, L_0x5a13c1c29600, C4<1>, C4<1>;
v0x5a13c1c165c0_0 .net "ADDR_IW", 6 0, v0x5a13c1c17650_0;  1 drivers
v0x5a13c1c166c0_0 .net "CLK_IW", 0 0, v0x5a13c1bf6080_0;  alias, 1 drivers
v0x5a13c1c16780_0 .net "DATA_IW", 7 0, v0x5a13c1c17840_0;  1 drivers
v0x5a13c1c16820_0 .net "FULL_OW", 0 0, L_0x5a13c1c285c0;  alias, 1 drivers
v0x5a13c1c168f0_0 .net "READY_OW", 0 0, o0x7d8e36ab7e88;  alias, 0 drivers
v0x5a13c1c16990_0 .net "RST_IW", 0 0, v0x5a13c1c17b90_0;  alias, 1 drivers
v0x5a13c1c16a30_0 .net "SCL_IOW", 0 0, L_0x5a13c1c28de0;  alias, 1 drivers
v0x5a13c1c16ad0_0 .net "SDA_IOW", 0 0, v0x5a13c1c14a40_0;  alias, 1 drivers
v0x5a13c1c16ba0_0 .net "START_IW", 0 0, v0x5a13c1c17e00_0;  1 drivers
v0x5a13c1c16c70_0 .net *"_ivl_2", 0 0, L_0x5a13c1bf5f20;  1 drivers
v0x5a13c1c16d10_0 .net "fifo_data_in", 14 0, L_0x5a13c1c17ea0;  1 drivers
v0x5a13c1c16de0_0 .net "fifo_data_out", 14 0, v0x5a13c1c12c00_0;  1 drivers
v0x5a13c1c16eb0_0 .net "fifo_empty", 0 0, L_0x5a13c1c180d0;  1 drivers
v0x5a13c1c16f80_0 .net "fifo_start", 0 0, L_0x5a13c1bb6090;  1 drivers
v0x5a13c1c17020_0 .net "ready", 0 0, L_0x5a13c1c29600;  1 drivers
L_0x5a13c1c17ea0 .concat [ 8 7 0 0], v0x5a13c1c17840_0, v0x5a13c1c17650_0;
L_0x5a13c1c296f0 .part v0x5a13c1c12c00_0, 8, 7;
L_0x5a13c1c297e0 .part v0x5a13c1c12c00_0, 0, 8;
S_0x5a13c1c12580 .scope module, "fifo" "FIFO" 4 23, 5 1 0, S_0x5a13c1c12270;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "DATA_IN_I";
    .port_info 1 /INPUT 1 "CLK_IW";
    .port_info 2 /INPUT 1 "RST_IW";
    .port_info 3 /INPUT 1 "WRITE_EN_IW";
    .port_info 4 /INPUT 1 "READ_EN_IW";
    .port_info 5 /OUTPUT 15 "DATA_OUT_OR";
    .port_info 6 /OUTPUT 1 "FULL_OW";
    .port_info 7 /OUTPUT 1 "EMPTY_OW";
P_0x5a13c1bec1b0 .param/l "DATA_LEN" 0 5 2, +C4<00000000000000000000000000001111>;
P_0x5a13c1bec1f0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000000000010000>;
L_0x5a13c1bf56a0 .functor NOT 1, L_0x5a13c1c180d0, C4<0>, C4<0>, C4<0>;
L_0x5a13c1bf5980 .functor NOT 1, L_0x5a13c1c285c0, C4<0>, C4<0>, C4<0>;
v0x5a13c1bbe8b0_0 .net "CLK_IW", 0 0, v0x5a13c1bf6080_0;  alias, 1 drivers
v0x5a13c1bbf170_0 .net "DATA_IN_I", 14 0, L_0x5a13c1c17ea0;  alias, 1 drivers
v0x5a13c1c12c00_0 .var "DATA_OUT_OR", 14 0;
v0x5a13c1c12cc0_0 .net "EMPTY_OW", 0 0, L_0x5a13c1c180d0;  alias, 1 drivers
v0x5a13c1c12d80_0 .net "FULL_OW", 0 0, L_0x5a13c1c285c0;  alias, 1 drivers
v0x5a13c1c12e90_0 .net "NOT_EMPTY_OW", 0 0, L_0x5a13c1bf56a0;  1 drivers
v0x5a13c1c12f50_0 .net "NOT_FULL_OW", 0 0, L_0x5a13c1bf5980;  1 drivers
v0x5a13c1c13010_0 .net "READ_EN_IW", 0 0, L_0x5a13c1bb6090;  alias, 1 drivers
v0x5a13c1c130d0_0 .net "RST_IW", 0 0, v0x5a13c1c17b90_0;  alias, 1 drivers
v0x5a13c1c13170_0 .net "WRITE_EN_IW", 0 0, v0x5a13c1c17e00_0;  alias, 1 drivers
v0x5a13c1c13210_0 .net *"_ivl_0", 0 0, L_0x5a13c1c18030;  1 drivers
L_0x7d8e364d70a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c132d0_0 .net *"_ivl_11", 27 0, L_0x7d8e364d70a8;  1 drivers
L_0x7d8e364d70f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c133b0_0 .net/2u *"_ivl_12", 31 0, L_0x7d8e364d70f0;  1 drivers
v0x5a13c1c13490_0 .net *"_ivl_14", 0 0, L_0x5a13c1c28400;  1 drivers
L_0x7d8e364d7138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c13550_0 .net/2u *"_ivl_16", 0 0, L_0x7d8e364d7138;  1 drivers
L_0x7d8e364d7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c13630_0 .net/2u *"_ivl_18", 0 0, L_0x7d8e364d7180;  1 drivers
L_0x7d8e364d7018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c13710_0 .net/2u *"_ivl_2", 0 0, L_0x7d8e364d7018;  1 drivers
L_0x7d8e364d7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c137f0_0 .net/2u *"_ivl_4", 0 0, L_0x7d8e364d7060;  1 drivers
v0x5a13c1c138d0_0 .net *"_ivl_8", 31 0, L_0x5a13c1c182b0;  1 drivers
v0x5a13c1c139b0_0 .var/i "i", 31 0;
v0x5a13c1c13a90 .array "memory", 15 0, 14 0;
v0x5a13c1c13b50_0 .var "read_ptr", 3 0;
v0x5a13c1c13c30_0 .var "write_ptr", 3 0;
E_0x5a13c1b8b550 .event posedge, v0x5a13c1bf6080_0;
L_0x5a13c1c18030 .cmp/eq 4, v0x5a13c1c13c30_0, v0x5a13c1c13b50_0;
L_0x5a13c1c180d0 .functor MUXZ 1, L_0x7d8e364d7060, L_0x7d8e364d7018, L_0x5a13c1c18030, C4<>;
L_0x5a13c1c182b0 .concat [ 4 28 0 0], v0x5a13c1c13c30_0, L_0x7d8e364d70a8;
L_0x5a13c1c28400 .cmp/eq 32, L_0x5a13c1c182b0, L_0x7d8e364d70f0;
L_0x5a13c1c285c0 .functor MUXZ 1, L_0x7d8e364d7180, L_0x7d8e364d7138, L_0x5a13c1c28400, C4<>;
S_0x5a13c1c12960 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 32, 5 32 0, S_0x5a13c1c12580;
 .timescale -9 -12;
v0x5a13c1bf1f40_0 .var/i "i", 31 0;
S_0x5a13c1c13e10 .scope module, "master" "I2C_MASTER" 4 40, 6 3 0, S_0x5a13c1c12270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK_IW";
    .port_info 1 /INPUT 1 "RST_IW";
    .port_info 2 /INPUT 1 "START_IW";
    .port_info 3 /INPUT 7 "ADDR_IW";
    .port_info 4 /INPUT 8 "DATA_IW";
    .port_info 5 /OUTPUT 1 "SCL_OW";
    .port_info 6 /OUTPUT 1 "SDA_OR";
    .port_info 7 /OUTPUT 1 "READY_OW";
P_0x5a13c1bcce70 .param/l "ST_ADDR" 1 6 39, +C4<00000000000000000000000000000010>;
P_0x5a13c1bcceb0 .param/l "ST_DATA" 1 6 42, +C4<00000000000000000000000000000101>;
P_0x5a13c1bccef0 .param/l "ST_IDLE" 1 6 37, +C4<00000000000000000000000000000000>;
P_0x5a13c1bccf30 .param/l "ST_READ_WRITE" 1 6 40, +C4<00000000000000000000000000000011>;
P_0x5a13c1bccf70 .param/l "ST_START" 1 6 38, +C4<00000000000000000000000000000001>;
P_0x5a13c1bccfb0 .param/l "ST_STOP" 1 6 44, +C4<00000000000000000000000000000111>;
P_0x5a13c1bccff0 .param/l "ST_WAIT_ACK_ADDR" 1 6 41, +C4<00000000000000000000000000000100>;
P_0x5a13c1bcd030 .param/l "ST_WAIT_ACK_DATA" 1 6 43, +C4<00000000000000000000000000000110>;
L_0x5a13c1bf1020 .functor NOT 2, L_0x5a13c1c28b30, C4<00>, C4<00>, C4<00>;
L_0x5a13c1bbe790 .functor AND 1, L_0x5a13c1c29000, L_0x5a13c1c29280, C4<1>, C4<1>;
v0x5a13c1c144d0_0 .net "ADDR_IW", 6 0, L_0x5a13c1c296f0;  1 drivers
v0x5a13c1c145d0_0 .net "CLK_IW", 0 0, v0x5a13c1bf6080_0;  alias, 1 drivers
v0x5a13c1c146e0_0 .net "DATA_IW", 7 0, L_0x5a13c1c297e0;  1 drivers
v0x5a13c1c14780_0 .net "READY_OW", 0 0, L_0x5a13c1c29600;  alias, 1 drivers
v0x5a13c1c14840_0 .net "RST_IW", 0 0, v0x5a13c1c17b90_0;  alias, 1 drivers
v0x5a13c1c14980_0 .net "SCL_OW", 0 0, L_0x5a13c1c28de0;  alias, 1 drivers
v0x5a13c1c14a40_0 .var "SDA_OR", 0 0;
v0x5a13c1c14b00_0 .net "START_IW", 0 0, L_0x5a13c1bb6090;  alias, 1 drivers
v0x5a13c1c14ba0_0 .net *"_ivl_0", 31 0, L_0x5a13c1c28870;  1 drivers
v0x5a13c1c14c60_0 .net *"_ivl_10", 1 0, L_0x5a13c1c28b30;  1 drivers
L_0x7d8e364d72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c14d40_0 .net *"_ivl_13", 0 0, L_0x7d8e364d72a0;  1 drivers
v0x5a13c1c14e20_0 .net *"_ivl_14", 1 0, L_0x5a13c1bf1020;  1 drivers
v0x5a13c1c14f00_0 .net *"_ivl_16", 1 0, L_0x5a13c1c28c20;  1 drivers
v0x5a13c1c14fe0_0 .net *"_ivl_20", 31 0, L_0x5a13c1c28ed0;  1 drivers
L_0x7d8e364d72e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c150c0_0 .net *"_ivl_23", 30 0, L_0x7d8e364d72e8;  1 drivers
L_0x7d8e364d7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c151a0_0 .net/2u *"_ivl_24", 31 0, L_0x7d8e364d7330;  1 drivers
v0x5a13c1c15280_0 .net *"_ivl_26", 0 0, L_0x5a13c1c29000;  1 drivers
v0x5a13c1c15450_0 .net *"_ivl_28", 31 0, L_0x5a13c1c29140;  1 drivers
L_0x7d8e364d71c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c15530_0 .net *"_ivl_3", 30 0, L_0x7d8e364d71c8;  1 drivers
L_0x7d8e364d7378 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c15610_0 .net *"_ivl_31", 23 0, L_0x7d8e364d7378;  1 drivers
L_0x7d8e364d73c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c156f0_0 .net/2u *"_ivl_32", 31 0, L_0x7d8e364d73c0;  1 drivers
v0x5a13c1c157d0_0 .net *"_ivl_34", 0 0, L_0x5a13c1c29280;  1 drivers
v0x5a13c1c15890_0 .net *"_ivl_37", 0 0, L_0x5a13c1bbe790;  1 drivers
L_0x7d8e364d7408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c15950_0 .net/2s *"_ivl_38", 1 0, L_0x7d8e364d7408;  1 drivers
L_0x7d8e364d7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c15a30_0 .net/2u *"_ivl_4", 31 0, L_0x7d8e364d7210;  1 drivers
L_0x7d8e364d7450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c15b10_0 .net/2s *"_ivl_40", 1 0, L_0x7d8e364d7450;  1 drivers
v0x5a13c1c15bf0_0 .net *"_ivl_42", 1 0, L_0x5a13c1c29460;  1 drivers
v0x5a13c1c15cd0_0 .net *"_ivl_6", 0 0, L_0x5a13c1c28960;  1 drivers
L_0x7d8e364d7258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a13c1c15d90_0 .net/2u *"_ivl_8", 1 0, L_0x7d8e364d7258;  1 drivers
v0x5a13c1c15e70_0 .var "address", 6 0;
v0x5a13c1c15f50_0 .var "count", 7 0;
v0x5a13c1c16030_0 .var "data", 7 0;
v0x5a13c1c16110_0 .var "scl_enable", 0 0;
v0x5a13c1c163e0_0 .var "state", 7 0;
E_0x5a13c1b8aa50 .event negedge, v0x5a13c1bf6080_0;
L_0x5a13c1c28870 .concat [ 1 31 0 0], v0x5a13c1c16110_0, L_0x7d8e364d71c8;
L_0x5a13c1c28960 .cmp/eq 32, L_0x5a13c1c28870, L_0x7d8e364d7210;
L_0x5a13c1c28b30 .concat [ 1 1 0 0], v0x5a13c1bf6080_0, L_0x7d8e364d72a0;
L_0x5a13c1c28c20 .functor MUXZ 2, L_0x5a13c1bf1020, L_0x7d8e364d7258, L_0x5a13c1c28960, C4<>;
L_0x5a13c1c28de0 .part L_0x5a13c1c28c20, 0, 1;
L_0x5a13c1c28ed0 .concat [ 1 31 0 0], v0x5a13c1c17b90_0, L_0x7d8e364d72e8;
L_0x5a13c1c29000 .cmp/eq 32, L_0x5a13c1c28ed0, L_0x7d8e364d7330;
L_0x5a13c1c29140 .concat [ 8 24 0 0], v0x5a13c1c163e0_0, L_0x7d8e364d7378;
L_0x5a13c1c29280 .cmp/eq 32, L_0x5a13c1c29140, L_0x7d8e364d73c0;
L_0x5a13c1c29460 .functor MUXZ 2, L_0x7d8e364d7450, L_0x7d8e364d7408, L_0x5a13c1bbe790, C4<>;
L_0x5a13c1c29600 .part L_0x5a13c1c29460, 0, 1;
S_0x5a13c1c171d0 .scope task, "wait_i2c_cycles" "wait_i2c_cycles" 2 45, 2 45 0, S_0x5a13c1bf2e40;
 .timescale -9 -12;
v0x5a13c1c17390_0 .var/i "i", 31 0;
v0x5a13c1c17470_0 .var/i "num_cycles", 31 0;
TD_I2C_FIFO_TB.wait_i2c_cycles ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a13c1c17390_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5a13c1c17390_0;
    %load/vec4 v0x5a13c1c17470_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0x5a13c1b8b550;
    %load/vec4 v0x5a13c1c17390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a13c1c17390_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x5a13c1bcd8b0;
T_1 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5a13c1bb8d20_0, 0, 10;
    %end;
    .thread T_1;
    .scope S_0x5a13c1bcd8b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1bf6080_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5a13c1bcd8b0;
T_3 ;
    %wait E_0x5a13c1b8ae90;
    %load/vec4 v0x5a13c1bb8d20_0;
    %pad/u 32;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5a13c1bf6080_0;
    %inv;
    %store/vec4 v0x5a13c1bf6080_0, 0, 1;
    %pushi/vec4 1000, 0, 10;
    %store/vec4 v0x5a13c1bb8d20_0, 0, 10;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5a13c1bb8d20_0;
    %addi 1, 0, 10;
    %store/vec4 v0x5a13c1bb8d20_0, 0, 10;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a13c1c12580;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a13c1c139b0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5a13c1c12580;
T_5 ;
    %wait E_0x5a13c1b8b550;
    %load/vec4 v0x5a13c1c130d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a13c1c13c30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a13c1c13b50_0, 0, 4;
    %fork t_1, S_0x5a13c1c12960;
    %jmp t_0;
    .scope S_0x5a13c1c12960;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a13c1bf1f40_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5a13c1bf1f40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 15;
    %ix/getv/s 3, v0x5a13c1bf1f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a13c1c13a90, 0, 4;
    %load/vec4 v0x5a13c1bf1f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a13c1bf1f40_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5a13c1c12580;
t_0 %join;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a13c1c12580;
T_6 ;
    %wait E_0x5a13c1b8b550;
    %load/vec4 v0x5a13c1c130d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x5a13c1c13170_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5a13c1bbf170_0;
    %load/vec4 v0x5a13c1c13c30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a13c1c13a90, 0, 4;
T_6.0 ;
    %load/vec4 v0x5a13c1c130d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v0x5a13c1c13010_0;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x5a13c1c13b50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5a13c1c13a90, 4;
    %assign/vec4 v0x5a13c1c12c00_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a13c1c12580;
T_7 ;
    %wait E_0x5a13c1b8b550;
    %load/vec4 v0x5a13c1c130d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x5a13c1c13170_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5a13c1c13c30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5a13c1c13c30_0, 0;
T_7.0 ;
    %load/vec4 v0x5a13c1c130d0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.6, 10;
    %load/vec4 v0x5a13c1c13010_0;
    %and;
T_7.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v0x5a13c1c12e90_0;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x5a13c1c13b50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5a13c1c13b50_0, 0;
T_7.3 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a13c1c13e10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c16110_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5a13c1c13e10;
T_9 ;
    %wait E_0x5a13c1b8aa50;
    %load/vec4 v0x5a13c1c14840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a13c1c16110_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5a13c1c163e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_9.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a13c1c163e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_9.5;
    %jmp/1 T_9.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5a13c1c163e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
T_9.4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a13c1c16110_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a13c1c16110_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a13c1c13e10;
T_10 ;
    %wait E_0x5a13c1b8b550;
    %load/vec4 v0x5a13c1c14840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a13c1c15f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5a13c1c163e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.2 ;
    %vpi_call 6 54 "$display", "state: %d", v0x5a13c1c163e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %load/vec4 v0x5a13c1c14b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %load/vec4 v0x5a13c1c146e0_0;
    %assign/vec4 v0x5a13c1c16030_0, 0;
    %load/vec4 v0x5a13c1c144d0_0;
    %assign/vec4 v0x5a13c1c15e70_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
T_10.12 ;
    %jmp T_10.10;
T_10.3 ;
    %vpi_call 6 67 "$display", "state: %d", v0x5a13c1c163e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5a13c1c15f50_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %vpi_call 6 75 "$display", "state: %d, address[%d]: %d", v0x5a13c1c163e0_0, v0x5a13c1c15f50_0, &PV<v0x5a13c1c15e70_0, v0x5a13c1c15f50_0, 1> {0 0 0};
    %load/vec4 v0x5a13c1c15e70_0;
    %load/vec4 v0x5a13c1c15f50_0;
    %part/u 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %load/vec4 v0x5a13c1c15f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5a13c1c15f50_0, 0;
    %load/vec4 v0x5a13c1c15f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
T_10.13 ;
    %jmp T_10.10;
T_10.5 ;
    %vpi_call 6 84 "$display", "state: %d", v0x5a13c1c163e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %vpi_call 6 91 "$display", "state: %d", v0x5a13c1c163e0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5a13c1c15f50_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %vpi_call 6 98 "$display", "state: %d, data[%d]: %d", v0x5a13c1c163e0_0, v0x5a13c1c15f50_0, &PV<v0x5a13c1c16030_0, v0x5a13c1c15f50_0, 1> {0 0 0};
    %load/vec4 v0x5a13c1c16030_0;
    %load/vec4 v0x5a13c1c15f50_0;
    %part/u 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %load/vec4 v0x5a13c1c15f50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5a13c1c15f50_0, 0;
    %load/vec4 v0x5a13c1c15f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
T_10.15 ;
    %jmp T_10.10;
T_10.8 ;
    %vpi_call 6 107 "$display", "state: %d", v0x5a13c1c163e0_0 {0 0 0};
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %vpi_call 6 113 "$display", "state: %d", v0x5a13c1c163e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a13c1c14a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a13c1c163e0_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a13c1bf2e40;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17740_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x5a13c1c17740_0;
    %inv;
    %store/vec4 v0x5a13c1c17550_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5a13c1c17550_0;
    %store/vec4 v0x5a13c1c17740_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5a13c1bf2e40;
T_12 ;
    %vpi_call 2 56 "$dumpfile", "i2c_fifo.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a13c1bf2e40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a13c1c17b90_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17b90_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v0x5a13c1c17650_0, 0, 7;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5a13c1c17840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5a13c1c17650_0, 0, 7;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5a13c1c17840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x5a13c1c17650_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a13c1c17840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 43, 0, 7;
    %store/vec4 v0x5a13c1c17650_0, 0, 7;
    %pushi/vec4 186, 0, 8;
    %store/vec4 v0x5a13c1c17840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 43, 0, 7;
    %store/vec4 v0x5a13c1c17650_0, 0, 7;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x5a13c1c17840_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %wait E_0x5a13c1b8aa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a13c1c17e00_0, 0, 1;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0x5a13c1c17470_0, 0, 32;
    %fork TD_I2C_FIFO_TB.wait_i2c_cycles, S_0x5a13c1c171d0;
    %join;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "i2c_fifo_tb.v";
    "./i2c_clk_divider.v";
    "i2c_fifo.v";
    "./fifo.v";
    "./i2c_master.v";
