<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—ifu—el2_ifu_bp_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    10-10-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ecff00;">
        53.6%
    </td>
    <td class="headerCovSummaryEntry">
        59
    </td>
    <td class="headerCovSummaryEntry">
        110
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    openocd_ahb_lite
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        27
    </td>
    <td class="headerCovSummaryEntry">
        27
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : //********************************************************************************</span>
<span id="L2"><span class="lineNum">       2</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L3"><span class="lineNum">       3</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L4"><span class="lineNum">       4</span>              : //</span>
<span id="L5"><span class="lineNum">       5</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L6"><span class="lineNum">       6</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L7"><span class="lineNum">       7</span>              : // You may obtain a copy of the License at</span>
<span id="L8"><span class="lineNum">       8</span>              : //</span>
<span id="L9"><span class="lineNum">       9</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L10"><span class="lineNum">      10</span>              : //</span>
<span id="L11"><span class="lineNum">      11</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L12"><span class="lineNum">      12</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L13"><span class="lineNum">      13</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L14"><span class="lineNum">      14</span>              : // See the License for the specific language governing permissions and</span>
<span id="L15"><span class="lineNum">      15</span>              : // limitations under the License.</span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : </span>
<span id="L18"><span class="lineNum">      18</span>              : //********************************************************************************</span>
<span id="L19"><span class="lineNum">      19</span>              : // Function: Branch predictor</span>
<span id="L20"><span class="lineNum">      20</span>              : // Comments:</span>
<span id="L21"><span class="lineNum">      21</span>              : //</span>
<span id="L22"><span class="lineNum">      22</span>              : //</span>
<span id="L23"><span class="lineNum">      23</span>              : //  Bank3 : Bank2 : Bank1 : Bank0</span>
<span id="L24"><span class="lineNum">      24</span>              : //  FA  C       8       4       0</span>
<span id="L25"><span class="lineNum">      25</span>              : //********************************************************************************</span>
<span id="L26"><span class="lineNum">      26</span>              : </span>
<span id="L27"><span class="lineNum">      27</span>              : module el2_ifu_bp_ctl</span>
<span id="L28"><span class="lineNum">      28</span>              : import el2_pkg::*;</span>
<span id="L29"><span class="lineNum">      29</span>              : #(</span>
<span id="L30"><span class="lineNum">      30</span>              : `include "el2_param.vh"</span>
<span id="L31"><span class="lineNum">      31</span>              :  )</span>
<span id="L32"><span class="lineNum">      32</span>              :   (</span>
<span id="L33"><span class="lineNum">      33</span>              : </span>
<span id="L34"><span class="lineNum">      34</span> <span class="tlaGNC tlaBgGNC">       90532 :    input logic clk,</span></span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">           2 :    input logic rst_l,</span></span>
<span id="L36"><span class="lineNum">      36</span>              : </span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">         810 :    input logic ic_hit_f,      // Icache hit, enables F address capture</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:1] ifc_fetch_addr_f, // look up btb address</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC tlaBgGNC">         380 :    input logic ifc_fetch_req_f,  // F1 valid</span></span>
<span id="L41"><span class="lineNum">      41</span>              : </span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC tlaBgUNC">           0 :    input el2_br_tlu_pkt_t dec_tlu_br0_r_pkt, // BP commit update packet, includes errors</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC tlaBgGNC">         360 :    input logic [pt.BHT_GHR_SIZE-1:0] exu_i0_br_fghr_r, // fghr to bp</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_i0_br_index_r, // bp index</span></span>
<span id="L45"><span class="lineNum">      45</span>              : </span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC">           0 :    input logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index, // Fully associative btb error index</span></span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC tlaBgGNC">           8 :    input logic dec_tlu_flush_lower_wb, // used to move EX4 RS to EX1 and F</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic dec_tlu_flush_leak_one_wb, // don't hit for leak one fetches</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC">           0 :    input logic dec_tlu_bpred_disable, // disable all branch prediction</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC">           0 :    input el2_predict_pkt_t  exu_mp_pkt, // mispredict packet</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC tlaBgGNC">         394 :    input logic [pt.BHT_GHR_SIZE-1:0] exu_mp_eghr, // execute ghr (for patching fghr)</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">         360 :    input logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_fghr,                    // Mispredict fghr</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  exu_mp_index,         // Mispredict index</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 :    input logic [pt.BTB_BTAG_SIZE-1:0]  exu_mp_btag,                   // Mispredict btag</span></span>
<span id="L59"><span class="lineNum">      59</span>              : </span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC tlaBgGNC">         434 :    input logic exu_flush_final, // all flushes</span></span>
<span id="L61"><span class="lineNum">      61</span>              : </span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC">       44660 :    output logic ifu_bp_hit_taken_f, // btb hit, select target</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [31:1] ifu_bp_btb_target_f, //  predicted target PC</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaGNC tlaBgGNC">       43950 :    output logic ifu_bp_inst_mask_f, // tell ic which valids to kill because of a taken branch, right justified</span></span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC">         360 :    output logic [pt.BHT_GHR_SIZE-1:0] ifu_bp_fghr_f, // fetch ghr</span></span>
<span id="L67"><span class="lineNum">      67</span>              : </span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">         840 :    output logic [1:0] ifu_bp_way_f, // way</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [1:0] ifu_bp_ret_f, // predicted ret</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC tlaBgGNC">         716 :    output logic [1:0] ifu_bp_hist1_f, // history counters for all 4 potential branches, bit 1, right justified</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC">         700 :    output logic [1:0] ifu_bp_hist0_f, // history counters for all 4 potential branches, bit 0, right justified</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">         712 :    output logic [1:0] ifu_bp_pc4_f, // pc4 indication, right justified</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC">         712 :    output logic [1:0] ifu_bp_valid_f, // branch valid, right justified</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC">       44282 :    output logic [11:0] ifu_bp_poffset_f, // predicted target</span></span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [1:0] [$clog2(pt.BTB_SIZE)-1:0]    ifu_bp_fa_index_f, // predicted branch index (fully associative option)</span></span>
<span id="L77"><span class="lineNum">      77</span>              : </span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC">           0 :    input  logic       scan_mode</span></span>
<span id="L79"><span class="lineNum">      79</span>              :    );</span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              :    localparam BTB_DWIDTH =  pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5;</span>
<span id="L83"><span class="lineNum">      83</span>              :    localparam BTB_DWIDTH_TOP =  int'(pt.BTB_TOFFSET_SIZE)+int'(pt.BTB_BTAG_SIZE)+4;</span>
<span id="L84"><span class="lineNum">      84</span>              :    localparam BTB_FA_INDEX = $clog2(pt.BTB_SIZE)-1;</span>
<span id="L85"><span class="lineNum">      85</span>              :    localparam FA_CMP_LOWER = $clog2(pt.ICACHE_LN_SZ);</span>
<span id="L86"><span class="lineNum">      86</span>              :    localparam FA_TAG_END_UPPER= 5+int'(pt.BTB_TOFFSET_SIZE)+int'(FA_CMP_LOWER)-1; // must cast to int or vcs build fails</span>
<span id="L87"><span class="lineNum">      87</span>              :    localparam FA_TAG_START_LOWER = 3+int'(pt.BTB_TOFFSET_SIZE)+int'(FA_CMP_LOWER);</span>
<span id="L88"><span class="lineNum">      88</span>              :    localparam FA_TAG_END_LOWER = 5+int'(pt.BTB_TOFFSET_SIZE);</span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              :    localparam TAG_START=BTB_DWIDTH-1;</span>
<span id="L91"><span class="lineNum">      91</span>              :    localparam PC4=4;</span>
<span id="L92"><span class="lineNum">      92</span>              :    localparam BOFF=3;</span>
<span id="L93"><span class="lineNum">      93</span>              :    localparam CALL=2;</span>
<span id="L94"><span class="lineNum">      94</span>              :    localparam RET=1;</span>
<span id="L95"><span class="lineNum">      95</span>              :    localparam BV=0;</span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              :    localparam LRU_SIZE=pt.BTB_ARRAY_DEPTH;</span>
<span id="L98"><span class="lineNum">      98</span>              :    localparam NUM_BHT_LOOP = (pt.BHT_ARRAY_DEPTH &gt; 16 ) ? 16 : pt.BHT_ARRAY_DEPTH;</span>
<span id="L99"><span class="lineNum">      99</span>              :    localparam NUM_BHT_LOOP_INNER_HI =  (pt.BHT_ARRAY_DEPTH &gt; 16 ) ?pt.BHT_ADDR_LO+3 : pt.BHT_ADDR_HI;</span>
<span id="L100"><span class="lineNum">     100</span>              :    localparam NUM_BHT_LOOP_OUTER_LO =  (pt.BHT_ARRAY_DEPTH &gt; 16 ) ?pt.BHT_ADDR_LO+4 : pt.BHT_ADDR_LO;</span>
<span id="L101"><span class="lineNum">     101</span>              :    localparam BHT_NO_ADDR_MATCH  = ( pt.BHT_ARRAY_DEPTH &lt;= 16 );</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaGNC tlaBgGNC">           8 :    logic exu_mp_valid_write;</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC">          68 :    logic exu_mp_ataken;</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC">         426 :    logic exu_mp_valid; // conditional branch mispredict</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaUNC tlaBgUNC">           0 :    logic exu_mp_boffset; // branch offsett</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaGNC tlaBgGNC">         426 :    logic exu_mp_pc4; // branch is a 4B inst</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC tlaBgUNC">           0 :    logic exu_mp_call; // branch is a call inst</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaUNC">           0 :    logic exu_mp_ret; // branch is a ret inst</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC tlaBgGNC">           4 :    logic exu_mp_ja; // branch is a jump always</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaGNC">         426 :    logic [1:0] exu_mp_hist; // new history</span></span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaGNC">         422 :    logic [11:0] exu_mp_tgt; // target offset</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_mp_addr; // BTB/BHT address</span></span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC tlaBgGNC">       44626 :    logic                                   dec_tlu_br0_v_wb; // WB stage history update</span></span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC">       44268 :    logic [1:0]                             dec_tlu_br0_hist_wb; // new history</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_tlu_br0_addr_wb; // addr</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaUNC">           0 :    logic                                   dec_tlu_br0_error_wb; // error; invalidate bank</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaUNC">           0 :    logic                                   dec_tlu_br0_start_error_wb; // error; invalidate all 4 banks in fg</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC tlaBgGNC">         360 :    logic [pt.BHT_GHR_SIZE-1:0]             exu_i0_br_fghr_wb;</span></span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC">          60 :    logic use_mp_way, use_mp_way_p1;</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.RET_STACK_SIZE-1:0][31:0] rets_out, rets_in;</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaUNC">           0 :    logic [pt.RET_STACK_SIZE-1:0]        rsenable;</span></span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : </span>
<span id="L127"><span class="lineNum">     127</span> <span class="tlaGNC tlaBgGNC">       44282 :    logic [11:0]       btb_rd_tgt_f;</span></span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaGNC">         382 :    logic              btb_rd_pc4_f, btb_rd_call_f, btb_rd_ret_f;</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaGNC">         366 :    logic [1:1]        bp_total_branch_offset_f;</span></span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:1]       bp_btb_target_adder_f;</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaUNC">           0 :    logic [31:1]       bp_rs_call_target_f;</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC tlaBgGNC">           2 :    logic              rs_push, rs_pop, rs_hold;</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] btb_rd_addr_p1_f, btb_wr_addr, btb_rd_addr_f;</span></span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaUNC">           0 :    logic [pt.BTB_BTAG_SIZE-1:0] btb_wr_tag, fetch_rd_tag_f, fetch_rd_tag_p1_f;</span></span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaGNC tlaBgGNC">         422 :    logic [BTB_DWIDTH-1:0]        btb_wr_data;</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC tlaBgUNC">           0 :    logic               btb_wr_en_way0, btb_wr_en_way1;</span></span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC tlaBgGNC">         368 :    logic               dec_tlu_error_wb, btb_valid, dec_tlu_br0_middle_wb;</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]        btb_error_addr_wb;</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC tlaBgGNC">          60 :    logic branch_error_collision_f, fetch_mp_collision_f, branch_error_collision_p1_f, fetch_mp_collision_p1_f;</span></span>
<span id="L143"><span class="lineNum">     143</span>              : </span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC tlaBgUNC">           0 :    logic  branch_error_bank_conflict_f;</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC tlaBgGNC">         360 :    logic [pt.BHT_GHR_SIZE-1:0] merged_ghr, fghr_ns, fghr;</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0] num_valids;</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaUNC">           0 :    logic [LRU_SIZE-1:0] btb_lru_b0_f, btb_lru_b0_hold, btb_lru_b0_ns,</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaGNC tlaBgGNC">         382 :                         fetch_wrindex_dec, fetch_wrindex_p1_dec, fetch_wrlru_b0, fetch_wrlru_p1_b0,</span></span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC tlaBgUNC">           0 :                         mp_wrindex_dec, mp_wrlru_b0;</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaGNC tlaBgGNC">         844 :    logic                btb_lru_rd_f, btb_lru_rd_p1_f, lru_update_valid_f;</span></span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaUNC tlaBgUNC">           0 :    logic  tag_match_way0_f, tag_match_way1_f;</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC tlaBgGNC">        1230 :    logic [1:0] way_raw, bht_dir_f, btb_sel_f, wayhit_f, vwayhit_f, wayhit_p1_f;</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaGNC">          24 :    logic [1:0] bht_valid_f, bht_force_taken_f;</span></span>
<span id="L154"><span class="lineNum">     154</span>              : </span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaUNC tlaBgUNC">           0 :    logic leak_one_f, leak_one_f_d1;</span></span>
<span id="L156"><span class="lineNum">     156</span>              : </span>
<span id="L157"><span class="lineNum">     157</span>              :    logic [LRU_SIZE-1:0][BTB_DWIDTH-1:0]  btb_bank0_rd_data_way0_out ;</span>
<span id="L158"><span class="lineNum">     158</span>              : </span>
<span id="L159"><span class="lineNum">     159</span>              :    logic [LRU_SIZE-1:0][BTB_DWIDTH-1:0]  btb_bank0_rd_data_way1_out ;</span>
<span id="L160"><span class="lineNum">     160</span>              : </span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaGNC tlaBgGNC">       44338 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way0_f ;</span></span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way1_f ;</span></span>
<span id="L163"><span class="lineNum">     163</span>              : </span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaGNC tlaBgGNC">         876 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way0_p1_f ;</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way1_p1_f ;</span></span>
<span id="L166"><span class="lineNum">     166</span>              : </span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaGNC tlaBgGNC">         358 :    logic                [BTB_DWIDTH-1:0] btb_vbank0_rd_data_f, btb_vbank1_rd_data_f;</span></span>
<span id="L168"><span class="lineNum">     168</span>              : </span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaGNC">       44660 :    logic                                         final_h;</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                                         btb_fg_crossing_f;</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC tlaBgGNC">         426 :    logic                                         middle_of_bank;</span></span>
<span id="L172"><span class="lineNum">     172</span>              : </span>
<span id="L173"><span class="lineNum">     173</span>              : </span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">         700 :    logic [1:0]                                   bht_vbank0_rd_data_f, bht_vbank1_rd_data_f;</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                                         branch_error_bank_conflict_p1_f;</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC">           0 :    logic                                         tag_match_way0_p1_f, tag_match_way1_p1_f;</span></span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaUNC">           0 :    logic [1:0]                                   btb_vlru_rd_f, fetch_start_f, tag_match_vway1_expanded_f, tag_match_way0_expanded_p1_f, tag_match_way1_expanded_p1_f;</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC">           0 :    logic [31:2] fetch_addr_p1_f;</span></span>
<span id="L180"><span class="lineNum">     180</span>              : </span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaUNC">           0 :    logic exu_mp_way, exu_mp_way_f, dec_tlu_br0_way_wb, dec_tlu_way_wb;</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC">           0 :    logic                [BTB_DWIDTH-1:0] btb_bank0e_rd_data_f, btb_bank0e_rd_data_p1_f;</span></span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC tlaBgGNC">       44338 :    logic                [BTB_DWIDTH-1:0] btb_bank0o_rd_data_f;</span></span>
<span id="L186"><span class="lineNum">     186</span>              : </span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0] tag_match_way0_expanded_f, tag_match_way1_expanded_f;</span></span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span>              : </span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaUNC">           0 :     logic [1:0]                                  bht_bank0_rd_data_f;</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaGNC tlaBgGNC">        3298 :     logic [1:0]                                  bht_bank1_rd_data_f;</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC tlaBgUNC">           0 :     logic [1:0]                                  bht_bank0_rd_data_p1_f;</span></span>
<span id="L193"><span class="lineNum">     193</span>              :    genvar                                        j, i;</span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span>              :    assign exu_mp_valid = exu_mp_pkt.misp &amp; ~leak_one_f; // conditional branch mispredict</span>
<span id="L196"><span class="lineNum">     196</span>              :    assign exu_mp_boffset = exu_mp_pkt.boffset;  // branch offset</span>
<span id="L197"><span class="lineNum">     197</span>              :    assign exu_mp_pc4 = exu_mp_pkt.pc4;  // branch is a 4B inst</span>
<span id="L198"><span class="lineNum">     198</span>              :    assign exu_mp_call = exu_mp_pkt.pcall;  // branch is a call inst</span>
<span id="L199"><span class="lineNum">     199</span>              :    assign exu_mp_ret = exu_mp_pkt.pret;  // branch is a ret inst</span>
<span id="L200"><span class="lineNum">     200</span>              :    assign exu_mp_ja = exu_mp_pkt.pja;  // branch is a jump always</span>
<span id="L201"><span class="lineNum">     201</span>              :    assign exu_mp_way = exu_mp_pkt.way;  // repl way</span>
<span id="L202"><span class="lineNum">     202</span>              :    assign exu_mp_hist[1:0] = exu_mp_pkt.hist[1:0];  // new history</span>
<span id="L203"><span class="lineNum">     203</span>              :    assign exu_mp_tgt[11:0]  = exu_mp_pkt.toffset[11:0] ;  // target offset</span>
<span id="L204"><span class="lineNum">     204</span>              :    assign exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  = exu_mp_index[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ;  // BTB/BHT address</span>
<span id="L205"><span class="lineNum">     205</span>              :    assign exu_mp_ataken = exu_mp_pkt.ataken;</span>
<span id="L206"><span class="lineNum">     206</span>              : </span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              :    assign dec_tlu_br0_v_wb = dec_tlu_br0_r_pkt.valid;</span>
<span id="L209"><span class="lineNum">     209</span>              :    assign dec_tlu_br0_hist_wb[1:0]  = dec_tlu_br0_r_pkt.hist[1:0];</span>
<span id="L210"><span class="lineNum">     210</span>              :    assign dec_tlu_br0_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] = exu_i0_br_index_r[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</span>
<span id="L211"><span class="lineNum">     211</span>              :    assign dec_tlu_br0_error_wb = dec_tlu_br0_r_pkt.br_error;</span>
<span id="L212"><span class="lineNum">     212</span>              :    assign dec_tlu_br0_middle_wb = dec_tlu_br0_r_pkt.middle;</span>
<span id="L213"><span class="lineNum">     213</span>              :    assign dec_tlu_br0_way_wb = dec_tlu_br0_r_pkt.way;</span>
<span id="L214"><span class="lineNum">     214</span>              :    assign dec_tlu_br0_start_error_wb = dec_tlu_br0_r_pkt.br_start_error;</span>
<span id="L215"><span class="lineNum">     215</span>              :    assign exu_i0_br_fghr_wb[pt.BHT_GHR_SIZE-1:0] = exu_i0_br_fghr_r[pt.BHT_GHR_SIZE-1:0];</span>
<span id="L216"><span class="lineNum">     216</span>              : </span>
<span id="L217"><span class="lineNum">     217</span>              : </span>
<span id="L218"><span class="lineNum">     218</span>              : </span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              :    // ----------------------------------------------------------------------</span>
<span id="L221"><span class="lineNum">     221</span>              :    // READ</span>
<span id="L222"><span class="lineNum">     222</span>              :    // ----------------------------------------------------------------------</span>
<span id="L223"><span class="lineNum">     223</span>              : </span>
<span id="L224"><span class="lineNum">     224</span>              :    // hash the incoming fetch PC, first guess at hashing algorithm</span>
<span id="L225"><span class="lineNum">     225</span>              :    el2_btb_addr_hash #(.pt(pt)) f1hash(.pc(ifc_fetch_addr_f[pt.BTB_INDEX3_HI:pt.BTB_INDEX1_LO]), .hash(btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]));</span>
<span id="L226"><span class="lineNum">     226</span>              : </span>
<span id="L227"><span class="lineNum">     227</span>              : </span>
<span id="L228"><span class="lineNum">     228</span>              :    assign fetch_addr_p1_f[31:2] = ifc_fetch_addr_f[31:2] + 30'b1;</span>
<span id="L229"><span class="lineNum">     229</span>              :    el2_btb_addr_hash #(.pt(pt)) f1hash_p1(.pc(fetch_addr_p1_f[pt.BTB_INDEX3_HI:pt.BTB_INDEX1_LO]), .hash(btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]));</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              :    assign btb_sel_f[1] = ~bht_dir_f[0];</span>
<span id="L232"><span class="lineNum">     232</span>              :    assign btb_sel_f[0] =  bht_dir_f[0];</span>
<span id="L233"><span class="lineNum">     233</span>              : </span>
<span id="L234"><span class="lineNum">     234</span>              :    assign fetch_start_f[1:0] = {ifc_fetch_addr_f[1], ~ifc_fetch_addr_f[1]};</span>
<span id="L235"><span class="lineNum">     235</span>              : </span>
<span id="L236"><span class="lineNum">     236</span>              :    // Errors colliding with fetches must kill the btb/bht hit.</span>
<span id="L237"><span class="lineNum">     237</span>              : </span>
<span id="L238"><span class="lineNum">     238</span>              :    assign branch_error_collision_f = dec_tlu_error_wb &amp; (btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]);</span>
<span id="L239"><span class="lineNum">     239</span>              :    assign branch_error_collision_p1_f = dec_tlu_error_wb &amp; (btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]);</span>
<span id="L240"><span class="lineNum">     240</span>              : </span>
<span id="L241"><span class="lineNum">     241</span>              :    assign branch_error_bank_conflict_f = branch_error_collision_f &amp; dec_tlu_error_wb;</span>
<span id="L242"><span class="lineNum">     242</span>              :    assign branch_error_bank_conflict_p1_f = branch_error_collision_p1_f &amp; dec_tlu_error_wb;</span>
<span id="L243"><span class="lineNum">     243</span>              : </span>
<span id="L244"><span class="lineNum">     244</span>              :    // set on leak one, hold until next flush without leak one</span>
<span id="L245"><span class="lineNum">     245</span>              :    assign leak_one_f = (dec_tlu_flush_leak_one_wb &amp; dec_tlu_flush_lower_wb) | (leak_one_f_d1 &amp; ~dec_tlu_flush_lower_wb);</span>
<span id="L246"><span class="lineNum">     246</span>              : </span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC tlaBgGNC">         434 : logic exu_flush_final_d1;</span></span>
<span id="L248"><span class="lineNum">     248</span>              : </span>
<span id="L249"><span class="lineNum">     249</span>              :  if(!pt.BTB_FULLYA) begin : genblock1</span>
<span id="L250"><span class="lineNum">     250</span>              :    assign fetch_mp_collision_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</span>
<span id="L251"><span class="lineNum">     251</span>              :                                     exu_mp_valid &amp; ifc_fetch_req_f &amp;</span>
<span id="L252"><span class="lineNum">     252</span>              :                                     (exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO])</span>
<span id="L253"><span class="lineNum">     253</span>              :                                     );</span>
<span id="L254"><span class="lineNum">     254</span>              :    assign fetch_mp_collision_p1_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</span>
<span id="L255"><span class="lineNum">     255</span>              :                                        exu_mp_valid &amp; ifc_fetch_req_f &amp;</span>
<span id="L256"><span class="lineNum">     256</span>              :                                        (exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO])</span>
<span id="L257"><span class="lineNum">     257</span>              :                                        );</span>
<span id="L258"><span class="lineNum">     258</span>              :    // 2 -way SA, figure out the way hit and mux accordingly</span>
<span id="L259"><span class="lineNum">     259</span>              :    assign tag_match_way0_f = btb_bank0_rd_data_way0_f[BV] &amp; (btb_bank0_rd_data_way0_f[TAG_START:17] == fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</span>
<span id="L260"><span class="lineNum">     260</span>              :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</span>
<span id="L261"><span class="lineNum">     261</span>              : </span>
<span id="L262"><span class="lineNum">     262</span>              :    assign tag_match_way1_f = btb_bank0_rd_data_way1_f[BV] &amp; (btb_bank0_rd_data_way1_f[TAG_START:17] == fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</span>
<span id="L263"><span class="lineNum">     263</span>              :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</span>
<span id="L264"><span class="lineNum">     264</span>              : </span>
<span id="L265"><span class="lineNum">     265</span>              :    assign tag_match_way0_p1_f = btb_bank0_rd_data_way0_p1_f[BV] &amp; (btb_bank0_rd_data_way0_p1_f[TAG_START:17] == fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</span>
<span id="L266"><span class="lineNum">     266</span>              :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_p1_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</span>
<span id="L267"><span class="lineNum">     267</span>              : </span>
<span id="L268"><span class="lineNum">     268</span>              :    assign tag_match_way1_p1_f = btb_bank0_rd_data_way1_p1_f[BV] &amp; (btb_bank0_rd_data_way1_p1_f[TAG_START:17] == fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</span>
<span id="L269"><span class="lineNum">     269</span>              :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_p1_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              :    // Both ways could hit, use the offset bit to reorder</span>
<span id="L273"><span class="lineNum">     273</span>              : </span>
<span id="L274"><span class="lineNum">     274</span>              :    assign tag_match_way0_expanded_f[1:0] = {tag_match_way0_f &amp;  (btb_bank0_rd_data_way0_f[BOFF] ^ btb_bank0_rd_data_way0_f[PC4]),</span>
<span id="L275"><span class="lineNum">     275</span>              :                                              tag_match_way0_f &amp; ~(btb_bank0_rd_data_way0_f[BOFF] ^ btb_bank0_rd_data_way0_f[PC4])};</span>
<span id="L276"><span class="lineNum">     276</span>              : </span>
<span id="L277"><span class="lineNum">     277</span>              :    assign tag_match_way1_expanded_f[1:0] = {tag_match_way1_f &amp;  (btb_bank0_rd_data_way1_f[BOFF] ^ btb_bank0_rd_data_way1_f[PC4]),</span>
<span id="L278"><span class="lineNum">     278</span>              :                                              tag_match_way1_f &amp; ~(btb_bank0_rd_data_way1_f[BOFF] ^ btb_bank0_rd_data_way1_f[PC4])};</span>
<span id="L279"><span class="lineNum">     279</span>              : </span>
<span id="L280"><span class="lineNum">     280</span>              :    assign tag_match_way0_expanded_p1_f[1:0] = {tag_match_way0_p1_f &amp;  (btb_bank0_rd_data_way0_p1_f[BOFF] ^ btb_bank0_rd_data_way0_p1_f[PC4]),</span>
<span id="L281"><span class="lineNum">     281</span>              :                                                 tag_match_way0_p1_f &amp; ~(btb_bank0_rd_data_way0_p1_f[BOFF] ^ btb_bank0_rd_data_way0_p1_f[PC4])};</span>
<span id="L282"><span class="lineNum">     282</span>              : </span>
<span id="L283"><span class="lineNum">     283</span>              :    assign tag_match_way1_expanded_p1_f[1:0] = {tag_match_way1_p1_f &amp;  (btb_bank0_rd_data_way1_p1_f[BOFF] ^ btb_bank0_rd_data_way1_p1_f[PC4]),</span>
<span id="L284"><span class="lineNum">     284</span>              :                                                 tag_match_way1_p1_f &amp; ~(btb_bank0_rd_data_way1_p1_f[BOFF] ^ btb_bank0_rd_data_way1_p1_f[PC4])};</span>
<span id="L285"><span class="lineNum">     285</span>              : </span>
<span id="L286"><span class="lineNum">     286</span>              :    assign wayhit_f[1:0] = tag_match_way0_expanded_f[1:0] | tag_match_way1_expanded_f[1:0];</span>
<span id="L287"><span class="lineNum">     287</span>              :    assign wayhit_p1_f[1:0] = tag_match_way0_expanded_p1_f[1:0] | tag_match_way1_expanded_p1_f[1:0];</span>
<span id="L288"><span class="lineNum">     288</span>              : </span>
<span id="L289"><span class="lineNum">     289</span>              :    assign btb_bank0o_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{tag_match_way0_expanded_f[1]}} &amp; btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0]) |</span>
<span id="L290"><span class="lineNum">     290</span>              :                                                             ({17+pt.BTB_BTAG_SIZE{tag_match_way1_expanded_f[1]}} &amp; btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0]) );</span>
<span id="L291"><span class="lineNum">     291</span>              :    assign btb_bank0e_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{tag_match_way0_expanded_f[0]}} &amp; btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0]) |</span>
<span id="L292"><span class="lineNum">     292</span>              :                                                             ({17+pt.BTB_BTAG_SIZE{tag_match_way1_expanded_f[0]}} &amp; btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0]) );</span>
<span id="L293"><span class="lineNum">     293</span>              : </span>
<span id="L294"><span class="lineNum">     294</span>              :    assign btb_bank0e_rd_data_p1_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{tag_match_way0_expanded_p1_f[0]}} &amp; btb_bank0_rd_data_way0_p1_f[BTB_DWIDTH-1:0]) |</span>
<span id="L295"><span class="lineNum">     295</span>              :                                                                ({17+pt.BTB_BTAG_SIZE{tag_match_way1_expanded_p1_f[0]}} &amp; btb_bank0_rd_data_way1_p1_f[BTB_DWIDTH-1:0]) );</span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span>              :    // virtual bank order</span>
<span id="L298"><span class="lineNum">     298</span>              : </span>
<span id="L299"><span class="lineNum">     299</span>              :    assign btb_vbank0_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{fetch_start_f[0]}} &amp;  btb_bank0e_rd_data_f[BTB_DWIDTH-1:0]) |</span>
<span id="L300"><span class="lineNum">     300</span>              :                                                             ({17+pt.BTB_BTAG_SIZE{fetch_start_f[1]}} &amp;  btb_bank0o_rd_data_f[BTB_DWIDTH-1:0]) );</span>
<span id="L301"><span class="lineNum">     301</span>              :    assign btb_vbank1_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{fetch_start_f[0]}} &amp;  btb_bank0o_rd_data_f[BTB_DWIDTH-1:0]) |</span>
<span id="L302"><span class="lineNum">     302</span>              :                                                             ({17+pt.BTB_BTAG_SIZE{fetch_start_f[1]}} &amp;  btb_bank0e_rd_data_p1_f[BTB_DWIDTH-1:0]) );</span>
<span id="L303"><span class="lineNum">     303</span>              : </span>
<span id="L304"><span class="lineNum">     304</span>              :    assign way_raw[1:0] =  tag_match_vway1_expanded_f[1:0] | (~vwayhit_f[1:0] &amp; btb_vlru_rd_f[1:0]);</span>
<span id="L305"><span class="lineNum">     305</span>              : </span>
<span id="L306"><span class="lineNum">     306</span>              :    // --------------------------------------------------------------------------------</span>
<span id="L307"><span class="lineNum">     307</span>              :    // --------------------------------------------------------------------------------</span>
<span id="L308"><span class="lineNum">     308</span>              :    // update lru</span>
<span id="L309"><span class="lineNum">     309</span>              :    // mp</span>
<span id="L310"><span class="lineNum">     310</span>              : </span>
<span id="L311"><span class="lineNum">     311</span>              :    // create a onehot lru write vector</span>
<span id="L312"><span class="lineNum">     312</span>              :    assign mp_wrindex_dec[LRU_SIZE-1:0] = {{LRU_SIZE-1{1'b0}},1'b1} &lt;&lt;  exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</span>
<span id="L313"><span class="lineNum">     313</span>              : </span>
<span id="L314"><span class="lineNum">     314</span>              :    // fetch</span>
<span id="L315"><span class="lineNum">     315</span>              :    assign fetch_wrindex_dec[LRU_SIZE-1:0] = {{LRU_SIZE-1{1'b0}},1'b1} &lt;&lt;  btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</span>
<span id="L316"><span class="lineNum">     316</span>              :    assign fetch_wrindex_p1_dec[LRU_SIZE-1:0] = {{LRU_SIZE-1{1'b0}},1'b1} &lt;&lt;  btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</span>
<span id="L317"><span class="lineNum">     317</span>              : </span>
<span id="L318"><span class="lineNum">     318</span>              :    assign mp_wrlru_b0[LRU_SIZE-1:0] = mp_wrindex_dec[LRU_SIZE-1:0] &amp; {LRU_SIZE{exu_mp_valid}};</span>
<span id="L319"><span class="lineNum">     319</span>              : </span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              :    assign btb_lru_b0_hold[LRU_SIZE-1:0] = ~mp_wrlru_b0[LRU_SIZE-1:0] &amp; ~fetch_wrlru_b0[LRU_SIZE-1:0];</span>
<span id="L322"><span class="lineNum">     322</span>              : </span>
<span id="L323"><span class="lineNum">     323</span>              :    // Forward the mp lru information to the fetch, avoids multiple way hits later</span>
<span id="L324"><span class="lineNum">     324</span>              :    assign use_mp_way = fetch_mp_collision_f;</span>
<span id="L325"><span class="lineNum">     325</span>              :    assign use_mp_way_p1 = fetch_mp_collision_p1_f;</span>
<span id="L326"><span class="lineNum">     326</span>              : </span>
<span id="L327"><span class="lineNum">     327</span>              :    assign lru_update_valid_f = (vwayhit_f[0] | vwayhit_f[1]) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</span>
<span id="L328"><span class="lineNum">     328</span>              : </span>
<span id="L329"><span class="lineNum">     329</span>              : </span>
<span id="L330"><span class="lineNum">     330</span>              :    assign fetch_wrlru_b0[LRU_SIZE-1:0] = fetch_wrindex_dec[LRU_SIZE-1:0] &amp;</span>
<span id="L331"><span class="lineNum">     331</span>              :                                          {LRU_SIZE{lru_update_valid_f}};</span>
<span id="L332"><span class="lineNum">     332</span>              :    assign fetch_wrlru_p1_b0[LRU_SIZE-1:0] = fetch_wrindex_p1_dec[LRU_SIZE-1:0] &amp;</span>
<span id="L333"><span class="lineNum">     333</span>              :                                          {LRU_SIZE{lru_update_valid_f}};</span>
<span id="L334"><span class="lineNum">     334</span>              : </span>
<span id="L335"><span class="lineNum">     335</span>              :    assign btb_lru_b0_ns[LRU_SIZE-1:0] = ( (btb_lru_b0_hold[LRU_SIZE-1:0] &amp; btb_lru_b0_f[LRU_SIZE-1:0]) |</span>
<span id="L336"><span class="lineNum">     336</span>              :                                           (mp_wrlru_b0[LRU_SIZE-1:0] &amp; {LRU_SIZE{~exu_mp_way}}) |</span>
<span id="L337"><span class="lineNum">     337</span>              :                                           (fetch_wrlru_b0[LRU_SIZE-1:0] &amp; {LRU_SIZE{tag_match_way0_f}}) |</span>
<span id="L338"><span class="lineNum">     338</span>              :                                           (fetch_wrlru_p1_b0[LRU_SIZE-1:0] &amp; {LRU_SIZE{tag_match_way0_p1_f}}) );</span>
<span id="L339"><span class="lineNum">     339</span>              : </span>
<span id="L340"><span class="lineNum">     340</span>              : </span>
<span id="L341"><span class="lineNum">     341</span>              : </span>
<span id="L342"><span class="lineNum">     342</span>              :    assign btb_lru_rd_f = use_mp_way ? exu_mp_way_f : |(fetch_wrindex_dec[LRU_SIZE-1:0] &amp; btb_lru_b0_f[LRU_SIZE-1:0]);</span>
<span id="L343"><span class="lineNum">     343</span>              : </span>
<span id="L344"><span class="lineNum">     344</span>              :    assign btb_lru_rd_p1_f = use_mp_way_p1 ? exu_mp_way_f : |(fetch_wrindex_p1_dec[LRU_SIZE-1:0] &amp; btb_lru_b0_f[LRU_SIZE-1:0]);</span>
<span id="L345"><span class="lineNum">     345</span>              : </span>
<span id="L346"><span class="lineNum">     346</span>              :    // rotated</span>
<span id="L347"><span class="lineNum">     347</span>              :    assign btb_vlru_rd_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; {btb_lru_rd_f, btb_lru_rd_f}) |</span>
<span id="L348"><span class="lineNum">     348</span>              :                                   ({2{fetch_start_f[1]}} &amp; {btb_lru_rd_p1_f, btb_lru_rd_f}));</span>
<span id="L349"><span class="lineNum">     349</span>              : </span>
<span id="L350"><span class="lineNum">     350</span>              :    assign tag_match_vway1_expanded_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; {tag_match_way1_expanded_f[1:0]}) |</span>
<span id="L351"><span class="lineNum">     351</span>              :                                                ({2{fetch_start_f[1]}} &amp; {tag_match_way1_expanded_p1_f[0], tag_match_way1_expanded_f[1]}) );</span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span>              : </span>
<span id="L354"><span class="lineNum">     354</span>              :    rvdffe #(LRU_SIZE) btb_lru_ff (.*, .en(ifc_fetch_req_f | exu_mp_valid),</span>
<span id="L355"><span class="lineNum">     355</span>              :                                     .din(btb_lru_b0_ns[(LRU_SIZE)-1:0]),</span>
<span id="L356"><span class="lineNum">     356</span>              :                                    .dout(btb_lru_b0_f[(LRU_SIZE)-1:0]));</span>
<span id="L357"><span class="lineNum">     357</span>              : </span>
<span id="L358"><span class="lineNum">     358</span>              :  end // if (!pt.BTB_FULLYA)</span>
<span id="L359"><span class="lineNum">     359</span>              :    // Detect end of cache line and mask as needed</span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaUNC tlaBgUNC">           0 :    logic eoc_near;</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaGNC tlaBgGNC">           2 :    logic eoc_mask;</span></span>
<span id="L362"><span class="lineNum">     362</span>              :    assign eoc_near = &amp;ifc_fetch_addr_f[pt.ICACHE_BEAT_ADDR_HI:3];</span>
<span id="L363"><span class="lineNum">     363</span>              :    assign eoc_mask = ~eoc_near| (|(~ifc_fetch_addr_f[2:1]));</span>
<span id="L364"><span class="lineNum">     364</span>              : </span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span>              : </span>
<span id="L367"><span class="lineNum">     367</span>              :    // --------------------------------------------------------------------------------</span>
<span id="L368"><span class="lineNum">     368</span>              :    // --------------------------------------------------------------------------------</span>
<span id="L369"><span class="lineNum">     369</span>              : </span>
<span id="L370"><span class="lineNum">     370</span>              :    // mux out critical hit bank for pc computation</span>
<span id="L371"><span class="lineNum">     371</span>              :    // This is only useful for the first taken branch in the fetch group</span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC">       44282 :    logic [16:1] btb_sel_data_f;</span></span>
<span id="L373"><span class="lineNum">     373</span>              : </span>
<span id="L374"><span class="lineNum">     374</span>              :    assign btb_rd_tgt_f[11:0] = btb_sel_data_f[16:5];</span>
<span id="L375"><span class="lineNum">     375</span>              :    assign btb_rd_pc4_f       = btb_sel_data_f[4];</span>
<span id="L376"><span class="lineNum">     376</span>              :    assign btb_rd_call_f      = btb_sel_data_f[2];</span>
<span id="L377"><span class="lineNum">     377</span>              :    assign btb_rd_ret_f       = btb_sel_data_f[1];</span>
<span id="L378"><span class="lineNum">     378</span>              : </span>
<span id="L379"><span class="lineNum">     379</span>              :    assign btb_sel_data_f[16:1] = ( ({16{btb_sel_f[1]}} &amp; btb_vbank1_rd_data_f[16:1]) |</span>
<span id="L380"><span class="lineNum">     380</span>              :                                     ({16{btb_sel_f[0]}} &amp; btb_vbank0_rd_data_f[16:1]) );</span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span>              : </span>
<span id="L383"><span class="lineNum">     383</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0] hist0_raw, hist1_raw, pc4_raw, pret_raw;</span></span>
<span id="L384"><span class="lineNum">     384</span>              : </span>
<span id="L385"><span class="lineNum">     385</span>              :    // a valid taken target needs to kill the next fetch as we compute the target address</span>
<span id="L386"><span class="lineNum">     386</span>              :    assign ifu_bp_hit_taken_f = |(vwayhit_f[1:0] &amp; hist1_raw[1:0]) &amp; ifc_fetch_req_f &amp; ~leak_one_f_d1 &amp; ~dec_tlu_bpred_disable;</span>
<span id="L387"><span class="lineNum">     387</span>              : </span>
<span id="L388"><span class="lineNum">     388</span>              : </span>
<span id="L389"><span class="lineNum">     389</span>              :    // Don't put calls/rets/ja in the predictor, force the bht taken instead</span>
<span id="L390"><span class="lineNum">     390</span>              :    assign bht_force_taken_f[1:0] = {(btb_vbank1_rd_data_f[CALL] | btb_vbank1_rd_data_f[RET]),</span>
<span id="L391"><span class="lineNum">     391</span>              :                                      (btb_vbank0_rd_data_f[CALL] | btb_vbank0_rd_data_f[RET])};</span>
<span id="L392"><span class="lineNum">     392</span>              : </span>
<span id="L393"><span class="lineNum">     393</span>              : </span>
<span id="L394"><span class="lineNum">     394</span>              :    // taken and valid, otherwise, branch errors must clear the bht</span>
<span id="L395"><span class="lineNum">     395</span>              :    assign bht_valid_f[1:0] = vwayhit_f[1:0];</span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span>              :    assign bht_vbank0_rd_data_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; bht_bank0_rd_data_f[1:0]) |</span>
<span id="L398"><span class="lineNum">     398</span>              :                                          ({2{fetch_start_f[1]}} &amp; bht_bank1_rd_data_f[1:0]) );</span>
<span id="L399"><span class="lineNum">     399</span>              : </span>
<span id="L400"><span class="lineNum">     400</span>              :    assign bht_vbank1_rd_data_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; bht_bank1_rd_data_f[1:0]) |</span>
<span id="L401"><span class="lineNum">     401</span>              :                                          ({2{fetch_start_f[1]}} &amp; bht_bank0_rd_data_p1_f[1:0]) );</span>
<span id="L402"><span class="lineNum">     402</span>              : </span>
<span id="L403"><span class="lineNum">     403</span>              : </span>
<span id="L404"><span class="lineNum">     404</span>              :    assign bht_dir_f[1:0] = {(bht_force_taken_f[1] | bht_vbank1_rd_data_f[1]) &amp; bht_valid_f[1],</span>
<span id="L405"><span class="lineNum">     405</span>              :                              (bht_force_taken_f[0] | bht_vbank0_rd_data_f[1]) &amp; bht_valid_f[0]};</span>
<span id="L406"><span class="lineNum">     406</span>              : </span>
<span id="L407"><span class="lineNum">     407</span>              :    assign ifu_bp_inst_mask_f = (ifu_bp_hit_taken_f &amp; btb_sel_f[1]) | ~ifu_bp_hit_taken_f;</span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span>              : </span>
<span id="L410"><span class="lineNum">     410</span>              : </span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span>              :    // Branch prediction info is sent with the 2byte lane associated with the end of the branch.</span>
<span id="L413"><span class="lineNum">     413</span>              :    // Cases</span>
<span id="L414"><span class="lineNum">     414</span>              :    //       BANK1         BANK0</span>
<span id="L415"><span class="lineNum">     415</span>              :    // -------------------------------</span>
<span id="L416"><span class="lineNum">     416</span>              :    // |      :       |      :       |</span>
<span id="L417"><span class="lineNum">     417</span>              :    // -------------------------------</span>
<span id="L418"><span class="lineNum">     418</span>              :    //         &lt;------------&gt;                   : PC4 branch, offset, should be in B1 (indicated on [2])</span>
<span id="L419"><span class="lineNum">     419</span>              :    //                &lt;------------&gt;            : PC4 branch, no offset, indicate PC4, VALID, HIST on [1]</span>
<span id="L420"><span class="lineNum">     420</span>              :    //                       &lt;------------&gt;     : PC4 branch, offset, indicate PC4, VALID, HIST on [0]</span>
<span id="L421"><span class="lineNum">     421</span>              :    //                &lt;------&gt;                  : PC2 branch, offset, indicate VALID, HIST on [1]</span>
<span id="L422"><span class="lineNum">     422</span>              :    //                       &lt;------&gt;           : PC2 branch, no offset, indicate VALID, HIST on [0]</span>
<span id="L423"><span class="lineNum">     423</span>              :    //</span>
<span id="L424"><span class="lineNum">     424</span>              : </span>
<span id="L425"><span class="lineNum">     425</span>              : </span>
<span id="L426"><span class="lineNum">     426</span>              : </span>
<span id="L427"><span class="lineNum">     427</span>              :    assign hist1_raw[1:0] = bht_force_taken_f[1:0] | {bht_vbank1_rd_data_f[1],</span>
<span id="L428"><span class="lineNum">     428</span>              :                                                       bht_vbank0_rd_data_f[1]};</span>
<span id="L429"><span class="lineNum">     429</span>              : </span>
<span id="L430"><span class="lineNum">     430</span>              :    assign hist0_raw[1:0] = {bht_vbank1_rd_data_f[0],</span>
<span id="L431"><span class="lineNum">     431</span>              :                             bht_vbank0_rd_data_f[0]};</span>
<span id="L432"><span class="lineNum">     432</span>              : </span>
<span id="L433"><span class="lineNum">     433</span>              : </span>
<span id="L434"><span class="lineNum">     434</span>              :    assign pc4_raw[1:0] = {vwayhit_f[1] &amp; btb_vbank1_rd_data_f[PC4],</span>
<span id="L435"><span class="lineNum">     435</span>              :                           vwayhit_f[0] &amp; btb_vbank0_rd_data_f[PC4]};</span>
<span id="L436"><span class="lineNum">     436</span>              : </span>
<span id="L437"><span class="lineNum">     437</span>              :    assign pret_raw[1:0] = {vwayhit_f[1] &amp; ~btb_vbank1_rd_data_f[CALL] &amp; btb_vbank1_rd_data_f[RET],</span>
<span id="L438"><span class="lineNum">     438</span>              :                            vwayhit_f[0] &amp; ~btb_vbank0_rd_data_f[CALL] &amp; btb_vbank0_rd_data_f[RET]};</span>
<span id="L439"><span class="lineNum">     439</span>              : </span>
<span id="L440"><span class="lineNum">     440</span>              :    // GHR</span>
<span id="L441"><span class="lineNum">     441</span>              : </span>
<span id="L442"><span class="lineNum">     442</span>              : </span>
<span id="L443"><span class="lineNum">     443</span>              :   // count the valids with masking based on first taken</span>
<span id="L444"><span class="lineNum">     444</span>              :    assign num_valids[1:0] = countones(bht_valid_f[1:0]);</span>
<span id="L445"><span class="lineNum">     445</span>              : </span>
<span id="L446"><span class="lineNum">     446</span>              :    // Note that the following property holds</span>
<span id="L447"><span class="lineNum">     447</span>              :    // P: prior ghr, H: history bit of last valid branch in line (could be 1 or 0)</span>
<span id="L448"><span class="lineNum">     448</span>              :    // Num valid branches   What new GHR must be</span>
<span id="L449"><span class="lineNum">     449</span>              :    // 2                    0H</span>
<span id="L450"><span class="lineNum">     450</span>              :    // 1                    PH</span>
<span id="L451"><span class="lineNum">     451</span>              :    // 0                    PP</span>
<span id="L452"><span class="lineNum">     452</span>              : </span>
<span id="L453"><span class="lineNum">     453</span>              :    assign final_h = |(btb_sel_f[1:0] &amp; bht_dir_f[1:0]);</span>
<span id="L454"><span class="lineNum">     454</span>              : </span>
<span id="L455"><span class="lineNum">     455</span>              :    assign merged_ghr[pt.BHT_GHR_SIZE-1:0] = (</span>
<span id="L456"><span class="lineNum">     456</span>              :                                             ({pt.BHT_GHR_SIZE{num_valids[1:0] == 2'h2}} &amp; {fghr[pt.BHT_GHR_SIZE-3:0], 1'b0, final_h}) | // 0H</span>
<span id="L457"><span class="lineNum">     457</span>              :                                             ({pt.BHT_GHR_SIZE{num_valids[1:0] == 2'h1}} &amp; {fghr[pt.BHT_GHR_SIZE-2:0], final_h}) | // PH</span>
<span id="L458"><span class="lineNum">     458</span>              :                                             ({pt.BHT_GHR_SIZE{num_valids[1:0] == 2'h0}} &amp; {fghr[pt.BHT_GHR_SIZE-1:0]}) ); // PP</span>
<span id="L459"><span class="lineNum">     459</span>              : </span>
<span id="L460"><span class="lineNum">     460</span> <span class="tlaGNC tlaBgGNC">         360 :    logic [pt.BHT_GHR_SIZE-1:0] exu_flush_ghr;</span></span>
<span id="L461"><span class="lineNum">     461</span>              :    assign exu_flush_ghr[pt.BHT_GHR_SIZE-1:0] = exu_mp_fghr[pt.BHT_GHR_SIZE-1:0];</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              :    assign fghr_ns[pt.BHT_GHR_SIZE-1:0] = ( ({pt.BHT_GHR_SIZE{exu_flush_final_d1}} &amp; exu_flush_ghr[pt.BHT_GHR_SIZE-1:0]) |</span>
<span id="L464"><span class="lineNum">     464</span>              :                                          ({pt.BHT_GHR_SIZE{~exu_flush_final_d1 &amp; ifc_fetch_req_f &amp; ic_hit_f &amp; ~leak_one_f_d1}} &amp; merged_ghr[pt.BHT_GHR_SIZE-1:0]) |</span>
<span id="L465"><span class="lineNum">     465</span>              :                                          ({pt.BHT_GHR_SIZE{~exu_flush_final_d1 &amp; ~(ifc_fetch_req_f &amp; ic_hit_f &amp; ~leak_one_f_d1)}} &amp; fghr[pt.BHT_GHR_SIZE-1:0]));</span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              :    rvdffie #(.WIDTH(pt.BHT_GHR_SIZE+3),.OVERRIDE(1)) fetchghr (.*,</span>
<span id="L468"><span class="lineNum">     468</span>              :                                           .din ({exu_flush_final, exu_mp_way, leak_one_f, fghr_ns[pt.BHT_GHR_SIZE-1:0]}),</span>
<span id="L469"><span class="lineNum">     469</span>              :                                           .dout({exu_flush_final_d1, exu_mp_way_f, leak_one_f_d1, fghr[pt.BHT_GHR_SIZE-1:0]}));</span>
<span id="L470"><span class="lineNum">     470</span>              : </span>
<span id="L471"><span class="lineNum">     471</span>              :    assign ifu_bp_fghr_f[pt.BHT_GHR_SIZE-1:0] = fghr[pt.BHT_GHR_SIZE-1:0];</span>
<span id="L472"><span class="lineNum">     472</span>              : </span>
<span id="L473"><span class="lineNum">     473</span>              : </span>
<span id="L474"><span class="lineNum">     474</span>              :    assign ifu_bp_way_f[1:0] = way_raw[1:0];</span>
<span id="L475"><span class="lineNum">     475</span>              :    assign ifu_bp_hist1_f[1:0]    = hist1_raw[1:0];</span>
<span id="L476"><span class="lineNum">     476</span>              :    assign ifu_bp_hist0_f[1:0]    = hist0_raw[1:0];</span>
<span id="L477"><span class="lineNum">     477</span>              :    assign ifu_bp_pc4_f[1:0]     = pc4_raw[1:0];</span>
<span id="L478"><span class="lineNum">     478</span>              : </span>
<span id="L479"><span class="lineNum">     479</span>              :    assign ifu_bp_valid_f[1:0]   = vwayhit_f[1:0] &amp; ~{2{dec_tlu_bpred_disable}};</span>
<span id="L480"><span class="lineNum">     480</span>              :    assign ifu_bp_ret_f[1:0]     = pret_raw[1:0];</span>
<span id="L481"><span class="lineNum">     481</span>              : </span>
<span id="L482"><span class="lineNum">     482</span>              : </span>
<span id="L483"><span class="lineNum">     483</span>              :    // compute target</span>
<span id="L484"><span class="lineNum">     484</span>              :    // Form the fetch group offset based on the btb hit location and the location of the branch within the 4 byte chunk</span>
<span id="L485"><span class="lineNum">     485</span>              : </span>
<span id="L486"><span class="lineNum">     486</span>              : //  .i 5</span>
<span id="L487"><span class="lineNum">     487</span>              : //  .o 3</span>
<span id="L488"><span class="lineNum">     488</span>              : //  .ilb bht_dir_f[1] bht_dir_f[0] fetch_start_f[1] fetch_start_f[0] btb_rd_pc4_f</span>
<span id="L489"><span class="lineNum">     489</span>              : //  .ob bloc_f[1] bloc_f[0] use_fa_plus</span>
<span id="L490"><span class="lineNum">     490</span>              : //  .type fr</span>
<span id="L491"><span class="lineNum">     491</span>              : //</span>
<span id="L492"><span class="lineNum">     492</span>              : //</span>
<span id="L493"><span class="lineNum">     493</span>              : //  ## rotdir[1:0]  fs   pc4  off fapl</span>
<span id="L494"><span class="lineNum">     494</span>              : //    -1            01 -  01  0</span>
<span id="L495"><span class="lineNum">     495</span>              : //    10            01 -  10  0</span>
<span id="L496"><span class="lineNum">     496</span>              : //</span>
<span id="L497"><span class="lineNum">     497</span>              : //    -1            10 -  10  0</span>
<span id="L498"><span class="lineNum">     498</span>              : //    10            10 0  01  1</span>
<span id="L499"><span class="lineNum">     499</span>              : //    10            10 1  01  0</span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">       44308 : logic [1:0] bloc_f;</span></span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaGNC">       44308 : logic use_fa_plus;</span></span>
<span id="L502"><span class="lineNum">     502</span>              : assign bloc_f[1] = (bht_dir_f[0] &amp; ~fetch_start_f[0]) | (~bht_dir_f[0]</span>
<span id="L503"><span class="lineNum">     503</span>              :      &amp; fetch_start_f[0]);</span>
<span id="L504"><span class="lineNum">     504</span>              : assign bloc_f[0] = (bht_dir_f[0] &amp; fetch_start_f[0]) | (~bht_dir_f[0]</span>
<span id="L505"><span class="lineNum">     505</span>              :      &amp; ~fetch_start_f[0]);</span>
<span id="L506"><span class="lineNum">     506</span>              : assign use_fa_plus = (~bht_dir_f[0] &amp; ~fetch_start_f[0] &amp; ~btb_rd_pc4_f);</span>
<span id="L507"><span class="lineNum">     507</span>              : </span>
<span id="L508"><span class="lineNum">     508</span>              : </span>
<span id="L509"><span class="lineNum">     509</span>              : </span>
<span id="L510"><span class="lineNum">     510</span>              : </span>
<span id="L511"><span class="lineNum">     511</span>              :     assign btb_fg_crossing_f = fetch_start_f[0] &amp; btb_sel_f[0] &amp; btb_rd_pc4_f;</span>
<span id="L512"><span class="lineNum">     512</span>              : </span>
<span id="L513"><span class="lineNum">     513</span>              :    assign bp_total_branch_offset_f =  bloc_f[1] ^ btb_rd_pc4_f;</span>
<span id="L514"><span class="lineNum">     514</span>              : </span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:2] adder_pc_in_f, ifc_fetch_adder_prior;</span></span>
<span id="L516"><span class="lineNum">     516</span>              :    rvdfflie #(.WIDTH(30), .LEFT(19)) faddrf_ff (.*, .en(ifc_fetch_req_f &amp; ~ifu_bp_hit_taken_f &amp; ic_hit_f), .din(ifc_fetch_addr_f[31:2]), .dout(ifc_fetch_adder_prior[31:2]));</span>
<span id="L517"><span class="lineNum">     517</span>              : </span>
<span id="L518"><span class="lineNum">     518</span>              : </span>
<span id="L519"><span class="lineNum">     519</span>              :    assign ifu_bp_poffset_f[11:0] = btb_rd_tgt_f[11:0];</span>
<span id="L520"><span class="lineNum">     520</span>              : </span>
<span id="L521"><span class="lineNum">     521</span>              :    assign adder_pc_in_f[31:2] = ( ({30{ use_fa_plus}} &amp; fetch_addr_p1_f[31:2]) |</span>
<span id="L522"><span class="lineNum">     522</span>              :                                    ({30{ btb_fg_crossing_f}} &amp; ifc_fetch_adder_prior[31:2]) |</span>
<span id="L523"><span class="lineNum">     523</span>              :                                    ({30{~btb_fg_crossing_f &amp; ~use_fa_plus}} &amp; ifc_fetch_addr_f[31:2]));</span>
<span id="L524"><span class="lineNum">     524</span>              : </span>
<span id="L525"><span class="lineNum">     525</span>              :    rvbradder predtgt_addr (.pc({adder_pc_in_f[31:2], bp_total_branch_offset_f}),</span>
<span id="L526"><span class="lineNum">     526</span>              :                          .offset(btb_rd_tgt_f[11:0]),</span>
<span id="L527"><span class="lineNum">     527</span>              :                          .dout(bp_btb_target_adder_f[31:1])</span>
<span id="L528"><span class="lineNum">     528</span>              :                          );</span>
<span id="L529"><span class="lineNum">     529</span>              :    // mux in the return stack address here for a predicted return assuming the RS is valid, quite if no prediction</span>
<span id="L530"><span class="lineNum">     530</span>              :    assign ifu_bp_btb_target_f[31:1] = (({31{btb_rd_ret_f &amp; ~btb_rd_call_f &amp; rets_out[0][0] &amp; ifu_bp_hit_taken_f}} &amp; rets_out[0][31:1]) |</span>
<span id="L531"><span class="lineNum">     531</span>              :                                        ({31{~(btb_rd_ret_f &amp; ~btb_rd_call_f &amp; rets_out[0][0]) &amp; ifu_bp_hit_taken_f}} &amp; bp_btb_target_adder_f[31:1]) );</span>
<span id="L532"><span class="lineNum">     532</span>              : </span>
<span id="L533"><span class="lineNum">     533</span>              : </span>
<span id="L534"><span class="lineNum">     534</span>              :    // ----------------------------------------------------------------------</span>
<span id="L535"><span class="lineNum">     535</span>              :    // Return Stack</span>
<span id="L536"><span class="lineNum">     536</span>              :    // ----------------------------------------------------------------------</span>
<span id="L537"><span class="lineNum">     537</span>              : </span>
<span id="L538"><span class="lineNum">     538</span>              :    rvbradder rs_addr (.pc({adder_pc_in_f[31:2], bp_total_branch_offset_f}),</span>
<span id="L539"><span class="lineNum">     539</span>              :                     .offset({11'b0,  ~btb_rd_pc4_f}),</span>
<span id="L540"><span class="lineNum">     540</span>              :                     .dout(bp_rs_call_target_f[31:1])</span>
<span id="L541"><span class="lineNum">     541</span>              :                          );</span>
<span id="L542"><span class="lineNum">     542</span>              : </span>
<span id="L543"><span class="lineNum">     543</span>              :    assign rs_push = (btb_rd_call_f &amp; ~btb_rd_ret_f &amp; ifu_bp_hit_taken_f);</span>
<span id="L544"><span class="lineNum">     544</span>              :    assign rs_pop = (btb_rd_ret_f &amp; ~btb_rd_call_f &amp; ifu_bp_hit_taken_f);</span>
<span id="L545"><span class="lineNum">     545</span>              :    assign rs_hold = ~rs_push &amp; ~rs_pop;</span>
<span id="L546"><span class="lineNum">     546</span>              : </span>
<span id="L547"><span class="lineNum">     547</span>              : </span>
<span id="L548"><span class="lineNum">     548</span>              : </span>
<span id="L549"><span class="lineNum">     549</span>              :    // Fetch based (bit 0 is a valid)</span>
<span id="L550"><span class="lineNum">     550</span>              :    assign rets_in[0][31:0] = ( ({32{rs_push}} &amp; {bp_rs_call_target_f[31:1], 1'b1}) | // target[31:1], valid</span>
<span id="L551"><span class="lineNum">     551</span>              :                                ({32{rs_pop}}  &amp; rets_out[1][31:0]) );</span>
<span id="L552"><span class="lineNum">     552</span>              : </span>
<span id="L553"><span class="lineNum">     553</span>              :    assign rsenable[0] = ~rs_hold;</span>
<span id="L554"><span class="lineNum">     554</span>              : </span>
<span id="L555"><span class="lineNum">     555</span>              :    for (i=0; i&lt;pt.RET_STACK_SIZE; i++) begin : retstack</span>
<span id="L556"><span class="lineNum">     556</span>              : </span>
<span id="L557"><span class="lineNum">     557</span>              :       // for the last entry in the stack, we don't have a pop position</span>
<span id="L558"><span class="lineNum">     558</span>              :       if(i==pt.RET_STACK_SIZE-1) begin</span>
<span id="L559"><span class="lineNum">     559</span>              :          assign rets_in[i][31:0] = rets_out[i-1][31:0];</span>
<span id="L560"><span class="lineNum">     560</span>              :          assign rsenable[i] = rs_push;</span>
<span id="L561"><span class="lineNum">     561</span>              :       end</span>
<span id="L562"><span class="lineNum">     562</span>              :       else if(i&gt;0) begin</span>
<span id="L563"><span class="lineNum">     563</span>              :         assign rets_in[i][31:0] = ( ({32{rs_push}} &amp; rets_out[i-1][31:0]) |</span>
<span id="L564"><span class="lineNum">     564</span>              :                                     ({32{rs_pop}}  &amp; rets_out[i+1][31:0]) );</span>
<span id="L565"><span class="lineNum">     565</span>              :          assign rsenable[i] = rs_push | rs_pop;</span>
<span id="L566"><span class="lineNum">     566</span>              :       end</span>
<span id="L567"><span class="lineNum">     567</span>              :       rvdffe #(32) rets_ff (.*, .en(rsenable[i]), .din(rets_in[i][31:0]), .dout(rets_out[i][31:0]));</span>
<span id="L568"><span class="lineNum">     568</span>              : </span>
<span id="L569"><span class="lineNum">     569</span>              :    end : retstack</span>
<span id="L570"><span class="lineNum">     570</span>              : </span>
<span id="L571"><span class="lineNum">     571</span>              :    // ----------------------------------------------------------------------</span>
<span id="L572"><span class="lineNum">     572</span>              :    // WRITE</span>
<span id="L573"><span class="lineNum">     573</span>              :    // ----------------------------------------------------------------------</span>
<span id="L574"><span class="lineNum">     574</span>              : </span>
<span id="L575"><span class="lineNum">     575</span>              : </span>
<span id="L576"><span class="lineNum">     576</span>              :    assign dec_tlu_error_wb = dec_tlu_br0_start_error_wb | dec_tlu_br0_error_wb;</span>
<span id="L577"><span class="lineNum">     577</span>              : </span>
<span id="L578"><span class="lineNum">     578</span>              :    assign btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] = dec_tlu_br0_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</span>
<span id="L579"><span class="lineNum">     579</span>              : </span>
<span id="L580"><span class="lineNum">     580</span>              :    assign dec_tlu_way_wb = dec_tlu_br0_way_wb;</span>
<span id="L581"><span class="lineNum">     581</span>              : </span>
<span id="L582"><span class="lineNum">     582</span>              :    assign btb_valid = exu_mp_valid &amp; ~dec_tlu_error_wb;</span>
<span id="L583"><span class="lineNum">     583</span>              : </span>
<span id="L584"><span class="lineNum">     584</span>              :    assign btb_wr_tag[pt.BTB_BTAG_SIZE-1:0] = exu_mp_btag[pt.BTB_BTAG_SIZE-1:0];</span>
<span id="L585"><span class="lineNum">     585</span>              : </span>
<span id="L586"><span class="lineNum">     586</span>              :    if(!pt.BTB_FULLYA) begin</span>
<span id="L587"><span class="lineNum">     587</span>              : </span>
<span id="L588"><span class="lineNum">     588</span>              :       if(pt.BTB_BTAG_FOLD) begin : btbfold</span>
<span id="L589"><span class="lineNum">     589</span>              :          el2_btb_tag_hash_fold #(.pt(pt)) rdtagf  (.hash(fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]),</span>
<span id="L590"><span class="lineNum">     590</span>              :                                                     .pc({ifc_fetch_addr_f[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</span>
<span id="L591"><span class="lineNum">     591</span>              :          el2_btb_tag_hash_fold #(.pt(pt)) rdtagp1f(.hash(fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]),</span>
<span id="L592"><span class="lineNum">     592</span>              :                                                     .pc({fetch_addr_p1_f[ pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</span>
<span id="L593"><span class="lineNum">     593</span>              :       end</span>
<span id="L594"><span class="lineNum">     594</span>              :       else begin : btbfold</span>
<span id="L595"><span class="lineNum">     595</span>              :          el2_btb_tag_hash #(.pt(pt)) rdtagf(.hash(fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]),</span>
<span id="L596"><span class="lineNum">     596</span>              :                                              .pc({ifc_fetch_addr_f[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</span>
<span id="L597"><span class="lineNum">     597</span>              :          el2_btb_tag_hash #(.pt(pt)) rdtagp1f(.hash(fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]),</span>
<span id="L598"><span class="lineNum">     598</span>              :                                                .pc({fetch_addr_p1_f[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</span>
<span id="L599"><span class="lineNum">     599</span>              :       end</span>
<span id="L600"><span class="lineNum">     600</span>              : </span>
<span id="L601"><span class="lineNum">     601</span>              :       assign btb_wr_en_way0 = ( ({{~exu_mp_way &amp; exu_mp_valid_write &amp; ~dec_tlu_error_wb}}) |</span>
<span id="L602"><span class="lineNum">     602</span>              :                                 ({{~dec_tlu_way_wb &amp; dec_tlu_error_wb}}));</span>
<span id="L603"><span class="lineNum">     603</span>              : </span>
<span id="L604"><span class="lineNum">     604</span>              :       assign btb_wr_en_way1 = ( ({{exu_mp_way &amp; exu_mp_valid_write &amp; ~dec_tlu_error_wb}}) |</span>
<span id="L605"><span class="lineNum">     605</span>              :                                 ({{dec_tlu_way_wb &amp; dec_tlu_error_wb}}));</span>
<span id="L606"><span class="lineNum">     606</span>              :       assign btb_wr_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] = dec_tlu_error_wb ? btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] : exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</span>
<span id="L607"><span class="lineNum">     607</span>              : </span>
<span id="L608"><span class="lineNum">     608</span>              : </span>
<span id="L609"><span class="lineNum">     609</span>              :       assign vwayhit_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; {wayhit_f[1:0]}) |</span>
<span id="L610"><span class="lineNum">     610</span>              :                                 ({2{fetch_start_f[1]}} &amp; {wayhit_p1_f[0], wayhit_f[1]})) &amp; {eoc_mask, 1'b1};</span>
<span id="L611"><span class="lineNum">     611</span>              : </span>
<span id="L612"><span class="lineNum">     612</span>              :    end // if (!pt.BTB_FULLYA)</span>
<span id="L613"><span class="lineNum">     613</span>              : </span>
<span id="L614"><span class="lineNum">     614</span>              :    assign btb_wr_data[BTB_DWIDTH-1:0] = {btb_wr_tag[pt.BTB_BTAG_SIZE-1:0], exu_mp_tgt[pt.BTB_TOFFSET_SIZE-1:0], exu_mp_pc4, exu_mp_boffset,</span>
<span id="L615"><span class="lineNum">     615</span>              :                                                 exu_mp_call | exu_mp_ja, exu_mp_ret | exu_mp_ja, btb_valid} ;</span>
<span id="L616"><span class="lineNum">     616</span>              : </span>
<span id="L617"><span class="lineNum">     617</span>              :    assign exu_mp_valid_write = exu_mp_valid &amp; exu_mp_ataken &amp; ~exu_mp_pkt.valid;</span>
<span id="L618"><span class="lineNum">     618</span> <span class="tlaGNC tlaBgGNC">         426 :    logic [1:0] bht_wr_data0, bht_wr_data2;</span></span>
<span id="L619"><span class="lineNum">     619</span> <span class="tlaGNC">       44626 :    logic [1:0] bht_wr_en0, bht_wr_en2;</span></span>
<span id="L620"><span class="lineNum">     620</span>              : </span>
<span id="L621"><span class="lineNum">     621</span>              :    assign middle_of_bank = exu_mp_pc4 ^ exu_mp_boffset;</span>
<span id="L622"><span class="lineNum">     622</span>              :    assign bht_wr_en0[1:0] = {2{exu_mp_valid &amp; ~exu_mp_call &amp; ~exu_mp_ret &amp; ~exu_mp_ja}} &amp; {middle_of_bank, ~middle_of_bank};</span>
<span id="L623"><span class="lineNum">     623</span>              :    assign bht_wr_en2[1:0] = {2{dec_tlu_br0_v_wb}} &amp; {dec_tlu_br0_middle_wb, ~dec_tlu_br0_middle_wb} ;</span>
<span id="L624"><span class="lineNum">     624</span>              : </span>
<span id="L625"><span class="lineNum">     625</span>              :    // Experiments show this is the best priority scheme for same bank/index writes at the same time.</span>
<span id="L626"><span class="lineNum">     626</span>              :    assign bht_wr_data0[1:0] = exu_mp_hist[1:0]; // lowest priority</span>
<span id="L627"><span class="lineNum">     627</span>              :    assign bht_wr_data2[1:0] = dec_tlu_br0_hist_wb[1:0]; // highest priority</span>
<span id="L628"><span class="lineNum">     628</span>              : </span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              : </span>
<span id="L631"><span class="lineNum">     631</span> <span class="tlaGNC">          12 :    logic [pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] bht_rd_addr_f, bht_rd_addr_p1_f, bht_wr_addr0, bht_wr_addr2;</span></span>
<span id="L632"><span class="lineNum">     632</span>              : </span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">          12 :    logic [pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] mp_hashed, br0_hashed_wb, bht_rd_addr_hashed_f, bht_rd_addr_hashed_p1_f;</span></span>
<span id="L634"><span class="lineNum">     634</span>              :    el2_btb_ghr_hash #(.pt(pt)) mpghrhs  (.hashin(exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(exu_mp_eghr[pt.BHT_GHR_SIZE-1:0]), .hash(mp_hashed[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</span>
<span id="L635"><span class="lineNum">     635</span>              :    el2_btb_ghr_hash #(.pt(pt)) br0ghrhs (.hashin(dec_tlu_br0_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(exu_i0_br_fghr_wb[pt.BHT_GHR_SIZE-1:0]), .hash(br0_hashed_wb[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</span>
<span id="L636"><span class="lineNum">     636</span>              :    el2_btb_ghr_hash #(.pt(pt)) fghrhs (.hashin(btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(fghr[pt.BHT_GHR_SIZE-1:0]), .hash(bht_rd_addr_hashed_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</span>
<span id="L637"><span class="lineNum">     637</span>              :    el2_btb_ghr_hash #(.pt(pt)) fghrhs_p1 (.hashin(btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(fghr[pt.BHT_GHR_SIZE-1:0]), .hash(bht_rd_addr_hashed_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</span>
<span id="L638"><span class="lineNum">     638</span>              : </span>
<span id="L639"><span class="lineNum">     639</span>              :    assign bht_wr_addr0[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = mp_hashed[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</span>
<span id="L640"><span class="lineNum">     640</span>              :    assign bht_wr_addr2[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = br0_hashed_wb[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</span>
<span id="L641"><span class="lineNum">     641</span>              :    assign bht_rd_addr_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = bht_rd_addr_hashed_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</span>
<span id="L642"><span class="lineNum">     642</span>              :    assign bht_rd_addr_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = bht_rd_addr_hashed_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</span>
<span id="L643"><span class="lineNum">     643</span>              : </span>
<span id="L644"><span class="lineNum">     644</span>              : </span>
<span id="L645"><span class="lineNum">     645</span>              :    // ----------------------------------------------------------------------</span>
<span id="L646"><span class="lineNum">     646</span>              :    // Structures. Using FLOPS</span>
<span id="L647"><span class="lineNum">     647</span>              :    // ----------------------------------------------------------------------</span>
<span id="L648"><span class="lineNum">     648</span>              :    // BTB</span>
<span id="L649"><span class="lineNum">     649</span>              :    // Entry -&gt; tag[pt.BTB_BTAG_SIZE-1:0], toffset[11:0], pc4, boffset, call, ret, valid</span>
<span id="L650"><span class="lineNum">     650</span>              : </span>
<span id="L651"><span class="lineNum">     651</span>              :    if(!pt.BTB_FULLYA) begin</span>
<span id="L652"><span class="lineNum">     652</span>              : </span>
<span id="L653"><span class="lineNum">     653</span>              :       for (j=0 ; j&lt;LRU_SIZE ; j++) begin : BTB_FLOPS</span>
<span id="L654"><span class="lineNum">     654</span>              :          // Way 0</span>
<span id="L655"><span class="lineNum">     655</span>              :          rvdffe #(17+pt.BTB_BTAG_SIZE) btb_bank0_way0 (.*,</span>
<span id="L656"><span class="lineNum">     656</span>              :                     .en(((btb_wr_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == j) &amp; btb_wr_en_way0)),</span>
<span id="L657"><span class="lineNum">     657</span>              :                     .din        (btb_wr_data[BTB_DWIDTH-1:0]),</span>
<span id="L658"><span class="lineNum">     658</span>              :                     .dout       (btb_bank0_rd_data_way0_out[j]));</span>
<span id="L659"><span class="lineNum">     659</span>              : </span>
<span id="L660"><span class="lineNum">     660</span>              :          // Way 1</span>
<span id="L661"><span class="lineNum">     661</span>              :          rvdffe #(17+pt.BTB_BTAG_SIZE) btb_bank0_way1 (.*,</span>
<span id="L662"><span class="lineNum">     662</span>              :                     .en(((btb_wr_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == j) &amp; btb_wr_en_way1)),</span>
<span id="L663"><span class="lineNum">     663</span>              :                     .din        (btb_wr_data[BTB_DWIDTH-1:0]),</span>
<span id="L664"><span class="lineNum">     664</span>              :                     .dout       (btb_bank0_rd_data_way1_out[j]));</span>
<span id="L665"><span class="lineNum">     665</span>              : </span>
<span id="L666"><span class="lineNum">     666</span>              :       end</span>
<span id="L667"><span class="lineNum">     667</span>              : </span>
<span id="L668"><span class="lineNum">     668</span>              : </span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC">           2 :     always_comb begin : BTB_rd_mux</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaGNC">           2 :         btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0] = '0 ;</span></span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaGNC">           2 :         btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0] = '0 ;</span></span>
<span id="L672"><span class="lineNum">     672</span> <span class="tlaGNC">           2 :         btb_bank0_rd_data_way0_p1_f[BTB_DWIDTH-1:0] = '0 ;</span></span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaGNC">           2 :         btb_bank0_rd_data_way1_p1_f[BTB_DWIDTH-1:0] = '0 ;</span></span>
<span id="L674"><span class="lineNum">     674</span>              : </span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaGNC">           2 :         for (int j=0; j&lt; LRU_SIZE; j++) begin</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaGNC">      118083 :           if (btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == (pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1)'(j)) begin</span></span>
<span id="L677"><span class="lineNum">     677</span>              : </span>
<span id="L678"><span class="lineNum">     678</span> <span class="tlaGNC">      118083 :            btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way0_out[j];</span></span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaGNC">      118083 :            btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way1_out[j];</span></span>
<span id="L680"><span class="lineNum">     680</span>              : </span>
<span id="L681"><span class="lineNum">     681</span>              :           end</span>
<span id="L682"><span class="lineNum">     682</span>              :         end</span>
<span id="L683"><span class="lineNum">     683</span> <span class="tlaGNC">           2 :         for (int j=0; j&lt; LRU_SIZE; j++) begin</span></span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaGNC">      118083 :           if (btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == (pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1)'(j)) begin</span></span>
<span id="L685"><span class="lineNum">     685</span>              : </span>
<span id="L686"><span class="lineNum">     686</span> <span class="tlaGNC">      118083 :            btb_bank0_rd_data_way0_p1_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way0_out[j];</span></span>
<span id="L687"><span class="lineNum">     687</span> <span class="tlaGNC">      118083 :            btb_bank0_rd_data_way1_p1_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way1_out[j];</span></span>
<span id="L688"><span class="lineNum">     688</span>              : </span>
<span id="L689"><span class="lineNum">     689</span>              :           end</span>
<span id="L690"><span class="lineNum">     690</span>              :         end</span>
<span id="L691"><span class="lineNum">     691</span>              :     end</span>
<span id="L692"><span class="lineNum">     692</span>              : end // if (!pt.BTB_FULLYA)</span>
<span id="L693"><span class="lineNum">     693</span>              : </span>
<span id="L694"><span class="lineNum">     694</span>              : </span>
<span id="L695"><span class="lineNum">     695</span>              : </span>
<span id="L696"><span class="lineNum">     696</span>              : </span>
<span id="L697"><span class="lineNum">     697</span>              : </span>
<span id="L698"><span class="lineNum">     698</span>              :       if(pt.BTB_FULLYA) begin : fa</span>
<span id="L699"><span class="lineNum">     699</span>              : </span>
<span id="L700"><span class="lineNum">     700</span>              :          logic found1, hit0, hit1;</span>
<span id="L701"><span class="lineNum">     701</span>              :          logic btb_used_reset, write_used;</span>
<span id="L702"><span class="lineNum">     702</span>              :          logic [$clog2(pt.BTB_SIZE)-1:0] btb_fa_wr_addr0, hit0_index, hit1_index;</span>
<span id="L703"><span class="lineNum">     703</span>              : </span>
<span id="L704"><span class="lineNum">     704</span>              :          logic [pt.BTB_SIZE-1:0]         btb_tag_hit, btb_offset_0, btb_offset_1, btb_used_ns, btb_used,</span>
<span id="L705"><span class="lineNum">     705</span>              :                                          wr0_en, btb_upper_hit;</span>
<span id="L706"><span class="lineNum">     706</span>              :          logic [pt.BTB_SIZE-1:0][BTB_DWIDTH-1:0] btbdata;</span>
<span id="L707"><span class="lineNum">     707</span>              : </span>
<span id="L708"><span class="lineNum">     708</span>              :          // Fully Associative tag hash uses bits 31:3. Bits 2:1 are the offset bits used for the 4 tag comp banks</span>
<span id="L709"><span class="lineNum">     709</span>              :          // Full tag used to speed up lookup. There is one 31:3 cmp per entry, and 4 2:1 cmps per entry.</span>
<span id="L710"><span class="lineNum">     710</span>              : </span>
<span id="L711"><span class="lineNum">     711</span>              :          logic [FA_CMP_LOWER-1:1]  ifc_fetch_addr_p1_f;</span>
<span id="L712"><span class="lineNum">     712</span>              : </span>
<span id="L713"><span class="lineNum">     713</span>              : </span>
<span id="L714"><span class="lineNum">     714</span>              :          assign ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1] = ifc_fetch_addr_f[FA_CMP_LOWER-1:1] + 1'b1;</span>
<span id="L715"><span class="lineNum">     715</span>              : </span>
<span id="L716"><span class="lineNum">     716</span>              :          assign fetch_mp_collision_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == ifc_fetch_addr_f[31:1]) &amp;</span>
<span id="L717"><span class="lineNum">     717</span>              :                                       exu_mp_valid &amp; ifc_fetch_req_f &amp; ~exu_mp_pkt.way);</span>
<span id="L718"><span class="lineNum">     718</span>              :          assign fetch_mp_collision_p1_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == {ifc_fetch_addr_f[31:FA_CMP_LOWER], ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1]}) &amp;</span>
<span id="L719"><span class="lineNum">     719</span>              :                                       exu_mp_valid &amp; ifc_fetch_req_f &amp; ~exu_mp_pkt.way);</span>
<span id="L720"><span class="lineNum">     720</span>              : </span>
<span id="L721"><span class="lineNum">     721</span>              :       always_comb begin</span>
<span id="L722"><span class="lineNum">     722</span>              :          btb_vbank0_rd_data_f = '0;</span>
<span id="L723"><span class="lineNum">     723</span>              :          btb_vbank1_rd_data_f = '0;</span>
<span id="L724"><span class="lineNum">     724</span>              : //       btb_tag_hit = '0;</span>
<span id="L725"><span class="lineNum">     725</span>              : //       btb_upper_hit = '0;</span>
<span id="L726"><span class="lineNum">     726</span>              : //       btb_offset_0 = '0;</span>
<span id="L727"><span class="lineNum">     727</span>              : //       btb_offset_1 = '0;</span>
<span id="L728"><span class="lineNum">     728</span>              : </span>
<span id="L729"><span class="lineNum">     729</span>              :          found1 = 1'b0;</span>
<span id="L730"><span class="lineNum">     730</span>              :          hit0 = 1'b0;</span>
<span id="L731"><span class="lineNum">     731</span>              :          hit1 = 1'b0;</span>
<span id="L732"><span class="lineNum">     732</span>              :          hit0_index = '0;</span>
<span id="L733"><span class="lineNum">     733</span>              :          hit1_index = '0;</span>
<span id="L734"><span class="lineNum">     734</span>              :          btb_fa_wr_addr0 = '0;</span>
<span id="L735"><span class="lineNum">     735</span>              : </span>
<span id="L736"><span class="lineNum">     736</span>              :          for(int i=0; i&lt;pt.BTB_SIZE; i++) begin</span>
<span id="L737"><span class="lineNum">     737</span>              :             logic upper_hit, offset_0, offset_1;</span>
<span id="L738"><span class="lineNum">     738</span>              : </span>
<span id="L739"><span class="lineNum">     739</span>              :             // Break the cmp into chunks for lower area.</span>
<span id="L740"><span class="lineNum">     740</span>              :             // Chunk1: FA 31:6 or 31:5 depending on icache line size</span>
<span id="L741"><span class="lineNum">     741</span>              :             // Chunk2: FA 5:1 or 4:1 depending on icache line size</span>
<span id="L742"><span class="lineNum">     742</span>              : //          btb_upper_hit[i] = (btbdata[i][BTB_DWIDTH_TOP:FA_TAG_END_UPPER] == ifc_fetch_addr_f[31:FA_CMP_LOWER]) &amp; btbdata[i][0] &amp; ~wr0_en[i];</span>
<span id="L743"><span class="lineNum">     743</span>              : //          btb_offset_0[i] = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_f[FA_CMP_LOWER-1:1]) &amp; btb_upper_hit[i];</span>
<span id="L744"><span class="lineNum">     744</span>              : //          btb_offset_1[i] = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1]) &amp; btb_upper_hit[i];</span>
<span id="L745"><span class="lineNum">     745</span>              : </span>
<span id="L746"><span class="lineNum">     746</span>              :             upper_hit = (btbdata[i][BTB_DWIDTH_TOP:FA_TAG_END_UPPER] == ifc_fetch_addr_f[31:FA_CMP_LOWER]) &amp; btbdata[i][0] &amp; ~wr0_en[i];</span>
<span id="L747"><span class="lineNum">     747</span>              :             offset_0 = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_f[FA_CMP_LOWER-1:1]) &amp; upper_hit;</span>
<span id="L748"><span class="lineNum">     748</span>              :             offset_1 = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1]) &amp; upper_hit;</span>
<span id="L749"><span class="lineNum">     749</span>              : </span>
<span id="L750"><span class="lineNum">     750</span>              :             if(~hit0) begin</span>
<span id="L751"><span class="lineNum">     751</span>              :                if(offset_0) begin</span>
<span id="L752"><span class="lineNum">     752</span>              :                   hit0_index[BTB_FA_INDEX:0] = (BTB_FA_INDEX+1)'(i);</span>
<span id="L753"><span class="lineNum">     753</span>              :                   // hit unless we are also writing this entry at the same time</span>
<span id="L754"><span class="lineNum">     754</span>              :                   hit0 = 1'b1;</span>
<span id="L755"><span class="lineNum">     755</span>              :                end</span>
<span id="L756"><span class="lineNum">     756</span>              :             end</span>
<span id="L757"><span class="lineNum">     757</span>              :             if(~hit1) begin</span>
<span id="L758"><span class="lineNum">     758</span>              :                if(offset_1) begin</span>
<span id="L759"><span class="lineNum">     759</span>              :                   hit1_index[BTB_FA_INDEX:0] = (BTB_FA_INDEX+1)'(i);</span>
<span id="L760"><span class="lineNum">     760</span>              :                   hit1 = 1'b1;</span>
<span id="L761"><span class="lineNum">     761</span>              :                end</span>
<span id="L762"><span class="lineNum">     762</span>              :             end</span>
<span id="L763"><span class="lineNum">     763</span>              : </span>
<span id="L764"><span class="lineNum">     764</span>              : </span>
<span id="L765"><span class="lineNum">     765</span>              :             // Mux out the 2 potential branches</span>
<span id="L766"><span class="lineNum">     766</span>              :             if(offset_0)</span>
<span id="L767"><span class="lineNum">     767</span>              :               btb_vbank0_rd_data_f[BTB_DWIDTH-1:0] = fetch_mp_collision_f ? btb_wr_data : btbdata[i];</span>
<span id="L768"><span class="lineNum">     768</span>              :             if(offset_1)</span>
<span id="L769"><span class="lineNum">     769</span>              :               btb_vbank1_rd_data_f[BTB_DWIDTH-1:0] = fetch_mp_collision_p1_f ? btb_wr_data : btbdata[i];</span>
<span id="L770"><span class="lineNum">     770</span>              : </span>
<span id="L771"><span class="lineNum">     771</span>              :             // find the first zero from bit zero in the used vector, this is the write address</span>
<span id="L772"><span class="lineNum">     772</span>              :             if(~found1 &amp; ((exu_mp_valid_write &amp; ~exu_mp_pkt.way) | dec_tlu_error_wb)) begin</span>
<span id="L773"><span class="lineNum">     773</span>              :                if(~btb_used[i]) begin</span>
<span id="L774"><span class="lineNum">     774</span>              :                   btb_fa_wr_addr0[BTB_FA_INDEX:0] = i[BTB_FA_INDEX:0];</span>
<span id="L775"><span class="lineNum">     775</span>              :                   found1 = 1'b1;</span>
<span id="L776"><span class="lineNum">     776</span>              :                end</span>
<span id="L777"><span class="lineNum">     777</span>              :             end</span>
<span id="L778"><span class="lineNum">     778</span>              :          end</span>
<span id="L779"><span class="lineNum">     779</span>              :       end // always_comb begin</span>
<span id="L780"><span class="lineNum">     780</span>              : </span>
<span id="L781"><span class="lineNum">     781</span>              : //`ifdef RV_ASSERT_ON</span>
<span id="L782"><span class="lineNum">     782</span>              : //   btbhitonehot0: assert #0 ($onehot0(btb_offset_0));</span>
<span id="L783"><span class="lineNum">     783</span>              : //   btbhitonehot1: assert #0 ($onehot0(btb_offset_1));</span>
<span id="L784"><span class="lineNum">     784</span>              : //`endif</span>
<span id="L785"><span class="lineNum">     785</span>              : </span>
<span id="L786"><span class="lineNum">     786</span>              :    assign vwayhit_f[1:0] = {hit1, hit0} &amp; {eoc_mask, 1'b1};</span>
<span id="L787"><span class="lineNum">     787</span>              : </span>
<span id="L788"><span class="lineNum">     788</span>              :    // way bit is reused as the predicted bit</span>
<span id="L789"><span class="lineNum">     789</span>              :    assign way_raw[1:0] =  vwayhit_f[1:0] | {fetch_mp_collision_p1_f, fetch_mp_collision_f};</span>
<span id="L790"><span class="lineNum">     790</span>              : </span>
<span id="L791"><span class="lineNum">     791</span>              :    for (j=0 ; j&lt;pt.BTB_SIZE ; j++) begin : BTB_FAFLOPS</span>
<span id="L792"><span class="lineNum">     792</span>              : </span>
<span id="L793"><span class="lineNum">     793</span>              :       assign wr0_en[j] = ((btb_fa_wr_addr0[BTB_FA_INDEX:0] == j) &amp; (exu_mp_valid_write &amp; ~exu_mp_pkt.way)) |</span>
<span id="L794"><span class="lineNum">     794</span>              :                          ((dec_fa_error_index == j) &amp; dec_tlu_error_wb);</span>
<span id="L795"><span class="lineNum">     795</span>              : </span>
<span id="L796"><span class="lineNum">     796</span>              :       rvdffe #(BTB_DWIDTH) btb_fa (.*, .clk(clk),</span>
<span id="L797"><span class="lineNum">     797</span>              :                                    .en  (wr0_en[j]),</span>
<span id="L798"><span class="lineNum">     798</span>              :                                    .din (btb_wr_data[BTB_DWIDTH-1:0]),</span>
<span id="L799"><span class="lineNum">     799</span>              :                                    .dout(btbdata[j]));</span>
<span id="L800"><span class="lineNum">     800</span>              :    end // block: BTB_FAFLOPS</span>
<span id="L801"><span class="lineNum">     801</span>              : </span>
<span id="L802"><span class="lineNum">     802</span>              :    assign ifu_bp_fa_index_f[1] = hit1 ? hit1_index : '0;</span>
<span id="L803"><span class="lineNum">     803</span>              :    assign ifu_bp_fa_index_f[0] = hit0 ? hit0_index : '0;</span>
<span id="L804"><span class="lineNum">     804</span>              : </span>
<span id="L805"><span class="lineNum">     805</span>              :    assign btb_used_reset = &amp;btb_used[pt.BTB_SIZE-1:0];</span>
<span id="L806"><span class="lineNum">     806</span>              :    assign btb_used_ns[pt.BTB_SIZE-1:0] = ({pt.BTB_SIZE{vwayhit_f[1]}} &amp; (32'b1 &lt;&lt; hit1_index[BTB_FA_INDEX:0])) |</span>
<span id="L807"><span class="lineNum">     807</span>              :                                          ({pt.BTB_SIZE{vwayhit_f[0]}} &amp; (32'b1 &lt;&lt; hit0_index[BTB_FA_INDEX:0])) |</span>
<span id="L808"><span class="lineNum">     808</span>              :                                          ({pt.BTB_SIZE{exu_mp_valid_write &amp; ~exu_mp_pkt.way &amp; ~dec_tlu_error_wb}} &amp; (32'b1 &lt;&lt; btb_fa_wr_addr0[BTB_FA_INDEX:0])) |</span>
<span id="L809"><span class="lineNum">     809</span>              :                                          ({pt.BTB_SIZE{btb_used_reset}} &amp; {pt.BTB_SIZE{1'b0}}) |</span>
<span id="L810"><span class="lineNum">     810</span>              :                                          ({pt.BTB_SIZE{~btb_used_reset &amp; dec_tlu_error_wb}} &amp; (btb_used[pt.BTB_SIZE-1:0] &amp; ~(32'b1 &lt;&lt; dec_fa_error_index[BTB_FA_INDEX:0]))) |</span>
<span id="L811"><span class="lineNum">     811</span>              :                                          (~{pt.BTB_SIZE{btb_used_reset | dec_tlu_error_wb}} &amp; btb_used[pt.BTB_SIZE-1:0]);</span>
<span id="L812"><span class="lineNum">     812</span>              : </span>
<span id="L813"><span class="lineNum">     813</span>              :    assign write_used = btb_used_reset | ifu_bp_hit_taken_f | exu_mp_valid_write | dec_tlu_error_wb;</span>
<span id="L814"><span class="lineNum">     814</span>              : </span>
<span id="L815"><span class="lineNum">     815</span>              : </span>
<span id="L816"><span class="lineNum">     816</span>              :    rvdffe #(pt.BTB_SIZE) btb_usedf (.*, .clk(clk),</span>
<span id="L817"><span class="lineNum">     817</span>              :                     .en  (write_used),</span>
<span id="L818"><span class="lineNum">     818</span>              :                     .din (btb_used_ns[pt.BTB_SIZE-1:0]),</span>
<span id="L819"><span class="lineNum">     819</span>              :                     .dout(btb_used[pt.BTB_SIZE-1:0]));</span>
<span id="L820"><span class="lineNum">     820</span>              : </span>
<span id="L821"><span class="lineNum">     821</span>              : end // block: fa</span>
<span id="L822"><span class="lineNum">     822</span>              : </span>
<span id="L823"><span class="lineNum">     823</span>              : </span>
<span id="L824"><span class="lineNum">     824</span>              :    //-----------------------------------------------------------------------------</span>
<span id="L825"><span class="lineNum">     825</span>              :    // BHT</span>
<span id="L826"><span class="lineNum">     826</span>              :    // 2 bit Entry -&gt; direction, strength</span>
<span id="L827"><span class="lineNum">     827</span>              :    //</span>
<span id="L828"><span class="lineNum">     828</span>              :    //-----------------------------------------------------------------------------</span>
<span id="L829"><span class="lineNum">     829</span>              : </span>
<span id="L830"><span class="lineNum">     830</span>              : //   logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0][NUM_BHT_LOOP-1:0][1:0]      bht_bank_wr_data ;</span>
<span id="L831"><span class="lineNum">     831</span>              :    logic [1:0] [pt.BHT_ARRAY_DEPTH-1:0] [1:0]                bht_bank_rd_data_out ;</span>
<span id="L832"><span class="lineNum">     832</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0]                 bht_bank_clken ;</span></span>
<span id="L833"><span class="lineNum">     833</span> <span class="tlaUNC">           0 :    logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0]                 bht_bank_clk   ;</span></span>
<span id="L834"><span class="lineNum">     834</span>              : //   logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0][NUM_BHT_LOOP-1:0]           bht_bank_sel   ;</span>
<span id="L835"><span class="lineNum">     835</span>              : </span>
<span id="L836"><span class="lineNum">     836</span>              :    for ( i=0; i&lt;2; i++) begin : BANKS</span>
<span id="L837"><span class="lineNum">     837</span>              :      wire[pt.BHT_ARRAY_DEPTH-1:0] wr0, wr1;</span>
<span id="L838"><span class="lineNum">     838</span>              :      assign wr0 = pt.BHT_ARRAY_DEPTH'(bht_wr_en0[i] &lt;&lt; bht_wr_addr0);</span>
<span id="L839"><span class="lineNum">     839</span>              :      assign wr1 = pt.BHT_ARRAY_DEPTH'(bht_wr_en2[i] &lt;&lt; bht_wr_addr2);</span>
<span id="L840"><span class="lineNum">     840</span>              :      for (genvar k=0 ; k &lt; (pt.BHT_ARRAY_DEPTH)/NUM_BHT_LOOP ; k++) begin : BHT_CLK_GROUP</span>
<span id="L841"><span class="lineNum">     841</span>              :      assign bht_bank_clken[i][k]  = (bht_wr_en0[i] &amp; ((bht_wr_addr0[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) |  BHT_NO_ADDR_MATCH)) |</span>
<span id="L842"><span class="lineNum">     842</span>              :                                     (bht_wr_en2[i] &amp; ((bht_wr_addr2[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) |  BHT_NO_ADDR_MATCH));</span>
<span id="L843"><span class="lineNum">     843</span>              : `ifndef RV_FPGA_OPTIMIZE</span>
<span id="L844"><span class="lineNum">     844</span>              :      rvclkhdr bht_bank_grp_cgc ( .en(bht_bank_clken[i][k]), .l1clk(bht_bank_clk[i][k]), .* ); // ifndef RV_FPGA_OPTIMIZE</span>
<span id="L845"><span class="lineNum">     845</span>              : `endif</span>
<span id="L846"><span class="lineNum">     846</span>              : </span>
<span id="L847"><span class="lineNum">     847</span>              :      for (j=0 ; j&lt;NUM_BHT_LOOP ; j++) begin : BHT_FLOPS</span>
<span id="L848"><span class="lineNum">     848</span>              :      wire[1:0] wdata;</span>
<span id="L849"><span class="lineNum">     849</span>              :      wire  bank_sel = wr1[NUM_BHT_LOOP*k+j] | wr0[NUM_BHT_LOOP*k+j];</span>
<span id="L850"><span class="lineNum">     850</span>              : </span>
<span id="L851"><span class="lineNum">     851</span>              : //       assign   bht_bank_sel[i][k][j]    = (bht_wr_en0[i] &amp; (bht_wr_addr0[NUM_BHT_LOOP_INNER_HI :pt.BHT_ADDR_LO] == j) &amp; ((bht_wr_addr0[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) | BHT_NO_ADDR_MATCH)) |</span>
<span id="L852"><span class="lineNum">     852</span>              : //                                           (bht_wr_en2[i] &amp; (bht_wr_addr2[NUM_BHT_LOOP_INNER_HI :pt.BHT_ADDR_LO] == j) &amp; ((bht_wr_addr2[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) | BHT_NO_ADDR_MATCH)) ;</span>
<span id="L853"><span class="lineNum">     853</span>              : </span>
<span id="L854"><span class="lineNum">     854</span>              : //       assign bht_bank_wr_data[i][k][j]  = (bht_wr_en2[i] &amp; (bht_wr_addr2[NUM_BHT_LOOP_INNER_HI:pt.BHT_ADDR_LO] == j) &amp; ((bht_wr_addr2[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) | BHT_NO_ADDR_MATCH)) ? bht_wr_data2[1:0] :</span>
<span id="L855"><span class="lineNum">     855</span>              : //                                                                                                                      bht_wr_data0[1:0]   ;</span>
<span id="L856"><span class="lineNum">     856</span>              :        assign wdata  = wr1[NUM_BHT_LOOP*k+j] ? bht_wr_data2[1:0] :bht_wr_data0;</span>
<span id="L857"><span class="lineNum">     857</span>              : </span>
<span id="L858"><span class="lineNum">     858</span>              : </span>
<span id="L859"><span class="lineNum">     859</span>              : </span>
<span id="L860"><span class="lineNum">     860</span>              :           rvdffs_fpga #(2) bht_bank (.*,</span>
<span id="L861"><span class="lineNum">     861</span>              :                     .clk        (bht_bank_clk[i][k]),</span>
<span id="L862"><span class="lineNum">     862</span>              :                     .en         (bank_sel),</span>
<span id="L863"><span class="lineNum">     863</span>              :                     .rawclk     (clk),</span>
<span id="L864"><span class="lineNum">     864</span>              :                     .clken      (bank_sel),</span>
<span id="L865"><span class="lineNum">     865</span>              :                     .din        (wdata),</span>
<span id="L866"><span class="lineNum">     866</span>              :                     .dout       (bht_bank_rd_data_out[i][(16*k)+j]));</span>
<span id="L867"><span class="lineNum">     867</span>              : </span>
<span id="L868"><span class="lineNum">     868</span>              :       end // block: BHT_FLOPS</span>
<span id="L869"><span class="lineNum">     869</span>              :    end // block: BHT_CLK_GROUP</span>
<span id="L870"><span class="lineNum">     870</span>              :  end // block: BANKS</span>
<span id="L871"><span class="lineNum">     871</span>              : </span>
<span id="L872"><span class="lineNum">     872</span> <span class="tlaGNC tlaBgGNC">           2 :     always_comb begin : BHT_rd_mux</span></span>
<span id="L873"><span class="lineNum">     873</span> <span class="tlaGNC">           2 :      bht_bank0_rd_data_f[1:0] = '0 ;</span></span>
<span id="L874"><span class="lineNum">     874</span> <span class="tlaGNC">           2 :      bht_bank1_rd_data_f[1:0] = '0 ;</span></span>
<span id="L875"><span class="lineNum">     875</span> <span class="tlaGNC">           2 :      bht_bank0_rd_data_p1_f[1:0] = '0 ;</span></span>
<span id="L876"><span class="lineNum">     876</span> <span class="tlaGNC">           2 :      for (int j=0; j&lt; pt.BHT_ARRAY_DEPTH; j++) begin</span></span>
<span id="L877"><span class="lineNum">     877</span> <span class="tlaGNC">      118083 :        if (bht_rd_addr_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] == (pt.BHT_ADDR_HI-pt.BHT_ADDR_LO+1)'(j)) begin</span></span>
<span id="L878"><span class="lineNum">     878</span> <span class="tlaGNC">      118083 :          bht_bank0_rd_data_f[1:0] = bht_bank_rd_data_out[0][j];</span></span>
<span id="L879"><span class="lineNum">     879</span> <span class="tlaGNC">      118083 :          bht_bank1_rd_data_f[1:0] = bht_bank_rd_data_out[1][j];</span></span>
<span id="L880"><span class="lineNum">     880</span>              :        end</span>
<span id="L881"><span class="lineNum">     881</span> <span class="tlaGNC">      118083 :        if (bht_rd_addr_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] == (pt.BHT_ADDR_HI-pt.BHT_ADDR_LO+1)'(j)) begin</span></span>
<span id="L882"><span class="lineNum">     882</span> <span class="tlaGNC">      118083 :          bht_bank0_rd_data_p1_f[1:0] = bht_bank_rd_data_out[0][j];</span></span>
<span id="L883"><span class="lineNum">     883</span>              :        end</span>
<span id="L884"><span class="lineNum">     884</span>              :       end</span>
<span id="L885"><span class="lineNum">     885</span>              :     end // block: BHT_rd_mux</span>
<span id="L886"><span class="lineNum">     886</span>              : </span>
<span id="L887"><span class="lineNum">     887</span>              : </span>
<span id="L888"><span class="lineNum">     888</span> <span class="tlaGNC">           2 : function [1:0] countones;</span></span>
<span id="L889"><span class="lineNum">     889</span>              :       input [1:0] valid;</span>
<span id="L890"><span class="lineNum">     890</span>              : </span>
<span id="L891"><span class="lineNum">     891</span> <span class="tlaGNC">           2 :       begin</span></span>
<span id="L892"><span class="lineNum">     892</span>              : </span>
<span id="L893"><span class="lineNum">     893</span> <span class="tlaGNC">           2 : countones[1:0] = {1'b0, valid[1]} +</span></span>
<span id="L894"><span class="lineNum">     894</span> <span class="tlaGNC">           2 :                  {1'b0, valid[0]};</span></span>
<span id="L895"><span class="lineNum">     895</span>              :       end</span>
<span id="L896"><span class="lineNum">     896</span>              :    endfunction</span>
<span id="L897"><span class="lineNum">     897</span>              : endmodule // el2_ifu_bp_ctl</span>
<span id="L898"><span class="lineNum">     898</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
