<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3178' ll='3181' type='bool llvm::TargetLowering::isIndexingLegal(llvm::MachineInstr &amp; MI, llvm::Register Base, llvm::Register Offset, bool IsPre, llvm::MachineRegisterInfo &amp; MRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3175'>/// Returns true if the specified base+offset is a legal indexed addressing
  /// mode for this target. \p MI is the load or store instruction that is being
  /// considered for transformation.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='767' u='c' c='_ZN4llvm14CombinerHelper22findPostIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='833' u='c' c='_ZN4llvm14CombinerHelper21findPreIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
