// Seed: 1135158210
module module_0 ();
  tri id_2 = 1;
  id_3(
      .id_0(1), .id_1(1), .id_2(1), .id_3((id_2)), .id_4(1 - 1), .id_5(id_1[1'b0]), .id_6(id_1)
  );
  wire id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5
);
  integer id_7;
  wire id_8;
  wire id_9;
  assign id_5 = id_7;
  module_0 modCall_1 ();
endmodule
