# This is the QIP file for DSP Builder for Intel FPGAs system 'busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz'

set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/dsp_vad_VAD_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/dsp_vad_VAD_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/dsp_vad_VAD_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/dsp_vad_VAD_safe_path.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz.vhd
set_global_assignment -name VHDL_FILE ./rtl/dsp_vad/busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz.vhd
