--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Inp to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Seg<0>      |        10.141(R)|      SLOW  |         5.112(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<1>      |        10.266(R)|      SLOW  |         5.024(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<2>      |         9.932(R)|      SLOW  |         4.976(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<3>      |         9.724(R)|      SLOW  |         4.846(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<4>      |        10.029(R)|      SLOW  |         4.920(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<5>      |        10.246(R)|      SLOW  |         5.098(R)|      FAST  |Inp_IBUF          |   0.000|
Seg<6>      |        10.039(R)|      SLOW  |         5.281(R)|      FAST  |Inp_IBUF          |   0.000|
buzzer      |        10.103(R)|      SLOW  |         5.635(R)|      FAST  |Inp_IBUF          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock XLXN_127 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
XLXN_126    |         9.168(R)|      SLOW  |         5.138(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<0>     |         9.331(R)|      SLOW  |         4.856(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<1>     |         9.061(R)|      SLOW  |         4.644(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<2>     |         9.320(R)|      SLOW  |         4.869(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<3>     |         9.030(R)|      SLOW  |         4.746(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<4>     |         8.963(R)|      SLOW  |         4.651(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<5>     |         8.773(R)|      SLOW  |         4.672(R)|      FAST  |XLXN_127_IBUF     |   0.000|
seg0<6>     |         9.609(R)|      SLOW  |         5.086(R)|      FAST  |XLXN_127_IBUF     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Inp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Inp            |    1.851|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_127
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_127       |    2.051|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Inp            |Com1           |    6.009|
XLXN_127       |com0           |    5.702|
---------------+---------------+---------+


Analysis completed Tue Nov 23 15:48:19 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



