Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_top_tb_behav xil_defaultlib.processor_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.program_counter_inc
Compiling module xil_defaultlib.sgn_extend
Compiling module xil_defaultlib.sgn_extend(M=26)
Compiling module xil_defaultlib.reg_bank
Compiling module xil_defaultlib.not_n(N=32)
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_n(N=32)
Compiling module xil_defaultlib.full_subr
Compiling module xil_defaultlib.subr_n(N=32)
Compiling module xil_defaultlib.and_n(N=32)
Compiling module xil_defaultlib.or_n(N=32)
Compiling module xil_defaultlib.xor_n(N=32)
Compiling module xil_defaultlib.nor_n(N=32)
Compiling module xil_defaultlib.mux_2_1
Compiling module xil_defaultlib.shift_left(N=32)
Compiling module xil_defaultlib.shift_right_log(N=32)
Compiling module xil_defaultlib.shift_right_ar(N=32)
Compiling module xil_defaultlib.slt_n(N=32)
Compiling module xil_defaultlib.sgt_n(N=32)
Compiling module xil_defaultlib.lui_n(N=32)
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.hamming32_default
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.mux_16_1
Compiling module xil_defaultlib.alu_top_default
Compiling module xil_defaultlib.cond_branch
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.processor_top
Compiling module xil_defaultlib.processor_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_top_tb_behav
