
*** Running vivado
    with args -log PearsonHashing32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PearsonHashing32.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PearsonHashing32.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top PearsonHashing32 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11524 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 671.301 ; gain = 240.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PearsonHashing32' [C:/HwAssistedWhosWho/PearsonHashing32/PearsonHashing32.srcs/sources_1/new/PearsonHashing32.vhd:39]
INFO: [Synth 8-638] synthesizing module 'PearsonHashing128' [C:/HwAssistedWhosWho/PearsonHashing32/PearsonHashing32.srcs/sources_1/imports/new/PearsonHashing128.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashing128' (1#1) [C:/HwAssistedWhosWho/PearsonHashing32/PearsonHashing32.srcs/sources_1/imports/new/PearsonHashing128.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashing32' (2#1) [C:/HwAssistedWhosWho/PearsonHashing32/PearsonHashing32.srcs/sources_1/new/PearsonHashing32.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 744.336 ; gain = 313.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 744.336 ; gain = 313.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 744.336 ; gain = 313.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 744.336 ; gain = 313.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PearsonHashing128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+--------------------------+---------------+----------------+
|Module Name       | RTL Object               | Depth x Width | Implemented As | 
+------------------+--------------------------+---------------+----------------+
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing128 | STATIC_LUT[0]            | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing32  | hashBlock4/STATIC_LUT[0] | 256x8         | LUT            | 
+------------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |   232|
|2     |LUT3  |     5|
|3     |LUT4  |     9|
|4     |LUT5  |     4|
|5     |LUT6  |  2717|
|6     |MUXF7 |   147|
|7     |IBUF  |   128|
|8     |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    |  3274|
|2     |  hashBlock1 |PearsonHashing128   |   771|
|3     |  hashBlock2 |PearsonHashing128_0 |   782|
|4     |  hashBlock3 |PearsonHashing128_1 |   779|
|5     |  hashBlock4 |PearsonHashing128_2 |   782|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 966.531 ; gain = 535.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 968.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1026.188 ; gain = 602.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/HwAssistedWhosWho/PearsonHashing32/PearsonHashing32.runs/synth_1/PearsonHashing32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PearsonHashing32_utilization_synth.rpt -pb PearsonHashing32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 16:57:42 2020...
