--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xlinix\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 514 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.694ns.
--------------------------------------------------------------------------------
Slack:                  16.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X14Y30.D1      net (fanout=2)        1.215   M_counter_q[4]
    SLICE_X14Y30.D       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B1      net (fanout=2)        0.550   M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (1.368ns logic, 2.280ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd3 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd3 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.476   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd3
    SLICE_X12Y36.D6      net (fanout=10)       0.915   M_testState_q_FSM_FFd3
    SLICE_X12Y36.D       Tilo                  0.254   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In1
    SLICE_X12Y36.C4      net (fanout=1)        0.456   M_testState_q_FSM_FFd4-In1
    SLICE_X12Y36.C       Tilo                  0.255   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.C5      net (fanout=1)        0.936   M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.334ns logic, 2.307ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd1 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd1 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.430   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1
    SLICE_X12Y36.D3      net (fanout=10)       0.890   M_testState_q_FSM_FFd1
    SLICE_X12Y36.D       Tilo                  0.254   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In1
    SLICE_X12Y36.C4      net (fanout=1)        0.456   M_testState_q_FSM_FFd4-In1
    SLICE_X12Y36.C       Tilo                  0.255   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.C5      net (fanout=1)        0.936   M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.288ns logic, 2.282ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd2 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd2 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd2
    SLICE_X12Y36.D4      net (fanout=12)       0.851   M_testState_q_FSM_FFd2
    SLICE_X12Y36.D       Tilo                  0.254   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In1
    SLICE_X12Y36.C4      net (fanout=1)        0.456   M_testState_q_FSM_FFd4-In1
    SLICE_X12Y36.C       Tilo                  0.255   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.C5      net (fanout=1)        0.936   M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.288ns logic, 2.243ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X14Y30.D1      net (fanout=2)        1.215   M_counter_q[4]
    SLICE_X14Y30.D       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B1      net (fanout=2)        0.550   M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.C4      net (fanout=3)        0.384   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (1.344ns logic, 2.149ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  16.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X13Y34.D1      net (fanout=2)        0.747   M_counter_q[21]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (1.392ns logic, 2.068ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X13Y34.D2      net (fanout=2)        0.737   M_counter_q[23]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.392ns logic, 2.058ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X13Y32.A1      net (fanout=2)        0.755   M_counter_q[14]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>13
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B5      net (fanout=2)        0.682   M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.392ns logic, 1.952ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  16.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_12 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_12 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_12
    SLICE_X13Y32.A2      net (fanout=2)        0.751   M_counter_q[12]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>13
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B5      net (fanout=2)        0.682   M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.340ns (1.392ns logic, 1.948ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  16.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X13Y31.C1      net (fanout=2)        0.902   M_counter_q[8]
    SLICE_X13Y31.C       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>12
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X14Y30.B4      net (fanout=2)        0.545   M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.392ns logic, 1.962ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  16.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_testState_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_testState_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X14Y30.D1      net (fanout=2)        1.215   M_counter_q[4]
    SLICE_X14Y30.D       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B1      net (fanout=2)        0.550   M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.A5      net (fanout=3)        0.209   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd3-In
                                                       M_testState_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (1.344ns logic, 1.974ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X13Y34.D1      net (fanout=2)        0.747   M_counter_q[21]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.C4      net (fanout=3)        0.384   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.368ns logic, 1.937ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X13Y34.D2      net (fanout=2)        0.737   M_counter_q[23]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.C4      net (fanout=3)        0.384   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.368ns logic, 1.927ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  16.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_testState_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_testState_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X13Y31.C1      net (fanout=2)        0.902   M_counter_q[8]
    SLICE_X13Y31.C       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>12
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X13Y30.B2      net (fanout=2)        1.180   M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd2-In1
                                                       M_testState_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.157ns logic, 2.082ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd2 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd2 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd2
    SLICE_X12Y36.C1      net (fanout=12)       1.257   M_testState_q_FSM_FFd2
    SLICE_X12Y36.C       Tilo                  0.255   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.C5      net (fanout=1)        0.936   M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (1.034ns logic, 2.193ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  16.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.525   M_counter_q[26]
                                                       M_counter_q_24
    SLICE_X13Y34.D4      net (fanout=2)        0.484   M_counter_q[24]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (1.392ns logic, 1.805ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  16.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_14 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_14 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_14
    SLICE_X13Y32.A1      net (fanout=2)        0.755   M_counter_q[14]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>13
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B5      net (fanout=2)        0.682   M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.C4      net (fanout=3)        0.384   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.368ns logic, 1.821ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  16.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X13Y31.C1      net (fanout=2)        0.902   M_counter_q[8]
    SLICE_X13Y31.C       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>12
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X14Y30.B4      net (fanout=2)        0.545   M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.C4      net (fanout=3)        0.384   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.368ns logic, 1.831ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  16.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_12 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_12 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_12
    SLICE_X13Y32.A2      net (fanout=2)        0.751   M_counter_q[12]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>13
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B5      net (fanout=2)        0.682   M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.C4      net (fanout=3)        0.384   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.368ns logic, 1.817ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  16.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_5
    SLICE_X14Y30.D2      net (fanout=2)        0.761   M_counter_q[5]
    SLICE_X14Y30.D       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B1      net (fanout=2)        0.550   M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.368ns logic, 1.826ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  16.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_6 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_6 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_6
    SLICE_X13Y31.C2      net (fanout=2)        0.724   M_counter_q[6]
    SLICE_X13Y31.C       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>12
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X14Y30.B4      net (fanout=2)        0.545   M_counter_q[26]_GND_1_o_equal_7_o<26>12
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.392ns logic, 1.784ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  16.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_17 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_17 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_17
    SLICE_X13Y32.A3      net (fanout=2)        0.553   M_counter_q[17]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>13
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B5      net (fanout=2)        0.682   M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.392ns logic, 1.750ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  16.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_18 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_18 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.CQ      Tcko                  0.525   M_counter_q[19]
                                                       M_counter_q_18
    SLICE_X13Y34.D5      net (fanout=2)        0.428   M_counter_q[18]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (1.392ns logic, 1.749ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  16.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd4 (FF)
  Destination:          M_testState_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd4 to M_testState_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4
    SLICE_X12Y36.C3      net (fanout=11)       1.150   M_testState_q_FSM_FFd4
    SLICE_X12Y36.C       Tilo                  0.255   M_testState_q_FSM_FFd4-In1
                                                       M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.C5      net (fanout=1)        0.936   M_testState_q_FSM_FFd4-In2
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd4-In4
                                                       M_testState_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (1.080ns logic, 2.086ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_21 (FF)
  Destination:          M_testState_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_21 to M_testState_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_21
    SLICE_X13Y34.D1      net (fanout=2)        0.747   M_counter_q[21]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.A5      net (fanout=3)        0.209   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd3-In
                                                       M_testState_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.368ns logic, 1.762ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  16.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_23 (FF)
  Destination:          M_testState_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_23 to M_testState_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.DQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_23
    SLICE_X13Y34.D2      net (fanout=2)        0.737   M_counter_q[23]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X14Y30.A5      net (fanout=3)        0.209   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X14Y30.CLK     Tas                   0.349   M_testState_q_FSM_FFd4
                                                       M_testState_q_FSM_FFd3-In
                                                       M_testState_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.368ns logic, 1.752ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  16.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_20 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.115ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_20 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.525   M_counter_q[23]
                                                       M_counter_q_20
    SLICE_X13Y34.D3      net (fanout=2)        0.402   M_counter_q[20]
    SLICE_X13Y34.D       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>14
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B6      net (fanout=2)        0.806   M_counter_q[26]_GND_1_o_equal_7_o<26>14
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.392ns logic, 1.723ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  16.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_15 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_15 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   M_counter_q[15]
                                                       M_counter_q_15
    SLICE_X13Y32.A4      net (fanout=2)        0.507   M_counter_q[15]
    SLICE_X13Y32.A       Tilo                  0.259   M_counter_q[26]_GND_1_o_equal_7_o<26>13
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B5      net (fanout=2)        0.682   M_counter_q[26]_GND_1_o_equal_7_o<26>13
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.392ns logic, 1.704ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  16.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_testState_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_testState_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X14Y30.D5      net (fanout=2)        0.649   M_counter_q[0]
    SLICE_X14Y30.D       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B1      net (fanout=2)        0.550   M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X14Y30.B       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>15
    SLICE_X13Y30.A4      net (fanout=3)        0.515   M_counter_q[26]_GND_1_o_equal_7_o<26>1
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd1-In3
                                                       M_testState_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (1.368ns logic, 1.714ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  16.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_testState_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_testState_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X14Y30.D1      net (fanout=2)        1.215   M_counter_q[4]
    SLICE_X14Y30.D       Tilo                  0.235   M_testState_q_FSM_FFd4
                                                       M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X13Y30.B1      net (fanout=2)        0.731   M_counter_q[26]_GND_1_o_equal_7_o<26>11
    SLICE_X13Y30.CLK     Tas                   0.373   M_testState_q_FSM_FFd2
                                                       M_testState_q_FSM_FFd2-In1
                                                       M_testState_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (1.133ns logic, 1.946ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[26]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[26]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[26]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y18.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.694|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 514 paths, 0 nets, and 121 connections

Design statistics:
   Minimum period:   3.694ns{1}   (Maximum frequency: 270.709MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 09 04:01:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



