<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2024pt" height="684pt"
 viewBox="0.00 0.00 2024.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 2020,-680 2020,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1996,-8 1996,-8 2002,-8 2008,-14 2008,-20 2008,-20 2008,-656 2008,-656 2008,-662 2002,-668 1996,-668 1996,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1008" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1008" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram system.mem_ctrls4.dram system.mem_ctrls5.dram system.mem_ctrls6.dram system.mem_ctrls7.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1988,-16 1988,-16 1994,-16 2000,-22 2000,-28 2000,-28 2000,-610 2000,-610 2000,-616 1994,-622 1988,-622 1988,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1008" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1008" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1114,-24C1114,-24 1980,-24 1980,-24 1986,-24 1992,-30 1992,-36 1992,-36 1992,-380 1992,-380 1992,-386 1986,-392 1980,-392 1980,-392 1114,-392 1114,-392 1108,-392 1102,-386 1102,-380 1102,-380 1102,-36 1102,-36 1102,-30 1108,-24 1114,-24"/>
<text text-anchor="middle" x="1547" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="1547" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1638,-147C1638,-147 1972,-147 1972,-147 1978,-147 1984,-153 1984,-159 1984,-159 1984,-334 1984,-334 1984,-340 1978,-346 1972,-346 1972,-346 1638,-346 1638,-346 1632,-346 1626,-340 1626,-334 1626,-334 1626,-159 1626,-159 1626,-153 1632,-147 1638,-147"/>
<text text-anchor="middle" x="1805" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1805" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1646,-155C1646,-155 1789,-155 1789,-155 1795,-155 1801,-161 1801,-167 1801,-167 1801,-288 1801,-288 1801,-294 1795,-300 1789,-300 1789,-300 1646,-300 1646,-300 1640,-300 1634,-294 1634,-288 1634,-288 1634,-167 1634,-167 1634,-161 1640,-155 1646,-155"/>
<text text-anchor="middle" x="1717.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1717.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1654,-163C1654,-163 1781,-163 1781,-163 1787,-163 1793,-169 1793,-175 1793,-175 1793,-242 1793,-242 1793,-248 1787,-254 1781,-254 1781,-254 1654,-254 1654,-254 1648,-254 1642,-248 1642,-242 1642,-242 1642,-175 1642,-175 1642,-169 1648,-163 1654,-163"/>
<text text-anchor="middle" x="1717.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1717.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1821,-155C1821,-155 1964,-155 1964,-155 1970,-155 1976,-161 1976,-167 1976,-167 1976,-288 1976,-288 1976,-294 1970,-300 1964,-300 1964,-300 1821,-300 1821,-300 1815,-300 1809,-294 1809,-288 1809,-288 1809,-167 1809,-167 1809,-161 1815,-155 1821,-155"/>
<text text-anchor="middle" x="1892.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1892.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1829,-163C1829,-163 1956,-163 1956,-163 1962,-163 1968,-169 1968,-175 1968,-175 1968,-242 1968,-242 1968,-248 1962,-254 1956,-254 1956,-254 1829,-254 1829,-254 1823,-254 1817,-248 1817,-242 1817,-242 1817,-175 1817,-175 1817,-169 1823,-163 1829,-163"/>
<text text-anchor="middle" x="1892.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1892.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1316,-32C1316,-32 1478,-32 1478,-32 1484,-32 1490,-38 1490,-44 1490,-44 1490,-111 1490,-111 1490,-117 1484,-123 1478,-123 1478,-123 1316,-123 1316,-123 1310,-123 1304,-117 1304,-111 1304,-111 1304,-44 1304,-44 1304,-38 1310,-32 1316,-32"/>
<text text-anchor="middle" x="1397" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1397" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1122,-32C1122,-32 1284,-32 1284,-32 1290,-32 1296,-38 1296,-44 1296,-44 1296,-111 1296,-111 1296,-117 1290,-123 1284,-123 1284,-123 1122,-123 1122,-123 1116,-123 1110,-117 1110,-111 1110,-111 1110,-44 1110,-44 1110,-38 1116,-32 1122,-32"/>
<text text-anchor="middle" x="1203" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1203" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1519,-32C1519,-32 1681,-32 1681,-32 1687,-32 1693,-38 1693,-44 1693,-44 1693,-111 1693,-111 1693,-117 1687,-123 1681,-123 1681,-123 1519,-123 1519,-123 1513,-123 1507,-117 1507,-111 1507,-111 1507,-44 1507,-44 1507,-38 1513,-32 1519,-32"/>
<text text-anchor="middle" x="1600" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1600" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1717,-32C1717,-32 1879,-32 1879,-32 1885,-32 1891,-38 1891,-44 1891,-44 1891,-111 1891,-111 1891,-117 1885,-123 1879,-123 1879,-123 1717,-123 1717,-123 1711,-123 1705,-117 1705,-111 1705,-111 1705,-44 1705,-44 1705,-38 1711,-32 1717,-32"/>
<text text-anchor="middle" x="1798" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1798" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1328,-163C1328,-163 1606,-163 1606,-163 1612,-163 1618,-169 1618,-175 1618,-175 1618,-242 1618,-242 1618,-248 1612,-254 1606,-254 1606,-254 1328,-254 1328,-254 1322,-254 1316,-248 1316,-242 1316,-242 1316,-175 1316,-175 1316,-169 1322,-163 1328,-163"/>
<text text-anchor="middle" x="1467" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1467" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust107"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M349,-400C349,-400 585,-400 585,-400 591,-400 597,-406 597,-412 597,-412 597,-479 597,-479 597,-485 591,-491 585,-491 585,-491 349,-491 349,-491 343,-491 337,-485 337,-479 337,-479 337,-412 337,-412 337,-406 343,-400 349,-400"/>
<text text-anchor="middle" x="467" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="467" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust110"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M403,-32C403,-32 565,-32 565,-32 571,-32 577,-38 577,-44 577,-44 577,-111 577,-111 577,-117 571,-123 565,-123 565,-123 403,-123 403,-123 397,-123 391,-117 391,-111 391,-111 391,-44 391,-44 391,-38 397,-32 403,-32"/>
<text text-anchor="middle" x="484" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="484" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M846,-163C846,-163 1082,-163 1082,-163 1088,-163 1094,-169 1094,-175 1094,-175 1094,-242 1094,-242 1094,-248 1088,-254 1082,-254 1082,-254 846,-254 846,-254 840,-254 834,-248 834,-242 834,-242 834,-175 834,-175 834,-169 840,-163 846,-163"/>
<text text-anchor="middle" x="964" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="964" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M46,-163C46,-163 114,-163 114,-163 120,-163 126,-169 126,-175 126,-175 126,-242 126,-242 126,-248 120,-254 114,-254 114,-254 46,-254 46,-254 40,-254 34,-248 34,-242 34,-242 34,-175 34,-175 34,-169 40,-163 46,-163"/>
<text text-anchor="middle" x="80" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="80" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust123"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M146,-163C146,-163 214,-163 214,-163 220,-163 226,-169 226,-175 226,-175 226,-242 226,-242 226,-248 220,-254 214,-254 214,-254 146,-254 146,-254 140,-254 134,-248 134,-242 134,-242 134,-175 134,-175 134,-169 140,-163 146,-163"/>
<text text-anchor="middle" x="180" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="180" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust127"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M246,-163C246,-163 314,-163 314,-163 320,-163 326,-169 326,-175 326,-175 326,-242 326,-242 326,-248 320,-254 314,-254 314,-254 246,-254 246,-254 240,-254 234,-248 234,-242 234,-242 234,-175 234,-175 234,-169 240,-163 246,-163"/>
<text text-anchor="middle" x="280" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="280" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust131"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M346,-163C346,-163 414,-163 414,-163 420,-163 426,-169 426,-175 426,-175 426,-242 426,-242 426,-248 420,-254 414,-254 414,-254 346,-254 346,-254 340,-254 334,-248 334,-242 334,-242 334,-175 334,-175 334,-169 340,-163 346,-163"/>
<text text-anchor="middle" x="380" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="380" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_mem_ctrls4</title>
<g id="a_clust135"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls4.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls4.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M446,-163C446,-163 514,-163 514,-163 520,-163 526,-169 526,-175 526,-175 526,-242 526,-242 526,-248 520,-254 514,-254 514,-254 446,-254 446,-254 440,-254 434,-248 434,-242 434,-242 434,-175 434,-175 434,-169 440,-163 446,-163"/>
<text text-anchor="middle" x="480" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls4 </text>
<text text-anchor="middle" x="480" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust139" class="cluster">
<title>cluster_system_mem_ctrls5</title>
<g id="a_clust139"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls5.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls5.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M546,-163C546,-163 614,-163 614,-163 620,-163 626,-169 626,-175 626,-175 626,-242 626,-242 626,-248 620,-254 614,-254 614,-254 546,-254 546,-254 540,-254 534,-248 534,-242 534,-242 534,-175 534,-175 534,-169 540,-163 546,-163"/>
<text text-anchor="middle" x="580" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls5 </text>
<text text-anchor="middle" x="580" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust143" class="cluster">
<title>cluster_system_mem_ctrls6</title>
<g id="a_clust143"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls6.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls6.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M646,-163C646,-163 714,-163 714,-163 720,-163 726,-169 726,-175 726,-175 726,-242 726,-242 726,-248 720,-254 714,-254 714,-254 646,-254 646,-254 640,-254 634,-248 634,-242 634,-242 634,-175 634,-175 634,-169 640,-163 646,-163"/>
<text text-anchor="middle" x="680" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls6 </text>
<text text-anchor="middle" x="680" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust147" class="cluster">
<title>cluster_system_mem_ctrls7</title>
<g id="a_clust147"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls7.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls7.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M746,-163C746,-163 814,-163 814,-163 820,-163 826,-169 826,-175 826,-175 826,-242 826,-242 826,-248 820,-254 814,-254 814,-254 746,-254 746,-254 740,-254 734,-248 734,-242 734,-242 734,-175 734,-175 734,-169 740,-163 746,-163"/>
<text text-anchor="middle" x="780" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls7 </text>
<text text-anchor="middle" x="780" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M365.5,-539.5C365.5,-539.5 432.5,-539.5 432.5,-539.5 438.5,-539.5 444.5,-545.5 444.5,-551.5 444.5,-551.5 444.5,-563.5 444.5,-563.5 444.5,-569.5 438.5,-575.5 432.5,-575.5 432.5,-575.5 365.5,-575.5 365.5,-575.5 359.5,-575.5 353.5,-569.5 353.5,-563.5 353.5,-563.5 353.5,-551.5 353.5,-551.5 353.5,-545.5 359.5,-539.5 365.5,-539.5"/>
<text text-anchor="middle" x="399" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node17" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M357,-408.5C357,-408.5 441,-408.5 441,-408.5 447,-408.5 453,-414.5 453,-420.5 453,-420.5 453,-432.5 453,-432.5 453,-438.5 447,-444.5 441,-444.5 441,-444.5 357,-444.5 357,-444.5 351,-444.5 345,-438.5 345,-432.5 345,-432.5 345,-420.5 345,-420.5 345,-414.5 351,-408.5 357,-408.5"/>
<text text-anchor="middle" x="399" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M399,-539.37C399,-517.78 399,-480.41 399,-454.85"/>
<polygon fill="black" stroke="black" points="402.5,-454.7 399,-444.7 395.5,-454.7 402.5,-454.7"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1232,-171.5C1232,-171.5 1294,-171.5 1294,-171.5 1300,-171.5 1306,-177.5 1306,-183.5 1306,-183.5 1306,-195.5 1306,-195.5 1306,-201.5 1300,-207.5 1294,-207.5 1294,-207.5 1232,-207.5 1232,-207.5 1226,-207.5 1220,-201.5 1220,-195.5 1220,-195.5 1220,-183.5 1220,-183.5 1220,-177.5 1226,-171.5 1232,-171.5"/>
<text text-anchor="middle" x="1263" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1422.5,-40.5C1422.5,-40.5 1469.5,-40.5 1469.5,-40.5 1475.5,-40.5 1481.5,-46.5 1481.5,-52.5 1481.5,-52.5 1481.5,-64.5 1481.5,-64.5 1481.5,-70.5 1475.5,-76.5 1469.5,-76.5 1469.5,-76.5 1422.5,-76.5 1422.5,-76.5 1416.5,-76.5 1410.5,-70.5 1410.5,-64.5 1410.5,-64.5 1410.5,-52.5 1410.5,-52.5 1410.5,-46.5 1416.5,-40.5 1422.5,-40.5"/>
<text text-anchor="middle" x="1446" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1279.32,-171.48C1288.26,-163.04 1299.96,-153.32 1312,-147 1348.28,-127.97 1367.39,-146.43 1401,-123 1414.56,-113.55 1425.43,-98.63 1433.09,-85.63"/>
<polygon fill="black" stroke="black" points="1436.31,-87.05 1438.1,-76.61 1430.19,-83.66 1436.31,-87.05"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1122.5,-171.5C1122.5,-171.5 1189.5,-171.5 1189.5,-171.5 1195.5,-171.5 1201.5,-177.5 1201.5,-183.5 1201.5,-183.5 1201.5,-195.5 1201.5,-195.5 1201.5,-201.5 1195.5,-207.5 1189.5,-207.5 1189.5,-207.5 1122.5,-207.5 1122.5,-207.5 1116.5,-207.5 1110.5,-201.5 1110.5,-195.5 1110.5,-195.5 1110.5,-183.5 1110.5,-183.5 1110.5,-177.5 1116.5,-171.5 1122.5,-171.5"/>
<text text-anchor="middle" x="1156" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1228.5,-40.5C1228.5,-40.5 1275.5,-40.5 1275.5,-40.5 1281.5,-40.5 1287.5,-46.5 1287.5,-52.5 1287.5,-52.5 1287.5,-64.5 1287.5,-64.5 1287.5,-70.5 1281.5,-76.5 1275.5,-76.5 1275.5,-76.5 1228.5,-76.5 1228.5,-76.5 1222.5,-76.5 1216.5,-70.5 1216.5,-64.5 1216.5,-64.5 1216.5,-52.5 1216.5,-52.5 1216.5,-46.5 1222.5,-40.5 1228.5,-40.5"/>
<text text-anchor="middle" x="1252" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1169.64,-171.42C1180.03,-158.3 1194.62,-139.66 1207,-123 1216.18,-110.64 1226.11,-96.7 1234.29,-85.04"/>
<polygon fill="black" stroke="black" points="1237.31,-86.83 1240.17,-76.63 1231.58,-82.82 1237.31,-86.83"/>
</g>
<!-- system_cpu_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1662,-171.5C1662,-171.5 1692,-171.5 1692,-171.5 1698,-171.5 1704,-177.5 1704,-183.5 1704,-183.5 1704,-195.5 1704,-195.5 1704,-201.5 1698,-207.5 1692,-207.5 1692,-207.5 1662,-207.5 1662,-207.5 1656,-207.5 1650,-201.5 1650,-195.5 1650,-195.5 1650,-183.5 1650,-183.5 1650,-177.5 1656,-171.5 1662,-171.5"/>
<text text-anchor="middle" x="1677" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1625.5,-40.5C1625.5,-40.5 1672.5,-40.5 1672.5,-40.5 1678.5,-40.5 1684.5,-46.5 1684.5,-52.5 1684.5,-52.5 1684.5,-64.5 1684.5,-64.5 1684.5,-70.5 1678.5,-76.5 1672.5,-76.5 1672.5,-76.5 1625.5,-76.5 1625.5,-76.5 1619.5,-76.5 1613.5,-70.5 1613.5,-64.5 1613.5,-64.5 1613.5,-52.5 1613.5,-52.5 1613.5,-46.5 1619.5,-40.5 1625.5,-40.5"/>
<text text-anchor="middle" x="1649" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu_mmu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1673.28,-171.37C1668.57,-149.68 1660.41,-112.08 1654.86,-86.51"/>
<polygon fill="black" stroke="black" points="1658.28,-85.73 1652.73,-76.7 1651.43,-87.22 1658.28,-85.73"/>
</g>
<!-- system_cpu_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1837,-171.5C1837,-171.5 1867,-171.5 1867,-171.5 1873,-171.5 1879,-177.5 1879,-183.5 1879,-183.5 1879,-195.5 1879,-195.5 1879,-201.5 1873,-207.5 1867,-207.5 1867,-207.5 1837,-207.5 1837,-207.5 1831,-207.5 1825,-201.5 1825,-195.5 1825,-195.5 1825,-183.5 1825,-183.5 1825,-177.5 1831,-171.5 1837,-171.5"/>
<text text-anchor="middle" x="1852" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1823.5,-40.5C1823.5,-40.5 1870.5,-40.5 1870.5,-40.5 1876.5,-40.5 1882.5,-46.5 1882.5,-52.5 1882.5,-52.5 1882.5,-64.5 1882.5,-64.5 1882.5,-70.5 1876.5,-76.5 1870.5,-76.5 1870.5,-76.5 1823.5,-76.5 1823.5,-76.5 1817.5,-76.5 1811.5,-70.5 1811.5,-64.5 1811.5,-64.5 1811.5,-52.5 1811.5,-52.5 1811.5,-46.5 1817.5,-40.5 1823.5,-40.5"/>
<text text-anchor="middle" x="1847" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu_mmu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1851.34,-171.37C1850.5,-149.78 1849.05,-112.41 1848.06,-86.85"/>
<polygon fill="black" stroke="black" points="1851.55,-86.56 1847.67,-76.7 1844.56,-86.83 1851.55,-86.56"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1324,-40.5C1324,-40.5 1380,-40.5 1380,-40.5 1386,-40.5 1392,-46.5 1392,-52.5 1392,-52.5 1392,-64.5 1392,-64.5 1392,-70.5 1386,-76.5 1380,-76.5 1380,-76.5 1324,-76.5 1324,-76.5 1318,-76.5 1312,-70.5 1312,-64.5 1312,-64.5 1312,-52.5 1312,-52.5 1312,-46.5 1318,-40.5 1324,-40.5"/>
<text text-anchor="middle" x="1352" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1130,-40.5C1130,-40.5 1186,-40.5 1186,-40.5 1192,-40.5 1198,-46.5 1198,-52.5 1198,-52.5 1198,-64.5 1198,-64.5 1198,-70.5 1192,-76.5 1186,-76.5 1186,-76.5 1130,-76.5 1130,-76.5 1124,-76.5 1118,-70.5 1118,-64.5 1118,-64.5 1118,-52.5 1118,-52.5 1118,-46.5 1124,-40.5 1130,-40.5"/>
<text text-anchor="middle" x="1158" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1527,-40.5C1527,-40.5 1583,-40.5 1583,-40.5 1589,-40.5 1595,-46.5 1595,-52.5 1595,-52.5 1595,-64.5 1595,-64.5 1595,-70.5 1589,-76.5 1583,-76.5 1583,-76.5 1527,-76.5 1527,-76.5 1521,-76.5 1515,-70.5 1515,-64.5 1515,-64.5 1515,-52.5 1515,-52.5 1515,-46.5 1521,-40.5 1527,-40.5"/>
<text text-anchor="middle" x="1555" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1725,-40.5C1725,-40.5 1781,-40.5 1781,-40.5 1787,-40.5 1793,-46.5 1793,-52.5 1793,-52.5 1793,-64.5 1793,-64.5 1793,-70.5 1787,-76.5 1781,-76.5 1781,-76.5 1725,-76.5 1725,-76.5 1719,-76.5 1713,-70.5 1713,-64.5 1713,-64.5 1713,-52.5 1713,-52.5 1713,-46.5 1719,-40.5 1725,-40.5"/>
<text text-anchor="middle" x="1753" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1336.5,-171.5C1336.5,-171.5 1407.5,-171.5 1407.5,-171.5 1413.5,-171.5 1419.5,-177.5 1419.5,-183.5 1419.5,-183.5 1419.5,-195.5 1419.5,-195.5 1419.5,-201.5 1413.5,-207.5 1407.5,-207.5 1407.5,-207.5 1336.5,-207.5 1336.5,-207.5 1330.5,-207.5 1324.5,-201.5 1324.5,-195.5 1324.5,-195.5 1324.5,-183.5 1324.5,-183.5 1324.5,-177.5 1330.5,-171.5 1336.5,-171.5"/>
<text text-anchor="middle" x="1372" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1522.5,-171.5C1522.5,-171.5 1597.5,-171.5 1597.5,-171.5 1603.5,-171.5 1609.5,-177.5 1609.5,-183.5 1609.5,-183.5 1609.5,-195.5 1609.5,-195.5 1609.5,-201.5 1603.5,-207.5 1597.5,-207.5 1597.5,-207.5 1522.5,-207.5 1522.5,-207.5 1516.5,-207.5 1510.5,-201.5 1510.5,-195.5 1510.5,-195.5 1510.5,-183.5 1510.5,-183.5 1510.5,-177.5 1516.5,-171.5 1522.5,-171.5"/>
<text text-anchor="middle" x="1560" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1450,-171.5C1450,-171.5 1480,-171.5 1480,-171.5 1486,-171.5 1492,-177.5 1492,-183.5 1492,-183.5 1492,-195.5 1492,-195.5 1492,-201.5 1486,-207.5 1480,-207.5 1480,-207.5 1450,-207.5 1450,-207.5 1444,-207.5 1438,-201.5 1438,-195.5 1438,-195.5 1438,-183.5 1438,-183.5 1438,-177.5 1444,-171.5 1450,-171.5"/>
<text text-anchor="middle" x="1465" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor -->
<g id="edge7" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M444.28,-404.85C450.14,-402.87 456.14,-401.17 462,-400 485.4,-395.33 1302.24,-406.75 1321,-392 1378.31,-346.96 1376.93,-247.54 1373.8,-207.6"/>
<polygon fill="black" stroke="black" points="442.78,-401.67 434.59,-408.4 445.19,-408.25 442.78,-401.67"/>
</g>
<!-- system_l2_mem_side -->
<g id="node20" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M411,-40.5C411,-40.5 467,-40.5 467,-40.5 473,-40.5 479,-46.5 479,-52.5 479,-52.5 479,-64.5 479,-64.5 479,-70.5 473,-76.5 467,-76.5 467,-76.5 411,-76.5 411,-76.5 405,-76.5 399,-70.5 399,-64.5 399,-64.5 399,-52.5 399,-52.5 399,-46.5 405,-40.5 411,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M334.85,-424.28C234.59,-421.71 50.1,-414.01 30,-392 -6.72,-351.8 -4.24,-189.33 30,-147 76.23,-89.83 305.24,-68.36 398.93,-61.88"/>
<polygon fill="black" stroke="black" points="334.78,-427.78 344.87,-424.53 334.96,-420.79 334.78,-427.78"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node18" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M483,-408.5C483,-408.5 577,-408.5 577,-408.5 583,-408.5 589,-414.5 589,-420.5 589,-420.5 589,-432.5 589,-432.5 589,-438.5 583,-444.5 577,-444.5 577,-444.5 483,-444.5 483,-444.5 477,-444.5 471,-438.5 471,-432.5 471,-432.5 471,-420.5 471,-420.5 471,-414.5 477,-408.5 483,-408.5"/>
<text text-anchor="middle" x="530" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M589.29,-425.35C794.63,-424.6 1464.92,-420.01 1501,-392 1554.73,-350.28 1561.48,-262.31 1561.19,-217.69"/>
<polygon fill="black" stroke="black" points="1564.69,-217.52 1561,-207.59 1557.69,-217.65 1564.69,-217.52"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu_interrupts_pio</title>
<path fill="none" stroke="black" d="M589.01,-425.32C784.04,-424.46 1397.3,-419.56 1429,-392 1478.92,-348.6 1475.28,-261.77 1469.57,-217.62"/>
<polygon fill="black" stroke="black" points="1473.02,-217.03 1468.15,-207.62 1466.09,-218.01 1473.02,-217.03"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node23" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M76,-171.5C76,-171.5 106,-171.5 106,-171.5 112,-171.5 118,-177.5 118,-183.5 118,-183.5 118,-195.5 118,-195.5 118,-201.5 112,-207.5 106,-207.5 106,-207.5 76,-207.5 76,-207.5 70,-207.5 64,-201.5 64,-195.5 64,-195.5 64,-183.5 64,-183.5 64,-177.5 70,-171.5 76,-171.5"/>
<text text-anchor="middle" x="91" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge10" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M491.09,-408.37C481.74,-404.97 471.65,-401.87 462,-400 443.89,-396.49 144.09,-403.91 130,-392 79.35,-349.18 81.74,-262.09 86.81,-217.75"/>
<polygon fill="black" stroke="black" points="90.3,-218.07 88.1,-207.71 83.36,-217.18 90.3,-218.07"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node24" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M176,-171.5C176,-171.5 206,-171.5 206,-171.5 212,-171.5 218,-177.5 218,-183.5 218,-183.5 218,-195.5 218,-195.5 218,-201.5 212,-207.5 206,-207.5 206,-207.5 176,-207.5 176,-207.5 170,-207.5 164,-201.5 164,-195.5 164,-195.5 164,-183.5 164,-183.5 164,-177.5 170,-171.5 176,-171.5"/>
<text text-anchor="middle" x="191" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M491.08,-408.45C481.73,-405.04 471.65,-401.92 462,-400 449.35,-397.48 239.81,-400.38 230,-392 179.57,-348.91 181.86,-261.94 186.86,-217.69"/>
<polygon fill="black" stroke="black" points="190.35,-218.03 188.13,-207.67 183.4,-217.15 190.35,-218.03"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node25" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M276,-171.5C276,-171.5 306,-171.5 306,-171.5 312,-171.5 318,-177.5 318,-183.5 318,-183.5 318,-195.5 318,-195.5 318,-201.5 312,-207.5 306,-207.5 306,-207.5 276,-207.5 276,-207.5 270,-207.5 264,-201.5 264,-195.5 264,-195.5 264,-183.5 264,-183.5 264,-177.5 270,-171.5 276,-171.5"/>
<text text-anchor="middle" x="291" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge12" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="black" d="M490.68,-408.5C481.43,-405.13 471.5,-402.02 462,-400 447.63,-396.94 341.05,-401.69 330,-392 280.14,-348.26 282.17,-261.59 286.99,-217.55"/>
<polygon fill="black" stroke="black" points="290.47,-217.92 288.21,-207.57 283.52,-217.07 290.47,-217.92"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node26" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M376,-171.5C376,-171.5 406,-171.5 406,-171.5 412,-171.5 418,-177.5 418,-183.5 418,-183.5 418,-195.5 418,-195.5 418,-201.5 412,-207.5 406,-207.5 406,-207.5 376,-207.5 376,-207.5 370,-207.5 364,-201.5 364,-195.5 364,-195.5 364,-183.5 364,-183.5 364,-177.5 370,-171.5 376,-171.5"/>
<text text-anchor="middle" x="391" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="black" d="M486.72,-408.43C478.57,-405.46 470.07,-402.51 462,-400 448,-395.64 440.08,-402.64 430,-392 384.81,-344.31 384.48,-260.8 387.84,-217.8"/>
<polygon fill="black" stroke="black" points="391.33,-218.06 388.75,-207.78 384.36,-217.43 391.33,-218.06"/>
</g>
<!-- system_mem_ctrls4_port -->
<g id="node27" class="node">
<title>system_mem_ctrls4_port</title>
<path fill="#94918b" stroke="#000000" d="M476,-171.5C476,-171.5 506,-171.5 506,-171.5 512,-171.5 518,-177.5 518,-183.5 518,-183.5 518,-195.5 518,-195.5 518,-201.5 512,-207.5 506,-207.5 506,-207.5 476,-207.5 476,-207.5 470,-207.5 464,-201.5 464,-195.5 464,-195.5 464,-183.5 464,-183.5 464,-177.5 470,-171.5 476,-171.5"/>
<text text-anchor="middle" x="491" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls4_port -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls4_port</title>
<path fill="none" stroke="black" d="M527.13,-408.22C520.43,-367.82 503.68,-266.9 495.56,-217.97"/>
<polygon fill="black" stroke="black" points="498.96,-217.1 493.87,-207.81 492.06,-218.24 498.96,-217.1"/>
</g>
<!-- system_mem_ctrls5_port -->
<g id="node28" class="node">
<title>system_mem_ctrls5_port</title>
<path fill="#94918b" stroke="#000000" d="M554,-171.5C554,-171.5 584,-171.5 584,-171.5 590,-171.5 596,-177.5 596,-183.5 596,-183.5 596,-195.5 596,-195.5 596,-201.5 590,-207.5 584,-207.5 584,-207.5 554,-207.5 554,-207.5 548,-207.5 542,-201.5 542,-195.5 542,-195.5 542,-183.5 542,-183.5 542,-177.5 548,-171.5 554,-171.5"/>
<text text-anchor="middle" x="569" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls5_port -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls5_port</title>
<path fill="none" stroke="black" d="M532.87,-408.22C539.57,-367.82 556.32,-266.9 564.44,-217.97"/>
<polygon fill="black" stroke="black" points="567.94,-218.24 566.13,-207.81 561.04,-217.1 567.94,-218.24"/>
</g>
<!-- system_mem_ctrls6_port -->
<g id="node29" class="node">
<title>system_mem_ctrls6_port</title>
<path fill="#94918b" stroke="#000000" d="M654,-171.5C654,-171.5 684,-171.5 684,-171.5 690,-171.5 696,-177.5 696,-183.5 696,-183.5 696,-195.5 696,-195.5 696,-201.5 690,-207.5 684,-207.5 684,-207.5 654,-207.5 654,-207.5 648,-207.5 642,-201.5 642,-195.5 642,-195.5 642,-183.5 642,-183.5 642,-177.5 648,-171.5 654,-171.5"/>
<text text-anchor="middle" x="669" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls6_port -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls6_port</title>
<path fill="none" stroke="black" d="M589.22,-416.73C604.42,-411.78 619.44,-404.05 630,-392 673.2,-342.69 674.45,-260.18 671.73,-217.66"/>
<polygon fill="black" stroke="black" points="675.21,-217.22 670.96,-207.51 668.23,-217.75 675.21,-217.22"/>
</g>
<!-- system_mem_ctrls7_port -->
<g id="node30" class="node">
<title>system_mem_ctrls7_port</title>
<path fill="#94918b" stroke="#000000" d="M754,-171.5C754,-171.5 784,-171.5 784,-171.5 790,-171.5 796,-177.5 796,-183.5 796,-183.5 796,-195.5 796,-195.5 796,-201.5 790,-207.5 784,-207.5 784,-207.5 754,-207.5 754,-207.5 748,-207.5 742,-201.5 742,-195.5 742,-195.5 742,-183.5 742,-183.5 742,-177.5 748,-171.5 754,-171.5"/>
<text text-anchor="middle" x="769" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls7_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls7_port</title>
<path fill="none" stroke="black" d="M589.21,-422.9C640.82,-419.36 710.4,-411.11 730,-392 777.15,-346.02 776.55,-261.39 772.57,-217.9"/>
<polygon fill="black" stroke="black" points="776.03,-217.36 771.51,-207.77 769.07,-218.08 776.03,-217.36"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node19" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M509.5,-40.5C509.5,-40.5 556.5,-40.5 556.5,-40.5 562.5,-40.5 568.5,-46.5 568.5,-52.5 568.5,-52.5 568.5,-64.5 568.5,-64.5 568.5,-70.5 562.5,-76.5 556.5,-76.5 556.5,-76.5 509.5,-76.5 509.5,-76.5 503.5,-76.5 497.5,-70.5 497.5,-64.5 497.5,-64.5 497.5,-52.5 497.5,-52.5 497.5,-46.5 503.5,-40.5 509.5,-40.5"/>
<text text-anchor="middle" x="533" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node21" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M990,-171.5C990,-171.5 1074,-171.5 1074,-171.5 1080,-171.5 1086,-177.5 1086,-183.5 1086,-183.5 1086,-195.5 1086,-195.5 1086,-201.5 1080,-207.5 1074,-207.5 1074,-207.5 990,-207.5 990,-207.5 984,-207.5 978,-201.5 978,-195.5 978,-195.5 978,-183.5 978,-183.5 978,-177.5 984,-171.5 990,-171.5"/>
<text text-anchor="middle" x="1032" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M1061.89,-165.78C1072.73,-158.63 1085.41,-151.45 1098,-147 1183.24,-116.87 1220.72,-166.46 1300,-123 1319.24,-112.45 1334.15,-91.62 1342.98,-76.69"/>
<polygon fill="black" stroke="black" points="1059.89,-162.9 1053.63,-171.45 1063.85,-168.67 1059.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1056.01,-163.92C1080.95,-138.39 1119.32,-99.1 1141.2,-76.7"/>
<polygon fill="black" stroke="black" points="1053.22,-161.77 1048.73,-171.37 1058.22,-166.66 1053.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1061.49,-165.54C1072.37,-158.3 1085.19,-151.12 1098,-147 1181.93,-120.03 1413.98,-159.99 1494,-123 1515.51,-113.06 1533.33,-91.88 1544.05,-76.71"/>
<polygon fill="black" stroke="black" points="1059.42,-162.71 1053.21,-171.3 1063.42,-168.46 1059.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1061.18,-165.56C1072.12,-158.25 1085.04,-151.02 1098,-147 1225.24,-107.54 1576.7,-180.23 1697,-123 1717.57,-113.21 1733.76,-92 1743.34,-76.78"/>
<polygon fill="black" stroke="black" points="1059.06,-162.78 1052.88,-171.39 1063.08,-168.51 1059.06,-162.78"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node22" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M854,-171.5C854,-171.5 948,-171.5 948,-171.5 954,-171.5 960,-177.5 960,-183.5 960,-183.5 960,-195.5 960,-195.5 960,-201.5 954,-207.5 948,-207.5 948,-207.5 854,-207.5 854,-207.5 848,-207.5 842,-201.5 842,-195.5 842,-195.5 842,-183.5 842,-183.5 842,-177.5 848,-171.5 854,-171.5"/>
<text text-anchor="middle" x="901" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M875.16,-171.35C862.04,-163.18 845.6,-153.74 830,-147 744.17,-109.93 637.86,-82.84 578.53,-69.28"/>
<polygon fill="black" stroke="black" points="579.24,-65.85 568.72,-67.06 577.7,-72.68 579.24,-65.85"/>
</g>
</g>
</svg>
