#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c372880e480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c372880e610 .scope module, "controller" "controller" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "o_PRESETn";
    .port_info 2 /OUTPUT 2 "o_PADDR";
    .port_info 3 /OUTPUT 3 "o_PSEL";
    .port_info 4 /OUTPUT 1 "o_PENABLE";
    .port_info 5 /OUTPUT 1 "o_PWRITE";
    .port_info 6 /OUTPUT 16 "o_PWDATA";
    .port_info 7 /INPUT 1 "i_PREADY";
    .port_info 8 /INPUT 16 "i_PRDATA";
    .port_info 9 /INPUT 1 "i_PSLVERR";
P_0x5c3728809450 .param/l "ADDR_WIDTH" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x5c3728809490 .param/l "ANSW_STATE" 1 3 29, C4<100>;
P_0x5c37288094d0 .param/l "DATA_WIDTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x5c3728809510 .param/l "DUMP_STATE" 1 3 31, C4<110>;
P_0x5c3728809550 .param/l "END_STATE" 1 3 30, C4<101>;
P_0x5c3728809590 .param/l "HOLD_STATE" 1 3 32, C4<111>;
P_0x5c37288095d0 .param/l "PUSH_STATE" 1 3 26, C4<001>;
P_0x5c3728809610 .param/l "READ_STATE" 1 3 25, C4<000>;
P_0x5c3728809650 .param/l "SAVE_STATE" 1 3 27, C4<010>;
P_0x5c3728809690 .param/l "SEL_WIDTH" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x5c37288096d0 .param/l "WAIT_STATE" 1 3 28, C4<011>;
o0x7b5cac307018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c37288447c0_0 .net "CLK", 0 0, o0x7b5cac307018;  0 drivers
v0x5c3728844880_0 .var "P_addr", 1 0;
v0x5c3728844940_0 .net "P_data_r", 15 0, v0x5c3728843440_0;  1 drivers
v0x5c3728844a10_0 .net "P_data_valid", 0 0, v0x5c3728843520_0;  1 drivers
v0x5c3728844ae0_0 .var "P_data_w", 15 0;
v0x5c3728844bd0_0 .var "P_enable", 0 0;
v0x5c3728844ca0_0 .var "P_slave_idx", 1 0;
v0x5c3728844d70_0 .var "P_wr", 0 0;
v0x5c3728844e40_0 .net "busy", 0 0, v0x5c3728843380_0;  1 drivers
o0x7b5cac307048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5c3728844f10_0 .net "i_PRDATA", 15 0, o0x7b5cac307048;  0 drivers
o0x7b5cac307078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c3728844fe0_0 .net "i_PREADY", 0 0, o0x7b5cac307078;  0 drivers
v0x5c37288450b0_0 .var "i_PRESETn", 0 0;
o0x7b5cac3070d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c3728845180_0 .net "i_PSLVERR", 0 0, o0x7b5cac3070d8;  0 drivers
v0x5c3728845250_0 .var "i_data_w", 15 0;
v0x5c3728845320_0 .var "i_dump", 0 0;
v0x5c37288453f0_0 .var "i_en", 0 0;
v0x5c37288454c0_0 .var "i_wr", 0 0;
v0x5c37288456a0_0 .var "mem_addr", 1 0;
v0x5c3728845770_0 .var "next", 0 0;
v0x5c3728845810_0 .net "o_PADDR", 1 0, v0x5c3728842f60_0;  1 drivers
v0x5c37288458e0_0 .net "o_PENABLE", 0 0, v0x5c3728843040_0;  1 drivers
v0x5c37288459b0_0 .var "o_PRESETn", 0 0;
v0x5c3728845a50_0 .net "o_PSEL", 2 0, v0x5c3728843100_0;  1 drivers
v0x5c3728845b20_0 .net "o_PWDATA", 15 0, v0x5c37288431e0_0;  1 drivers
v0x5c3728845bf0_0 .net "o_PWRITE", 0 0, v0x5c37288432c0_0;  1 drivers
v0x5c3728845cc0_0 .net "o_data_r", 15 0, v0x5c37288445e0_0;  1 drivers
v0x5c3728845d90_0 .var "s_reset", 0 0;
v0x5c3728845e30_0 .var "s_save", 0 0;
v0x5c3728845ed0_0 .var "state", 2 0;
v0x5c3728845f70_0 .var "write_addr", 1 0;
S_0x5c37287c50b0 .scope module, "master" "APB_master" 3 37, 4 3 0, S_0x5c372880e610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_PCLK";
    .port_info 1 /INPUT 1 "i_PRESETn";
    .port_info 2 /OUTPUT 2 "o_PADDR";
    .port_info 3 /OUTPUT 3 "o_PSEL";
    .port_info 4 /OUTPUT 1 "o_PENABLE";
    .port_info 5 /OUTPUT 1 "o_PWRITE";
    .port_info 6 /OUTPUT 16 "o_PWDATA";
    .port_info 7 /INPUT 1 "i_PREADY";
    .port_info 8 /INPUT 16 "i_PRDATA";
    .port_info 9 /INPUT 1 "i_PSLVERR";
    .port_info 10 /INPUT 1 "i_enable";
    .port_info 11 /INPUT 1 "i_wr";
    .port_info 12 /INPUT 2 "i_slave_idx";
    .port_info 13 /INPUT 2 "i_addr";
    .port_info 14 /INPUT 16 "i_data_w";
    .port_info 15 /OUTPUT 16 "o_data_r";
    .port_info 16 /OUTPUT 1 "o_data_valid";
    .port_info 17 /OUTPUT 1 "o_busy";
P_0x5c37287c5240 .param/l "ACCESS_STATE" 1 4 35, C4<10>;
P_0x5c37287c5280 .param/l "ADDR_WIDTH" 0 4 5, +C4<00000000000000000000000000000010>;
P_0x5c37287c52c0 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000010000>;
P_0x5c37287c5300 .param/l "IDLE_STATE" 1 4 33, C4<00>;
P_0x5c37287c5340 .param/l "SEL_WIDTH" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x5c37287c5380 .param/l "SETUP_STATE" 1 4 34, C4<01>;
v0x5c3728809cb0_0 .net "i_PCLK", 0 0, o0x7b5cac307018;  alias, 0 drivers
v0x5c3728809e00_0 .net "i_PRDATA", 15 0, o0x7b5cac307048;  alias, 0 drivers
v0x5c372880e980_0 .net "i_PREADY", 0 0, o0x7b5cac307078;  alias, 0 drivers
v0x5c3728824190_0 .net "i_PRESETn", 0 0, v0x5c37288450b0_0;  1 drivers
v0x5c37287c5de0_0 .net "i_PSLVERR", 0 0, o0x7b5cac3070d8;  alias, 0 drivers
v0x5c3728842b40_0 .net "i_addr", 1 0, v0x5c3728844880_0;  1 drivers
v0x5c3728842c20_0 .net "i_data_w", 15 0, v0x5c3728844ae0_0;  1 drivers
v0x5c3728842d00_0 .net "i_enable", 0 0, v0x5c3728844bd0_0;  1 drivers
v0x5c3728842dc0_0 .net "i_slave_idx", 1 0, v0x5c3728844ca0_0;  1 drivers
v0x5c3728842ea0_0 .net "i_wr", 0 0, v0x5c3728844d70_0;  1 drivers
v0x5c3728842f60_0 .var "o_PADDR", 1 0;
v0x5c3728843040_0 .var "o_PENABLE", 0 0;
v0x5c3728843100_0 .var "o_PSEL", 2 0;
v0x5c37288431e0_0 .var "o_PWDATA", 15 0;
v0x5c37288432c0_0 .var "o_PWRITE", 0 0;
v0x5c3728843380_0 .var "o_busy", 0 0;
v0x5c3728843440_0 .var "o_data_r", 15 0;
v0x5c3728843520_0 .var "o_data_valid", 0 0;
v0x5c37288435e0_0 .var "state", 1 0;
E_0x5c3728801bb0 .event anyedge, v0x5c37288435e0_0, v0x5c372880e980_0, v0x5c37287c5de0_0;
E_0x5c3728801ed0/0 .event negedge, v0x5c3728824190_0;
E_0x5c3728801ed0/1 .event posedge, v0x5c3728809cb0_0;
E_0x5c3728801ed0 .event/or E_0x5c3728801ed0/0, E_0x5c3728801ed0/1;
S_0x5c37288439a0 .scope module, "memory" "Memory_model" 3 68, 5 3 0, S_0x5c372880e610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_en";
    .port_info 2 /INPUT 1 "i_wr";
    .port_info 3 /INPUT 2 "i_addr";
    .port_info 4 /INPUT 16 "i_data_w";
    .port_info 5 /OUTPUT 16 "o_data_r";
    .port_info 6 /INPUT 1 "i_dump";
    .port_info 7 /INPUT 2 "i_write_addr";
P_0x5c3728843b50 .param/l "ADDR_WIDTH" 0 5 4, +C4<00000000000000000000000000000010>;
P_0x5c3728843b90 .param/l "DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x5c3728843bd0 .param/str "MEMORY_DUMP_FILE" 0 5 7, "mem_dump.data";
P_0x5c3728843c10 .param/str "MEMORY_FILE" 0 5 6, "mem.data";
v0x5c372880cba0_0 .net "i_addr", 1 0, v0x5c37288456a0_0;  1 drivers
v0x5c3728843f80_0 .net "i_clk", 0 0, o0x7b5cac307018;  alias, 0 drivers
v0x5c3728844040_0 .net "i_data_w", 15 0, v0x5c3728845250_0;  1 drivers
v0x5c3728844110_0 .net "i_dump", 0 0, v0x5c3728845320_0;  1 drivers
v0x5c37288441b0_0 .net "i_en", 0 0, v0x5c37288453f0_0;  1 drivers
v0x5c37288442c0_0 .net "i_wr", 0 0, v0x5c37288454c0_0;  1 drivers
v0x5c3728844380_0 .net "i_write_addr", 1 0, v0x5c3728845f70_0;  1 drivers
v0x5c3728844460 .array "memory", 3 0, 15 0;
v0x5c3728844520 .array "memory_write", 3 0, 15 0;
v0x5c37288445e0_0 .var "o_data_r", 15 0;
E_0x5c3728802610 .event posedge, v0x5c3728809cb0_0;
    .scope S_0x5c37287c50b0;
T_0 ;
    %wait E_0x5c3728801ed0;
    %load/vec4 v0x5c3728824190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c3728842f60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c3728843100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288432c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c37288431e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5c3728843440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c37288435e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c37288435e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c37288435e0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c3728843100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843380_0, 0;
    %load/vec4 v0x5c3728842d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c3728843380_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c37288435e0_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c3728843100_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5c3728842dc0_0;
    %assign/vec4/off/d v0x5c3728843100_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843040_0, 0;
    %load/vec4 v0x5c3728842b40_0;
    %assign/vec4 v0x5c3728842f60_0, 0;
    %load/vec4 v0x5c3728842ea0_0;
    %assign/vec4 v0x5c37288432c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728843520_0, 0;
    %load/vec4 v0x5c3728842ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x5c3728842c20_0;
    %assign/vec4 v0x5c37288431e0_0, 0;
T_0.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5c37288435e0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c3728843040_0, 0;
    %load/vec4 v0x5c372880e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x5c3728842ea0_0;
    %nor/r;
    %load/vec4 v0x5c37287c5de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x5c3728809e00_0;
    %assign/vec4 v0x5c3728843440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c3728843520_0, 0;
T_0.13 ;
    %load/vec4 v0x5c3728842d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5c37288435e0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5c37288435e0_0, 0;
T_0.16 ;
T_0.11 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c37287c50b0;
T_1 ;
    %wait E_0x5c3728801bb0;
    %load/vec4 v0x5c37288435e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5c372880e980_0;
    %and;
    %load/vec4 v0x5c37287c5de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call/w 4 93 "$display", "Warning! Detected PSLVERR high!" {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c37288439a0;
T_2 ;
    %vpi_call/w 5 26 "$readmemb", P_0x5c3728843c10, v0x5c3728844460 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5c37288439a0;
T_3 ;
    %wait E_0x5c3728802610;
    %load/vec4 v0x5c37288441b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5c37288442c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5c372880cba0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5c3728844460, 4;
    %assign/vec4 v0x5c37288445e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5c3728844040_0;
    %load/vec4 v0x5c3728844380_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c3728844520, 0, 4;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x5c3728844110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 5 38 "$writememb", P_0x5c3728843bd0, v0x5c3728844520 {0 0 0};
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c372880e610;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c37288456a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c3728845f70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c3728845770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c37288453f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c37288454c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c3728845320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c3728845e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c3728845d90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5c372880e610;
T_5 ;
    %wait E_0x5c3728802610;
    %load/vec4 v0x5c3728844e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5c3728845ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
T_5.10 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.11, 8;
    %jmp T_5.10;
T_5.11 ;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288454c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c37288453f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288453f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288454c0_0, 0;
    %load/vec4 v0x5c3728845cc0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 23;
    %split/vec4 1;
    %assign/vec4 v0x5c3728844d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c3728845d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c3728845e30_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x5c3728844ae0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x5c3728844880_0, 0;
    %assign/vec4 v0x5c3728844ca0_0, 0;
    %load/vec4 v0x5c3728845d90_0;
    %assign/vec4 v0x5c37288459b0_0, 0;
    %load/vec4 v0x5c3728845d90_0;
    %assign/vec4 v0x5c37288450b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c3728844bd0_0, 0;
    %load/vec4 v0x5c3728844ca0_0;
    %load/vec4 v0x5c3728844880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3728844ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3728845e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3728845d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
T_5.13 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5c3728844fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 21;
    %split/vec4 1;
    %assign/vec4 v0x5c3728844d70_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x5c3728844ae0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x5c3728844880_0, 0;
    %assign/vec4 v0x5c3728844ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288459b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288450b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c3728844bd0_0, 0, 1;
    %load/vec4 v0x5c3728845e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
T_5.17 ;
T_5.14 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5c3728845cc0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 23;
    %split/vec4 1;
    %assign/vec4 v0x5c3728844d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c3728845d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5c3728845e30_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x5c3728844ae0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x5c3728844880_0, 0;
    %assign/vec4 v0x5c3728844ca0_0, 0;
    %load/vec4 v0x5c3728845d90_0;
    %assign/vec4 v0x5c37288459b0_0, 0;
    %load/vec4 v0x5c3728845d90_0;
    %assign/vec4 v0x5c37288450b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c3728844bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5c3728845ed0_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5c3728844fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 21;
    %split/vec4 1;
    %assign/vec4 v0x5c3728844d70_0, 0;
    %split/vec4 16;
    %assign/vec4 v0x5c3728844ae0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x5c3728844880_0, 0;
    %assign/vec4 v0x5c3728844ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288459b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c37288450b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c3728844bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c37288454c0_0, 0;
    %load/vec4 v0x5c3728844940_0;
    %assign/vec4 v0x5c3728845250_0, 0;
    %load/vec4 v0x5c3728845f70_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5c3728845f70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c37288453f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
T_5.18 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5c37288456a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5c37288456a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c3728845ed0_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "./MODEL/APB_controller.sv";
    "././MODEL/APB_master.v";
    "././MODEL/Memory_model.v";
