
BoschImuBNO055_h7_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cc4  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005f5c  08005f5c  00015f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f94  08005f94  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08005f94  08005f94  00015f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f9c  08005f9c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f9c  08005f9c  00015f9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fa0  08005fa0  00015fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08005fa4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08005fb4  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08006014  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000006ac  240000d0  08006074  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400077c  08006074  0002077c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000190de  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028e2  00000000  00000000  000391dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001030  00000000  00000000  0003bac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000f48  00000000  00000000  0003caf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a2d4  00000000  00000000  0003da38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00014916  00000000  00000000  00077d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0018038b  00000000  00000000  0008c622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0020c9ad  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000044a0  00000000  00000000  0020ca00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005f44 	.word	0x08005f44

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08005f44 	.word	0x08005f44

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <SystemInit+0xfc>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3c      	ldr	r2, [pc, #240]	; (80006d8 <SystemInit+0xfc>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0xfc>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <SystemInit+0xfc>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b37      	ldr	r3, [pc, #220]	; (80006dc <SystemInit+0x100>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <SystemInit+0x100>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x100>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <SystemInit+0x104>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <SystemInit+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SystemInit+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492c      	ldr	r1, [pc, #176]	; (80006e0 <SystemInit+0x104>)
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <SystemInit+0x108>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemInit+0x100>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemInit+0x100>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a24      	ldr	r2, [pc, #144]	; (80006dc <SystemInit+0x100>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemInit+0x104>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <SystemInit+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <SystemInit+0x104>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemInit+0x104>)
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <SystemInit+0x104>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <SystemInit+0x110>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <SystemInit+0x104>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <SystemInit+0x114>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <SystemInit+0x104>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemInit+0x104>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <SystemInit+0x114>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <SystemInit+0x104>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x104>)
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <SystemInit+0x114>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <SystemInit+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x104>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <SystemInit+0x104>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <SystemInit+0x104>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x118>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <SystemInit+0x118>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <SystemInit+0x11c>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x120>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <SystemInit+0x124>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <SystemInit+0x128>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00
 80006dc:	52002000 	.word	0x52002000
 80006e0:	58024400 	.word	0x58024400
 80006e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e8:	02020200 	.word	0x02020200
 80006ec:	01ff0000 	.word	0x01ff0000
 80006f0:	01010280 	.word	0x01010280
 80006f4:	580000c0 	.word	0x580000c0
 80006f8:	5c001000 	.word	0x5c001000
 80006fc:	ffff0000 	.word	0xffff0000
 8000700:	51008108 	.word	0x51008108
 8000704:	52004000 	.word	0x52004000

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/

#ifdef DEBUG
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY)!= RESET));
 800070e:	bf00      	nop
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <main+0x84>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000718:	2b00      	cmp	r3, #0
 800071a:	d1f9      	bne.n	8000710 <main+0x8>
#endif
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071c:	f000 fbdc 	bl	8000ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000720:	f000 f836 	bl	8000790 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000724:	4b19      	ldr	r3, [pc, #100]	; (800078c <main+0x84>)
 8000726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800072a:	4a18      	ldr	r2, [pc, #96]	; (800078c <main+0x84>)
 800072c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000730:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000734:	4b15      	ldr	r3, [pc, #84]	; (800078c <main+0x84>)
 8000736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800073a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000742:	2000      	movs	r0, #0
 8000744:	f001 fb56 	bl	8001df4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000748:	2100      	movs	r1, #0
 800074a:	2000      	movs	r0, #0
 800074c:	f001 fb6c 	bl	8001e28 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000754:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000756:	bf00      	nop
 8000758:	4b0c      	ldr	r3, [pc, #48]	; (800078c <main+0x84>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000760:	2b00      	cmp	r3, #0
 8000762:	d104      	bne.n	800076e <main+0x66>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	1e5a      	subs	r2, r3, #1
 8000768:	607a      	str	r2, [r7, #4]
 800076a:	2b00      	cmp	r3, #0
 800076c:	dcf4      	bgt.n	8000758 <main+0x50>
if ( timeout < 0 )
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b00      	cmp	r3, #0
 8000772:	da01      	bge.n	8000778 <main+0x70>
{
Error_Handler();
 8000774:	f000 f9b0 	bl	8000ad8 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000778:	f000 f958 	bl	8000a2c <MX_GPIO_Init>
  MX_ETH_Init();
 800077c:	f000 f88c 	bl	8000898 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000780:	f000 f8d6 	bl	8000930 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000784:	f000 f920 	bl	80009c8 <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000788:	e7fe      	b.n	8000788 <main+0x80>
 800078a:	bf00      	nop
 800078c:	58024400 	.word	0x58024400

08000790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b09c      	sub	sp, #112	; 0x70
 8000794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800079a:	224c      	movs	r2, #76	; 0x4c
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f005 fbc8 	bl	8005f34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	2220      	movs	r2, #32
 80007a8:	2100      	movs	r1, #0
 80007aa:	4618      	mov	r0, r3
 80007ac:	f005 fbc2 	bl	8005f34 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007b0:	2004      	movs	r0, #4
 80007b2:	f001 fc95 	bl	80020e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007b6:	2300      	movs	r3, #0
 80007b8:	603b      	str	r3, [r7, #0]
 80007ba:	4b34      	ldr	r3, [pc, #208]	; (800088c <SystemClock_Config+0xfc>)
 80007bc:	699b      	ldr	r3, [r3, #24]
 80007be:	4a33      	ldr	r2, [pc, #204]	; (800088c <SystemClock_Config+0xfc>)
 80007c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007c4:	6193      	str	r3, [r2, #24]
 80007c6:	4b31      	ldr	r3, [pc, #196]	; (800088c <SystemClock_Config+0xfc>)
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ce:	603b      	str	r3, [r7, #0]
 80007d0:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <SystemClock_Config+0x100>)
 80007d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007d4:	4a2e      	ldr	r2, [pc, #184]	; (8000890 <SystemClock_Config+0x100>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80007dc:	4b2c      	ldr	r3, [pc, #176]	; (8000890 <SystemClock_Config+0x100>)
 80007de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007e0:	f003 0301 	and.w	r3, r3, #1
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007e8:	bf00      	nop
 80007ea:	4b28      	ldr	r3, [pc, #160]	; (800088c <SystemClock_Config+0xfc>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80007f6:	d1f8      	bne.n	80007ea <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80007f8:	4b26      	ldr	r3, [pc, #152]	; (8000894 <SystemClock_Config+0x104>)
 80007fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007fc:	f023 0303 	bic.w	r3, r3, #3
 8000800:	4a24      	ldr	r2, [pc, #144]	; (8000894 <SystemClock_Config+0x104>)
 8000802:	f043 0302 	orr.w	r3, r3, #2
 8000806:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000808:	2301      	movs	r3, #1
 800080a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800080c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000812:	2302      	movs	r3, #2
 8000814:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000816:	2302      	movs	r3, #2
 8000818:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800081a:	2301      	movs	r3, #1
 800081c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800081e:	2378      	movs	r3, #120	; 0x78
 8000820:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000822:	2302      	movs	r3, #2
 8000824:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000826:	2302      	movs	r3, #2
 8000828:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800082a:	2302      	movs	r3, #2
 800082c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800082e:	230c      	movs	r3, #12
 8000830:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000832:	2300      	movs	r3, #0
 8000834:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800083e:	4618      	mov	r0, r3
 8000840:	f001 fcb8 	bl	80021b4 <HAL_RCC_OscConfig>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800084a:	f000 f945 	bl	8000ad8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800084e:	233f      	movs	r3, #63	; 0x3f
 8000850:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000852:	2303      	movs	r3, #3
 8000854:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800085a:	2308      	movs	r3, #8
 800085c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800085e:	2340      	movs	r3, #64	; 0x40
 8000860:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000862:	2340      	movs	r3, #64	; 0x40
 8000864:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800086a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800086c:	2340      	movs	r3, #64	; 0x40
 800086e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2104      	movs	r1, #4
 8000874:	4618      	mov	r0, r3
 8000876:	f002 f8cb 	bl	8002a10 <HAL_RCC_ClockConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000880:	f000 f92a 	bl	8000ad8 <Error_Handler>
  }
}
 8000884:	bf00      	nop
 8000886:	3770      	adds	r7, #112	; 0x70
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	58024800 	.word	0x58024800
 8000890:	58000400 	.word	0x58000400
 8000894:	58024400 	.word	0x58024400

08000898 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800089c:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <MX_ETH_Init+0x80>)
 800089e:	4a1f      	ldr	r2, [pc, #124]	; (800091c <MX_ETH_Init+0x84>)
 80008a0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008a2:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <MX_ETH_Init+0x88>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <MX_ETH_Init+0x88>)
 80008aa:	2280      	movs	r2, #128	; 0x80
 80008ac:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008ae:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <MX_ETH_Init+0x88>)
 80008b0:	22e1      	movs	r2, #225	; 0xe1
 80008b2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008b4:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <MX_ETH_Init+0x88>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008ba:	4b19      	ldr	r3, [pc, #100]	; (8000920 <MX_ETH_Init+0x88>)
 80008bc:	2200      	movs	r2, #0
 80008be:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008c0:	4b17      	ldr	r3, [pc, #92]	; (8000920 <MX_ETH_Init+0x88>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <MX_ETH_Init+0x80>)
 80008c8:	4a15      	ldr	r2, [pc, #84]	; (8000920 <MX_ETH_Init+0x88>)
 80008ca:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <MX_ETH_Init+0x80>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <MX_ETH_Init+0x80>)
 80008d4:	4a13      	ldr	r2, [pc, #76]	; (8000924 <MX_ETH_Init+0x8c>)
 80008d6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <MX_ETH_Init+0x80>)
 80008da:	4a13      	ldr	r2, [pc, #76]	; (8000928 <MX_ETH_Init+0x90>)
 80008dc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_ETH_Init+0x80>)
 80008e0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008e4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008e6:	480c      	ldr	r0, [pc, #48]	; (8000918 <MX_ETH_Init+0x80>)
 80008e8:	f000 fcb0 	bl	800124c <HAL_ETH_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80008f2:	f000 f8f1 	bl	8000ad8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008f6:	2238      	movs	r2, #56	; 0x38
 80008f8:	2100      	movs	r1, #0
 80008fa:	480c      	ldr	r0, [pc, #48]	; (800092c <MX_ETH_Init+0x94>)
 80008fc:	f005 fb1a 	bl	8005f34 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000900:	4b0a      	ldr	r3, [pc, #40]	; (800092c <MX_ETH_Init+0x94>)
 8000902:	2221      	movs	r2, #33	; 0x21
 8000904:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000906:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_ETH_Init+0x94>)
 8000908:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800090c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800090e:	4b07      	ldr	r3, [pc, #28]	; (800092c <MX_ETH_Init+0x94>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	24000124 	.word	0x24000124
 800091c:	40028000 	.word	0x40028000
 8000920:	24000770 	.word	0x24000770
 8000924:	24000070 	.word	0x24000070
 8000928:	24000010 	.word	0x24000010
 800092c:	240000ec 	.word	0x240000ec

08000930 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000934:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000936:	4a23      	ldr	r2, [pc, #140]	; (80009c4 <MX_USART3_UART_Init+0x94>)
 8000938:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800093a:	4b21      	ldr	r3, [pc, #132]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b1d      	ldr	r3, [pc, #116]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800094e:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000966:	4b16      	ldr	r3, [pc, #88]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800096c:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000972:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000978:	4811      	ldr	r0, [pc, #68]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800097a:	f003 ff3d 	bl	80047f8 <HAL_UART_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000984:	f000 f8a8 	bl	8000ad8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000988:	2100      	movs	r1, #0
 800098a:	480d      	ldr	r0, [pc, #52]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800098c:	f004 feda 	bl	8005744 <HAL_UARTEx_SetTxFifoThreshold>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000996:	f000 f89f 	bl	8000ad8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099a:	2100      	movs	r1, #0
 800099c:	4808      	ldr	r0, [pc, #32]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 800099e:	f004 ff0f 	bl	80057c0 <HAL_UARTEx_SetRxFifoThreshold>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009a8:	f000 f896 	bl	8000ad8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_USART3_UART_Init+0x90>)
 80009ae:	f004 fe90 	bl	80056d2 <HAL_UARTEx_DisableFifoMode>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009b8:	f000 f88e 	bl	8000ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	240001d4 	.word	0x240001d4
 80009c4:	40004800 	.word	0x40004800

080009c8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009cc:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ce:	4a16      	ldr	r2, [pc, #88]	; (8000a28 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80009d0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80009d2:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009d4:	2209      	movs	r2, #9
 80009d6:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009da:	2202      	movs	r2, #2
 80009dc:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009de:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009e4:	4b0f      	ldr	r3, [pc, #60]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009fc:	4b09      	ldr	r3, [pc, #36]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a10:	f001 fa1e 	bl	8001e50 <HAL_PCD_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a1a:	f000 f85d 	bl	8000ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	24000264 	.word	0x24000264
 8000a28:	40080000 	.word	0x40080000

08000a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b087      	sub	sp, #28
 8000a30:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b28      	ldr	r3, [pc, #160]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a38:	4a26      	ldr	r2, [pc, #152]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a3a:	f043 0304 	orr.w	r3, r3, #4
 8000a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a42:	4b24      	ldr	r3, [pc, #144]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	617b      	str	r3, [r7, #20]
 8000a4e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a50:	4b20      	ldr	r3, [pc, #128]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a56:	4a1f      	ldr	r2, [pc, #124]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a60:	4b1c      	ldr	r3, [pc, #112]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b19      	ldr	r3, [pc, #100]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a74:	4a17      	ldr	r2, [pc, #92]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a76:	f043 0301 	orr.w	r3, r3, #1
 8000a7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a7e:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a84:	f003 0301 	and.w	r3, r3, #1
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8c:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a92:	4a10      	ldr	r2, [pc, #64]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a94:	f043 0302 	orr.w	r3, r3, #2
 8000a98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a9c:	4b0d      	ldr	r3, [pc, #52]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa2:	f003 0302 	and.w	r3, r3, #2
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000aac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab0:	4a08      	ldr	r2, [pc, #32]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000ab2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ab6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aba:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <MX_GPIO_Init+0xa8>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]

}
 8000ac8:	bf00      	nop
 8000aca:	371c      	adds	r7, #28
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	58024400 	.word	0x58024400

08000ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000adc:	b672      	cpsid	i
}
 8000ade:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <Error_Handler+0x8>
	...

08000ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b0a      	ldr	r3, [pc, #40]	; (8000b14 <HAL_MspInit+0x30>)
 8000aec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000af0:	4a08      	ldr	r2, [pc, #32]	; (8000b14 <HAL_MspInit+0x30>)
 8000af2:	f043 0302 	orr.w	r3, r3, #2
 8000af6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000afa:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_MspInit+0x30>)
 8000afc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000b00:	f003 0302 	and.w	r3, r3, #2
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b08:	bf00      	nop
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	58024400 	.word	0x58024400

08000b18 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08e      	sub	sp, #56	; 0x38
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
 8000b2e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a59      	ldr	r2, [pc, #356]	; (8000c9c <HAL_ETH_MspInit+0x184>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	f040 80ab 	bne.w	8000c92 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000b3c:	4b58      	ldr	r3, [pc, #352]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b42:	4a57      	ldr	r2, [pc, #348]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b48:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000b4c:	4b54      	ldr	r3, [pc, #336]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b56:	623b      	str	r3, [r7, #32]
 8000b58:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000b5a:	4b51      	ldr	r3, [pc, #324]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b60:	4a4f      	ldr	r2, [pc, #316]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b66:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000b6a:	4b4d      	ldr	r3, [pc, #308]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b74:	61fb      	str	r3, [r7, #28]
 8000b76:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000b78:	4b49      	ldr	r3, [pc, #292]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b7e:	4a48      	ldr	r2, [pc, #288]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b84:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000b88:	4b45      	ldr	r3, [pc, #276]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b8a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b96:	4b42      	ldr	r3, [pc, #264]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b9c:	4a40      	ldr	r2, [pc, #256]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000b9e:	f043 0304 	orr.w	r3, r3, #4
 8000ba2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ba6:	4b3e      	ldr	r3, [pc, #248]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb4:	4b3a      	ldr	r3, [pc, #232]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bba:	4a39      	ldr	r2, [pc, #228]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000bc4:	4b36      	ldr	r3, [pc, #216]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd2:	4b33      	ldr	r3, [pc, #204]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bd8:	4a31      	ldr	r2, [pc, #196]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bda:	f043 0302 	orr.w	r3, r3, #2
 8000bde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000be2:	4b2f      	ldr	r3, [pc, #188]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000be8:	f003 0302 	and.w	r3, r3, #2
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bf0:	4b2b      	ldr	r3, [pc, #172]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000bf6:	4a2a      	ldr	r2, [pc, #168]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000bf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bfc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c00:	4b27      	ldr	r3, [pc, #156]	; (8000ca0 <HAL_ETH_MspInit+0x188>)
 8000c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000c0e:	2332      	movs	r3, #50	; 0x32
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c1e:	230b      	movs	r3, #11
 8000c20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	481e      	ldr	r0, [pc, #120]	; (8000ca4 <HAL_ETH_MspInit+0x18c>)
 8000c2a:	f000 ff33 	bl	8001a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000c2e:	2386      	movs	r3, #134	; 0x86
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c3e:	230b      	movs	r3, #11
 8000c40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c46:	4619      	mov	r1, r3
 8000c48:	4817      	ldr	r0, [pc, #92]	; (8000ca8 <HAL_ETH_MspInit+0x190>)
 8000c4a:	f000 ff23 	bl	8001a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c54:	2302      	movs	r3, #2
 8000c56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c60:	230b      	movs	r3, #11
 8000c62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4810      	ldr	r0, [pc, #64]	; (8000cac <HAL_ETH_MspInit+0x194>)
 8000c6c:	f000 ff12 	bl	8001a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000c70:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c76:	2302      	movs	r3, #2
 8000c78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c82:	230b      	movs	r3, #11
 8000c84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4808      	ldr	r0, [pc, #32]	; (8000cb0 <HAL_ETH_MspInit+0x198>)
 8000c8e:	f000 ff01 	bl	8001a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000c92:	bf00      	nop
 8000c94:	3738      	adds	r7, #56	; 0x38
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40028000 	.word	0x40028000
 8000ca0:	58024400 	.word	0x58024400
 8000ca4:	58020800 	.word	0x58020800
 8000ca8:	58020000 	.word	0x58020000
 8000cac:	58020400 	.word	0x58020400
 8000cb0:	58021800 	.word	0x58021800

08000cb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0b2      	sub	sp, #200	; 0xc8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	22bc      	movs	r2, #188	; 0xbc
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f005 f935 	bl	8005f34 <memset>
  if(huart->Instance==USART3)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a12      	ldr	r2, [pc, #72]	; (8000d18 <HAL_UART_MspInit+0x64>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d11d      	bne.n	8000d10 <HAL_UART_MspInit+0x5c>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cde:	f107 030c 	add.w	r3, r7, #12
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f002 fa20 	bl	8003128 <HAL_RCCEx_PeriphCLKConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_UART_MspInit+0x3e>
    {
      Error_Handler();
 8000cee:	f7ff fef3 	bl	8000ad8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <HAL_UART_MspInit+0x68>)
 8000cf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000cf8:	4a08      	ldr	r2, [pc, #32]	; (8000d1c <HAL_UART_MspInit+0x68>)
 8000cfa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cfe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000d02:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_UART_MspInit+0x68>)
 8000d04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000d08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d10:	bf00      	nop
 8000d12:	37c8      	adds	r7, #200	; 0xc8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40004800 	.word	0x40004800
 8000d1c:	58024400 	.word	0x58024400

08000d20 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b0b8      	sub	sp, #224	; 0xe0
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d28:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	22bc      	movs	r2, #188	; 0xbc
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f005 f8f7 	bl	8005f34 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a36      	ldr	r2, [pc, #216]	; (8000e24 <HAL_PCD_MspInit+0x104>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d165      	bne.n	8000e1c <HAL_PCD_MspInit+0xfc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000d50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d54:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000d56:	2301      	movs	r3, #1
 8000d58:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000d5a:	2318      	movs	r3, #24
 8000d5c:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000d62:	2304      	movs	r3, #4
 8000d64:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000d66:	2302      	movs	r3, #2
 8000d68:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000d6a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d6e:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000d74:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000d78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d7c:	f107 0310 	add.w	r3, r7, #16
 8000d80:	4618      	mov	r0, r3
 8000d82:	f002 f9d1 	bl	8003128 <HAL_RCCEx_PeriphCLKConfig>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000d8c:	f7ff fea4 	bl	8000ad8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000d90:	f001 fa00 	bl	8002194 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	4b24      	ldr	r3, [pc, #144]	; (8000e28 <HAL_PCD_MspInit+0x108>)
 8000d96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d9a:	4a23      	ldr	r2, [pc, #140]	; (8000e28 <HAL_PCD_MspInit+0x108>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000da4:	4b20      	ldr	r3, [pc, #128]	; (8000e28 <HAL_PCD_MspInit+0x108>)
 8000da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000db2:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000db6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000dcc:	230a      	movs	r3, #10
 8000dce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4814      	ldr	r0, [pc, #80]	; (8000e2c <HAL_PCD_MspInit+0x10c>)
 8000dda:	f000 fe5b 	bl	8001a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000dde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000de2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000df6:	4619      	mov	r1, r3
 8000df8:	480c      	ldr	r0, [pc, #48]	; (8000e2c <HAL_PCD_MspInit+0x10c>)
 8000dfa:	f000 fe4b 	bl	8001a94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <HAL_PCD_MspInit+0x108>)
 8000e00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e04:	4a08      	ldr	r2, [pc, #32]	; (8000e28 <HAL_PCD_MspInit+0x108>)
 8000e06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000e0e:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <HAL_PCD_MspInit+0x108>)
 8000e10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000e1c:	bf00      	nop
 8000e1e:	37e0      	adds	r7, #224	; 0xe0
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40080000 	.word	0x40080000
 8000e28:	58024400 	.word	0x58024400
 8000e2c:	58020000 	.word	0x58020000

08000e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <NMI_Handler+0x4>

08000e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <HardFault_Handler+0x4>

08000e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <MemManage_Handler+0x4>

08000e42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e46:	e7fe      	b.n	8000e46 <BusFault_Handler+0x4>

08000e48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e4c:	e7fe      	b.n	8000e4c <UsageFault_Handler+0x4>

08000e4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e7c:	f000 f89e 	bl	8000fbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000e84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ebc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e88:	f7ff fba8 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e8c:	480c      	ldr	r0, [pc, #48]	; (8000ec0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e8e:	490d      	ldr	r1, [pc, #52]	; (8000ec4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e90:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e94:	e002      	b.n	8000e9c <LoopCopyDataInit>

08000e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9a:	3304      	adds	r3, #4

08000e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea0:	d3f9      	bcc.n	8000e96 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	; (8000ecc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ea4:	4c0a      	ldr	r4, [pc, #40]	; (8000ed0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea8:	e001      	b.n	8000eae <LoopFillZerobss>

08000eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eac:	3204      	adds	r2, #4

08000eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb0:	d3fb      	bcc.n	8000eaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eb2:	f005 f81b 	bl	8005eec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eb6:	f7ff fc27 	bl	8000708 <main>
  bx  lr
 8000eba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ebc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ec0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ec4:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000ec8:	08005fa4 	.word	0x08005fa4
  ldr r2, =_sbss
 8000ecc:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000ed0:	2400077c 	.word	0x2400077c

08000ed4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC3_IRQHandler>
	...

08000ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ede:	2003      	movs	r0, #3
 8000ee0:	f000 f982 	bl	80011e8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ee4:	f001 ff4a 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <HAL_Init+0x68>)
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	0a1b      	lsrs	r3, r3, #8
 8000ef0:	f003 030f 	and.w	r3, r3, #15
 8000ef4:	4913      	ldr	r1, [pc, #76]	; (8000f44 <HAL_Init+0x6c>)
 8000ef6:	5ccb      	ldrb	r3, [r1, r3]
 8000ef8:	f003 031f 	and.w	r3, r3, #31
 8000efc:	fa22 f303 	lsr.w	r3, r2, r3
 8000f00:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <HAL_Init+0x68>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	f003 030f 	and.w	r3, r3, #15
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	; (8000f44 <HAL_Init+0x6c>)
 8000f0c:	5cd3      	ldrb	r3, [r2, r3]
 8000f0e:	f003 031f 	and.w	r3, r3, #31
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	fa22 f303 	lsr.w	r3, r2, r3
 8000f18:	4a0b      	ldr	r2, [pc, #44]	; (8000f48 <HAL_Init+0x70>)
 8000f1a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f1c:	4a0b      	ldr	r2, [pc, #44]	; (8000f4c <HAL_Init+0x74>)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f22:	2000      	movs	r0, #0
 8000f24:	f000 f814 	bl	8000f50 <HAL_InitTick>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e002      	b.n	8000f38 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f32:	f7ff fdd7 	bl	8000ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f36:	2300      	movs	r3, #0
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	58024400 	.word	0x58024400
 8000f44:	08005f5c 	.word	0x08005f5c
 8000f48:	24000004 	.word	0x24000004
 8000f4c:	24000000 	.word	0x24000000

08000f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f58:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <HAL_InitTick+0x60>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d101      	bne.n	8000f64 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e021      	b.n	8000fa8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f64:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <HAL_InitTick+0x64>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <HAL_InitTick+0x60>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f959 	bl	8001232 <HAL_SYSTICK_Config>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e00e      	b.n	8000fa8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2b0f      	cmp	r3, #15
 8000f8e:	d80a      	bhi.n	8000fa6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f90:	2200      	movs	r2, #0
 8000f92:	6879      	ldr	r1, [r7, #4]
 8000f94:	f04f 30ff 	mov.w	r0, #4294967295
 8000f98:	f000 f931 	bl	80011fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f9c:	4a06      	ldr	r2, [pc, #24]	; (8000fb8 <HAL_InitTick+0x68>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	e000      	b.n	8000fa8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	2400000c 	.word	0x2400000c
 8000fb4:	24000000 	.word	0x24000000
 8000fb8:	24000008 	.word	0x24000008

08000fbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fc0:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <HAL_IncTick+0x20>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <HAL_IncTick+0x24>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4413      	add	r3, r2
 8000fcc:	4a04      	ldr	r2, [pc, #16]	; (8000fe0 <HAL_IncTick+0x24>)
 8000fce:	6013      	str	r3, [r2, #0]
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	2400000c 	.word	0x2400000c
 8000fe0:	24000778 	.word	0x24000778

08000fe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe8:	4b03      	ldr	r3, [pc, #12]	; (8000ff8 <HAL_GetTick+0x14>)
 8000fea:	681b      	ldr	r3, [r3, #0]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	24000778 	.word	0x24000778

08000ffc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001004:	f7ff ffee 	bl	8000fe4 <HAL_GetTick>
 8001008:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001014:	d005      	beq.n	8001022 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001016:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <HAL_Delay+0x44>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	461a      	mov	r2, r3
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4413      	add	r3, r2
 8001020:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001022:	bf00      	nop
 8001024:	f7ff ffde 	bl	8000fe4 <HAL_GetTick>
 8001028:	4602      	mov	r2, r0
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	68fa      	ldr	r2, [r7, #12]
 8001030:	429a      	cmp	r2, r3
 8001032:	d8f7      	bhi.n	8001024 <HAL_Delay+0x28>
  {
  }
}
 8001034:	bf00      	nop
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	2400000c 	.word	0x2400000c

08001044 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <HAL_GetREVID+0x14>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	0c1b      	lsrs	r3, r3, #16
}
 800104e:	4618      	mov	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	5c001000 	.word	0x5c001000

0800105c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800106c:	4904      	ldr	r1, [pc, #16]	; (8001080 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4313      	orrs	r3, r2
 8001072:	604b      	str	r3, [r1, #4]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	58000400 	.word	0x58000400

08001084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001094:	4b0b      	ldr	r3, [pc, #44]	; (80010c4 <__NVIC_SetPriorityGrouping+0x40>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010a0:	4013      	ands	r3, r2
 80010a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 80010ae:	4313      	orrs	r3, r2
 80010b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010b2:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <__NVIC_SetPriorityGrouping+0x40>)
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	60d3      	str	r3, [r2, #12]
}
 80010b8:	bf00      	nop
 80010ba:	3714      	adds	r7, #20
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	e000ed00 	.word	0xe000ed00
 80010c8:	05fa0000 	.word	0x05fa0000

080010cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d0:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <__NVIC_GetPriorityGrouping+0x18>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	0a1b      	lsrs	r3, r3, #8
 80010d6:	f003 0307 	and.w	r3, r3, #7
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	db0a      	blt.n	8001112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	490c      	ldr	r1, [pc, #48]	; (8001134 <__NVIC_SetPriority+0x4c>)
 8001102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	440b      	add	r3, r1
 800110c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001110:	e00a      	b.n	8001128 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4908      	ldr	r1, [pc, #32]	; (8001138 <__NVIC_SetPriority+0x50>)
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	3b04      	subs	r3, #4
 8001120:	0112      	lsls	r2, r2, #4
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	440b      	add	r3, r1
 8001126:	761a      	strb	r2, [r3, #24]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000e100 	.word	0xe000e100
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	; 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f1c3 0307 	rsb	r3, r3, #7
 8001156:	2b04      	cmp	r3, #4
 8001158:	bf28      	it	cs
 800115a:	2304      	movcs	r3, #4
 800115c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3304      	adds	r3, #4
 8001162:	2b06      	cmp	r3, #6
 8001164:	d902      	bls.n	800116c <NVIC_EncodePriority+0x30>
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3b03      	subs	r3, #3
 800116a:	e000      	b.n	800116e <NVIC_EncodePriority+0x32>
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	f04f 32ff 	mov.w	r2, #4294967295
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43da      	mvns	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	401a      	ands	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001184:	f04f 31ff 	mov.w	r1, #4294967295
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43d9      	mvns	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	4313      	orrs	r3, r2
         );
}
 8001196:	4618      	mov	r0, r3
 8001198:	3724      	adds	r7, #36	; 0x24
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011b4:	d301      	bcc.n	80011ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011b6:	2301      	movs	r3, #1
 80011b8:	e00f      	b.n	80011da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ba:	4a0a      	ldr	r2, [pc, #40]	; (80011e4 <SysTick_Config+0x40>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3b01      	subs	r3, #1
 80011c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011c2:	210f      	movs	r1, #15
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295
 80011c8:	f7ff ff8e 	bl	80010e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011cc:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <SysTick_Config+0x40>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011d2:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <SysTick_Config+0x40>)
 80011d4:	2207      	movs	r2, #7
 80011d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	e000e010 	.word	0xe000e010

080011e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff ff47 	bl	8001084 <__NVIC_SetPriorityGrouping>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b086      	sub	sp, #24
 8001202:	af00      	add	r7, sp, #0
 8001204:	4603      	mov	r3, r0
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607a      	str	r2, [r7, #4]
 800120a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800120c:	f7ff ff5e 	bl	80010cc <__NVIC_GetPriorityGrouping>
 8001210:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	68b9      	ldr	r1, [r7, #8]
 8001216:	6978      	ldr	r0, [r7, #20]
 8001218:	f7ff ff90 	bl	800113c <NVIC_EncodePriority>
 800121c:	4602      	mov	r2, r0
 800121e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001222:	4611      	mov	r1, r2
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff5f 	bl	80010e8 <__NVIC_SetPriority>
}
 800122a:	bf00      	nop
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff ffb2 	bl	80011a4 <SysTick_Config>
 8001240:	4603      	mov	r3, r0
}
 8001242:	4618      	mov	r0, r3
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e0cf      	b.n	80013fe <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001264:	2b00      	cmp	r3, #0
 8001266:	d106      	bne.n	8001276 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2223      	movs	r2, #35	; 0x23
 800126c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff fc51 	bl	8000b18 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	4b64      	ldr	r3, [pc, #400]	; (8001408 <HAL_ETH_Init+0x1bc>)
 8001278:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800127c:	4a62      	ldr	r2, [pc, #392]	; (8001408 <HAL_ETH_Init+0x1bc>)
 800127e:	f043 0302 	orr.w	r3, r3, #2
 8001282:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001286:	4b60      	ldr	r3, [pc, #384]	; (8001408 <HAL_ETH_Init+0x1bc>)
 8001288:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800128c:	f003 0302 	and.w	r3, r3, #2
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	7a1b      	ldrb	r3, [r3, #8]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d103      	bne.n	80012a4 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 800129c:	2000      	movs	r0, #0
 800129e:	f7ff fedd 	bl	800105c <HAL_SYSCFG_ETHInterfaceSelect>
 80012a2:	e003      	b.n	80012ac <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80012a4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80012a8:	f7ff fed8 	bl	800105c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80012ac:	4b57      	ldr	r3, [pc, #348]	; (800140c <HAL_ETH_Init+0x1c0>)
 80012ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	6812      	ldr	r2, [r2, #0]
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80012c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80012c8:	f7ff fe8c 	bl	8000fe4 <HAL_GetTick>
 80012cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80012ce:	e011      	b.n	80012f4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80012d0:	f7ff fe88 	bl	8000fe4 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80012de:	d909      	bls.n	80012f4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2204      	movs	r2, #4
 80012e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	22e0      	movs	r2, #224	; 0xe0
 80012ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e084      	b.n	80013fe <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	2b00      	cmp	r3, #0
 8001304:	d1e4      	bne.n	80012d0 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f000 f886 	bl	8001418 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 800130c:	f001 feb0 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8001310:	4603      	mov	r3, r0
 8001312:	4a3f      	ldr	r2, [pc, #252]	; (8001410 <HAL_ETH_Init+0x1c4>)
 8001314:	fba2 2303 	umull	r2, r3, r2, r3
 8001318:	0c9a      	lsrs	r2, r3, #18
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	3a01      	subs	r2, #1
 8001320:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f000 fa71 	bl	800180c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001332:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001336:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001342:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001346:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	695b      	ldr	r3, [r3, #20]
 800134e:	f003 0303 	and.w	r3, r3, #3
 8001352:	2b00      	cmp	r3, #0
 8001354:	d009      	beq.n	800136a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	22e0      	movs	r2, #224	; 0xe0
 8001362:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e049      	b.n	80013fe <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001372:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001376:	4b27      	ldr	r3, [pc, #156]	; (8001414 <HAL_ETH_Init+0x1c8>)
 8001378:	4013      	ands	r3, r2
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6952      	ldr	r2, [r2, #20]
 800137e:	0051      	lsls	r1, r2, #1
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	430b      	orrs	r3, r1
 8001386:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800138a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 fad9 	bl	8001946 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f000 fb1f 	bl	80019d8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	3305      	adds	r3, #5
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	021a      	lsls	r2, r3, #8
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	3304      	adds	r3, #4
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	4619      	mov	r1, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	430a      	orrs	r2, r1
 80013b4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	3303      	adds	r3, #3
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	061a      	lsls	r2, r3, #24
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	3302      	adds	r3, #2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	041b      	lsls	r3, r3, #16
 80013cc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	3301      	adds	r3, #1
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80013d8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80013e6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80013e8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2200      	movs	r2, #0
 80013f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2210      	movs	r2, #16
 80013f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	58024400 	.word	0x58024400
 800140c:	58000400 	.word	0x58000400
 8001410:	431bde83 	.word	0x431bde83
 8001414:	ffff8001 	.word	0xffff8001

08001418 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001428:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001430:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001432:	f001 fe1d 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8001436:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	4a1e      	ldr	r2, [pc, #120]	; (80014b4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d908      	bls.n	8001452 <HAL_ETH_SetMDIOClockRange+0x3a>
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	4a1d      	ldr	r2, [pc, #116]	; (80014b8 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d804      	bhi.n	8001452 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	e027      	b.n	80014a2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	4a18      	ldr	r2, [pc, #96]	; (80014b8 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d908      	bls.n	800146c <HAL_ETH_SetMDIOClockRange+0x54>
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	4a17      	ldr	r2, [pc, #92]	; (80014bc <HAL_ETH_SetMDIOClockRange+0xa4>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d204      	bcs.n	800146c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	e01a      	b.n	80014a2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	4a13      	ldr	r2, [pc, #76]	; (80014bc <HAL_ETH_SetMDIOClockRange+0xa4>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d303      	bcc.n	800147c <HAL_ETH_SetMDIOClockRange+0x64>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d911      	bls.n	80014a0 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d908      	bls.n	8001496 <HAL_ETH_SetMDIOClockRange+0x7e>
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	4a0f      	ldr	r2, [pc, #60]	; (80014c4 <HAL_ETH_SetMDIOClockRange+0xac>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d804      	bhi.n	8001496 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	e005      	b.n	80014a2 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	e000      	b.n	80014a2 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80014a0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	01312cff 	.word	0x01312cff
 80014b8:	02160ebf 	.word	0x02160ebf
 80014bc:	03938700 	.word	0x03938700
 80014c0:	05f5e0ff 	.word	0x05f5e0ff
 80014c4:	08f0d17f 	.word	0x08f0d17f

080014c8 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80014da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	791b      	ldrb	r3, [r3, #4]
 80014e0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80014e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	7b1b      	ldrb	r3, [r3, #12]
 80014e8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80014ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	7b5b      	ldrb	r3, [r3, #13]
 80014f0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80014f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	7b9b      	ldrb	r3, [r3, #14]
 80014f8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80014fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	7bdb      	ldrb	r3, [r3, #15]
 8001500:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001502:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	7c12      	ldrb	r2, [r2, #16]
 8001508:	2a00      	cmp	r2, #0
 800150a:	d102      	bne.n	8001512 <ETH_SetMACConfig+0x4a>
 800150c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001510:	e000      	b.n	8001514 <ETH_SetMACConfig+0x4c>
 8001512:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001514:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	7c52      	ldrb	r2, [r2, #17]
 800151a:	2a00      	cmp	r2, #0
 800151c:	d102      	bne.n	8001524 <ETH_SetMACConfig+0x5c>
 800151e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001522:	e000      	b.n	8001526 <ETH_SetMACConfig+0x5e>
 8001524:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001526:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	7c9b      	ldrb	r3, [r3, #18]
 800152c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800152e:	431a      	orrs	r2, r3
               macconf->Speed |
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001534:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800153a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	7f1b      	ldrb	r3, [r3, #28]
 8001540:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001542:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	7f5b      	ldrb	r3, [r3, #29]
 8001548:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800154a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	7f92      	ldrb	r2, [r2, #30]
 8001550:	2a00      	cmp	r2, #0
 8001552:	d102      	bne.n	800155a <ETH_SetMACConfig+0x92>
 8001554:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001558:	e000      	b.n	800155c <ETH_SetMACConfig+0x94>
 800155a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800155c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	7fdb      	ldrb	r3, [r3, #31]
 8001562:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001564:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	f892 2020 	ldrb.w	r2, [r2, #32]
 800156c:	2a00      	cmp	r2, #0
 800156e:	d102      	bne.n	8001576 <ETH_SetMACConfig+0xae>
 8001570:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001574:	e000      	b.n	8001578 <ETH_SetMACConfig+0xb0>
 8001576:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001578:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800157e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001586:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001588:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 800158e:	4313      	orrs	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b56      	ldr	r3, [pc, #344]	; (80016f4 <ETH_SetMACConfig+0x22c>)
 800159a:	4013      	ands	r3, r2
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	68f9      	ldr	r1, [r7, #12]
 80015a2:	430b      	orrs	r3, r1
 80015a4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015aa:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80015b2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80015b4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015bc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80015be:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80015c6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80015c8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80015d0:	2a00      	cmp	r2, #0
 80015d2:	d102      	bne.n	80015da <ETH_SetMACConfig+0x112>
 80015d4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015d8:	e000      	b.n	80015dc <ETH_SetMACConfig+0x114>
 80015da:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80015dc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80015e2:	4313      	orrs	r3, r2
 80015e4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	4b42      	ldr	r3, [pc, #264]	; (80016f8 <ETH_SetMACConfig+0x230>)
 80015ee:	4013      	ands	r3, r2
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	6812      	ldr	r2, [r2, #0]
 80015f4:	68f9      	ldr	r1, [r7, #12]
 80015f6:	430b      	orrs	r3, r1
 80015f8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001600:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001606:	4313      	orrs	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68da      	ldr	r2, [r3, #12]
 8001610:	4b3a      	ldr	r3, [pc, #232]	; (80016fc <ETH_SetMACConfig+0x234>)
 8001612:	4013      	ands	r3, r2
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	68f9      	ldr	r1, [r7, #12]
 800161a:	430b      	orrs	r3, r1
 800161c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001624:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800162a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001632:	2a00      	cmp	r2, #0
 8001634:	d101      	bne.n	800163a <ETH_SetMACConfig+0x172>
 8001636:	2280      	movs	r2, #128	; 0x80
 8001638:	e000      	b.n	800163c <ETH_SetMACConfig+0x174>
 800163a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800163c:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001642:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001644:	4313      	orrs	r3, r2
 8001646:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800164e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001652:	4013      	ands	r3, r2
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	68f9      	ldr	r1, [r7, #12]
 800165a:	430b      	orrs	r3, r1
 800165c:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001664:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800166c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800166e:	4313      	orrs	r3, r2
 8001670:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800167a:	f023 0103 	bic.w	r1, r3, #3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	430a      	orrs	r2, r1
 8001686:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001692:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80016ae:	2a00      	cmp	r2, #0
 80016b0:	d101      	bne.n	80016b6 <ETH_SetMACConfig+0x1ee>
 80016b2:	2240      	movs	r2, #64	; 0x40
 80016b4:	e000      	b.n	80016b8 <ETH_SetMACConfig+0x1f0>
 80016b6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80016b8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80016c0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80016c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80016ca:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80016cc:	4313      	orrs	r3, r2
 80016ce:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80016d8:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	68fa      	ldr	r2, [r7, #12]
 80016e2:	430a      	orrs	r2, r1
 80016e4:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80016e8:	bf00      	nop
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	00048083 	.word	0x00048083
 80016f8:	c0f88000 	.word	0xc0f88000
 80016fc:	fffffef0 	.word	0xfffffef0

08001700 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	4b38      	ldr	r3, [pc, #224]	; (80017f8 <ETH_SetDMAConfig+0xf8>)
 8001716:	4013      	ands	r3, r2
 8001718:	683a      	ldr	r2, [r7, #0]
 800171a:	6811      	ldr	r1, [r2, #0]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	430b      	orrs	r3, r1
 8001722:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001726:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	791b      	ldrb	r3, [r3, #4]
 800172c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001732:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	7b1b      	ldrb	r3, [r3, #12]
 8001738:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800173a:	4313      	orrs	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	4b2c      	ldr	r3, [pc, #176]	; (80017fc <ETH_SetDMAConfig+0xfc>)
 800174a:	4013      	ands	r3, r2
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	68f9      	ldr	r1, [r7, #12]
 8001752:	430b      	orrs	r3, r1
 8001754:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001758:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	7b5b      	ldrb	r3, [r3, #13]
 800175e:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001764:	4313      	orrs	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001770:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <ETH_SetDMAConfig+0x100>)
 8001776:	4013      	ands	r3, r2
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	68f9      	ldr	r1, [r7, #12]
 800177e:	430b      	orrs	r3, r1
 8001780:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001784:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	7d1b      	ldrb	r3, [r3, #20]
 8001790:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001792:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	7f5b      	ldrb	r3, [r3, #29]
 8001798:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 800179a:	4313      	orrs	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017a6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80017aa:	4b16      	ldr	r3, [pc, #88]	; (8001804 <ETH_SetDMAConfig+0x104>)
 80017ac:	4013      	ands	r3, r2
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	68f9      	ldr	r1, [r7, #12]
 80017b4:	430b      	orrs	r3, r1
 80017b6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80017ba:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	7f1b      	ldrb	r3, [r3, #28]
 80017c2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80017c8:	4313      	orrs	r3, r2
 80017ca:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80017d4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80017d8:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <ETH_SetDMAConfig+0x108>)
 80017da:	4013      	ands	r3, r2
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	68f9      	ldr	r1, [r7, #12]
 80017e2:	430b      	orrs	r3, r1
 80017e4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80017e8:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 80017ec:	bf00      	nop
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	ffff87fd 	.word	0xffff87fd
 80017fc:	ffff2ffe 	.word	0xffff2ffe
 8001800:	fffec000 	.word	0xfffec000
 8001804:	ffc0efef 	.word	0xffc0efef
 8001808:	7fc0ffff 	.word	0x7fc0ffff

0800180c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b0a4      	sub	sp, #144	; 0x90
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001814:	2301      	movs	r3, #1
 8001816:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800181a:	2300      	movs	r3, #0
 800181c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800181e:	2300      	movs	r3, #0
 8001820:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800182a:	2301      	movs	r3, #1
 800182c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001830:	2301      	movs	r3, #1
 8001832:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001836:	2301      	movs	r3, #1
 8001838:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001842:	2301      	movs	r3, #1
 8001844:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800184c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800184e:	2300      	movs	r3, #0
 8001850:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001854:	2300      	movs	r3, #0
 8001856:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800185e:	2300      	movs	r3, #0
 8001860:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001864:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001868:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800186a:	2300      	movs	r3, #0
 800186c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001870:	2300      	movs	r3, #0
 8001872:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001874:	2301      	movs	r3, #1
 8001876:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800187a:	2300      	movs	r3, #0
 800187c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001886:	2300      	movs	r3, #0
 8001888:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800188a:	2300      	movs	r3, #0
 800188c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 800188e:	2300      	movs	r3, #0
 8001890:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800189e:	2301      	movs	r3, #1
 80018a0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80018a4:	2320      	movs	r3, #32
 80018a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80018b6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80018ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80018bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018c0:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80018c8:	2302      	movs	r3, #2
 80018ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80018d4:	2300      	movs	r3, #0
 80018d6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80018e6:	2300      	movs	r3, #0
 80018e8:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80018ea:	2301      	movs	r3, #1
 80018ec:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80018f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018f4:	4619      	mov	r1, r3
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff fde6 	bl	80014c8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80018fc:	2301      	movs	r3, #1
 80018fe:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001900:	2301      	movs	r3, #1
 8001902:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001904:	2300      	movs	r3, #0
 8001906:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001916:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800191a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001920:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001924:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 800192c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001930:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001932:	f107 0308 	add.w	r3, r7, #8
 8001936:	4619      	mov	r1, r3
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff fee1 	bl	8001700 <ETH_SetDMAConfig>
}
 800193e:	bf00      	nop
 8001940:	3790      	adds	r7, #144	; 0x90
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001946:	b480      	push	{r7}
 8001948:	b085      	sub	sp, #20
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	e01d      	b.n	8001990 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68d9      	ldr	r1, [r3, #12]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4613      	mov	r3, r2
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	4413      	add	r3, r2
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	440b      	add	r3, r1
 8001964:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800197e:	68b9      	ldr	r1, [r7, #8]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	3206      	adds	r2, #6
 8001986:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	3301      	adds	r3, #1
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2b03      	cmp	r3, #3
 8001994:	d9de      	bls.n	8001954 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019a4:	461a      	mov	r2, r3
 80019a6:	2303      	movs	r3, #3
 80019a8:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68da      	ldr	r2, [r3, #12]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019b8:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68da      	ldr	r2, [r3, #12]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019c8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	e023      	b.n	8001a2e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6919      	ldr	r1, [r3, #16]
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	4613      	mov	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	4413      	add	r3, r2
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	440b      	add	r3, r1
 80019f6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	2200      	movs	r2, #0
 8001a02:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	2200      	movs	r2, #0
 8001a14:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001a1c:	68b9      	ldr	r1, [r7, #8]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	68fa      	ldr	r2, [r7, #12]
 8001a22:	3212      	adds	r2, #18
 8001a24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d9d8      	bls.n	80019e6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	691a      	ldr	r2, [r3, #16]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a6e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a82:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8001a86:	bf00      	nop
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b089      	sub	sp, #36	; 0x24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001aa2:	4b89      	ldr	r3, [pc, #548]	; (8001cc8 <HAL_GPIO_Init+0x234>)
 8001aa4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001aa6:	e194      	b.n	8001dd2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2101      	movs	r1, #1
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 8186 	beq.w	8001dcc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d005      	beq.n	8001ad8 <HAL_GPIO_Init+0x44>
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d130      	bne.n	8001b3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4013      	ands	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68da      	ldr	r2, [r3, #12]
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b0e:	2201      	movs	r2, #1
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	f003 0201 	and.w	r2, r3, #1
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	69ba      	ldr	r2, [r7, #24]
 8001b38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d017      	beq.n	8001b76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d123      	bne.n	8001bca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	220f      	movs	r2, #15
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	691a      	ldr	r2, [r3, #16]
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	69ba      	ldr	r2, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	69b9      	ldr	r1, [r7, #24]
 8001bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4013      	ands	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0203 	and.w	r2, r3, #3
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80e0 	beq.w	8001dcc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0c:	4b2f      	ldr	r3, [pc, #188]	; (8001ccc <HAL_GPIO_Init+0x238>)
 8001c0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c12:	4a2e      	ldr	r2, [pc, #184]	; (8001ccc <HAL_GPIO_Init+0x238>)
 8001c14:	f043 0302 	orr.w	r3, r3, #2
 8001c18:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001c1c:	4b2b      	ldr	r3, [pc, #172]	; (8001ccc <HAL_GPIO_Init+0x238>)
 8001c1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c2a:	4a29      	ldr	r2, [pc, #164]	; (8001cd0 <HAL_GPIO_Init+0x23c>)
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	3302      	adds	r3, #2
 8001c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0303 	and.w	r3, r3, #3
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	220f      	movs	r2, #15
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a20      	ldr	r2, [pc, #128]	; (8001cd4 <HAL_GPIO_Init+0x240>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d052      	beq.n	8001cfc <HAL_GPIO_Init+0x268>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a1f      	ldr	r2, [pc, #124]	; (8001cd8 <HAL_GPIO_Init+0x244>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d031      	beq.n	8001cc2 <HAL_GPIO_Init+0x22e>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a1e      	ldr	r2, [pc, #120]	; (8001cdc <HAL_GPIO_Init+0x248>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d02b      	beq.n	8001cbe <HAL_GPIO_Init+0x22a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a1d      	ldr	r2, [pc, #116]	; (8001ce0 <HAL_GPIO_Init+0x24c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d025      	beq.n	8001cba <HAL_GPIO_Init+0x226>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a1c      	ldr	r2, [pc, #112]	; (8001ce4 <HAL_GPIO_Init+0x250>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01f      	beq.n	8001cb6 <HAL_GPIO_Init+0x222>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a1b      	ldr	r2, [pc, #108]	; (8001ce8 <HAL_GPIO_Init+0x254>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d019      	beq.n	8001cb2 <HAL_GPIO_Init+0x21e>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a1a      	ldr	r2, [pc, #104]	; (8001cec <HAL_GPIO_Init+0x258>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d013      	beq.n	8001cae <HAL_GPIO_Init+0x21a>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a19      	ldr	r2, [pc, #100]	; (8001cf0 <HAL_GPIO_Init+0x25c>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d00d      	beq.n	8001caa <HAL_GPIO_Init+0x216>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a18      	ldr	r2, [pc, #96]	; (8001cf4 <HAL_GPIO_Init+0x260>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d007      	beq.n	8001ca6 <HAL_GPIO_Init+0x212>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a17      	ldr	r2, [pc, #92]	; (8001cf8 <HAL_GPIO_Init+0x264>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d101      	bne.n	8001ca2 <HAL_GPIO_Init+0x20e>
 8001c9e:	2309      	movs	r3, #9
 8001ca0:	e02d      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001ca2:	230a      	movs	r3, #10
 8001ca4:	e02b      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001ca6:	2308      	movs	r3, #8
 8001ca8:	e029      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001caa:	2307      	movs	r3, #7
 8001cac:	e027      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cae:	2306      	movs	r3, #6
 8001cb0:	e025      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	e023      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cb6:	2304      	movs	r3, #4
 8001cb8:	e021      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cba:	2303      	movs	r3, #3
 8001cbc:	e01f      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	e01d      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e01b      	b.n	8001cfe <HAL_GPIO_Init+0x26a>
 8001cc6:	bf00      	nop
 8001cc8:	58000080 	.word	0x58000080
 8001ccc:	58024400 	.word	0x58024400
 8001cd0:	58000400 	.word	0x58000400
 8001cd4:	58020000 	.word	0x58020000
 8001cd8:	58020400 	.word	0x58020400
 8001cdc:	58020800 	.word	0x58020800
 8001ce0:	58020c00 	.word	0x58020c00
 8001ce4:	58021000 	.word	0x58021000
 8001ce8:	58021400 	.word	0x58021400
 8001cec:	58021800 	.word	0x58021800
 8001cf0:	58021c00 	.word	0x58021c00
 8001cf4:	58022000 	.word	0x58022000
 8001cf8:	58022400 	.word	0x58022400
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	f002 0203 	and.w	r2, r2, #3
 8001d04:	0092      	lsls	r2, r2, #2
 8001d06:	4093      	lsls	r3, r2
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d0e:	4938      	ldr	r1, [pc, #224]	; (8001df0 <HAL_GPIO_Init+0x35c>)
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	69ba      	ldr	r2, [r7, #24]
 8001d18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001d42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001d4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001d70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4013      	ands	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	f47f ae63 	bne.w	8001aa8 <HAL_GPIO_Init+0x14>
  }
}
 8001de2:	bf00      	nop
 8001de4:	bf00      	nop
 8001de6:	3724      	adds	r7, #36	; 0x24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	58000400 	.word	0x58000400

08001df4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001dfc:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <HAL_HSEM_FastTake+0x2c>)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3320      	adds	r3, #32
 8001e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e06:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <HAL_HSEM_FastTake+0x30>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d101      	bne.n	8001e10 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	e000      	b.n	8001e12 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	58026400 	.word	0x58026400
 8001e24:	80000300 	.word	0x80000300

08001e28 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001e32:	4906      	ldr	r1, [pc, #24]	; (8001e4c <HAL_HSEM_Release+0x24>)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	58026400 	.word	0x58026400

08001e50 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e52:	b08f      	sub	sp, #60	; 0x3c
 8001e54:	af0a      	add	r7, sp, #40	; 0x28
 8001e56:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e116      	b.n	8002090 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d106      	bne.n	8001e82 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7fe ff4f 	bl	8000d20 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2203      	movs	r2, #3
 8001e86:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d102      	bne.n	8001e9c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f003 fd87 	bl	80059b4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	603b      	str	r3, [r7, #0]
 8001eac:	687e      	ldr	r6, [r7, #4]
 8001eae:	466d      	mov	r5, sp
 8001eb0:	f106 0410 	add.w	r4, r6, #16
 8001eb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ebc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ec0:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ec4:	1d33      	adds	r3, r6, #4
 8001ec6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec8:	6838      	ldr	r0, [r7, #0]
 8001eca:	f003 fd05 	bl	80058d8 <USB_CoreInit>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d005      	beq.n	8001ee0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e0d7      	b.n	8002090 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f003 fd75 	bl	80059d6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	73fb      	strb	r3, [r7, #15]
 8001ef0:	e04a      	b.n	8001f88 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ef2:	7bfa      	ldrb	r2, [r7, #15]
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	4413      	add	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	333d      	adds	r3, #61	; 0x3d
 8001f02:	2201      	movs	r2, #1
 8001f04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f06:	7bfa      	ldrb	r2, [r7, #15]
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4413      	add	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	440b      	add	r3, r1
 8001f14:	333c      	adds	r3, #60	; 0x3c
 8001f16:	7bfa      	ldrb	r2, [r7, #15]
 8001f18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f1a:	7bfa      	ldrb	r2, [r7, #15]
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	b298      	uxth	r0, r3
 8001f20:	6879      	ldr	r1, [r7, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	4413      	add	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	3344      	adds	r3, #68	; 0x44
 8001f2e:	4602      	mov	r2, r0
 8001f30:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f32:	7bfa      	ldrb	r2, [r7, #15]
 8001f34:	6879      	ldr	r1, [r7, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	3340      	adds	r3, #64	; 0x40
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f46:	7bfa      	ldrb	r2, [r7, #15]
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	4413      	add	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	440b      	add	r3, r1
 8001f54:	3348      	adds	r3, #72	; 0x48
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f5a:	7bfa      	ldrb	r2, [r7, #15]
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	334c      	adds	r3, #76	; 0x4c
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f6e:	7bfa      	ldrb	r2, [r7, #15]
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	4613      	mov	r3, r2
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	4413      	add	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	3354      	adds	r3, #84	; 0x54
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
 8001f84:	3301      	adds	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	7bfa      	ldrb	r2, [r7, #15]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d3af      	bcc.n	8001ef2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f92:	2300      	movs	r3, #0
 8001f94:	73fb      	strb	r3, [r7, #15]
 8001f96:	e044      	b.n	8002022 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f98:	7bfa      	ldrb	r2, [r7, #15]
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001faa:	2200      	movs	r2, #0
 8001fac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001fae:	7bfa      	ldrb	r2, [r7, #15]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001fc0:	7bfa      	ldrb	r2, [r7, #15]
 8001fc2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001fc4:	7bfa      	ldrb	r2, [r7, #15]
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fda:	7bfa      	ldrb	r2, [r7, #15]
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ff0:	7bfa      	ldrb	r2, [r7, #15]
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002006:	7bfa      	ldrb	r2, [r7, #15]
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	3301      	adds	r3, #1
 8002020:	73fb      	strb	r3, [r7, #15]
 8002022:	7bfa      	ldrb	r2, [r7, #15]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	429a      	cmp	r2, r3
 800202a:	d3b5      	bcc.n	8001f98 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	603b      	str	r3, [r7, #0]
 8002032:	687e      	ldr	r6, [r7, #4]
 8002034:	466d      	mov	r5, sp
 8002036:	f106 0410 	add.w	r4, r6, #16
 800203a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800203c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800203e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002040:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002042:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002046:	e885 0003 	stmia.w	r5, {r0, r1}
 800204a:	1d33      	adds	r3, r6, #4
 800204c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800204e:	6838      	ldr	r0, [r7, #0]
 8002050:	f003 fd0e 	bl	8005a70 <USB_DevInit>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d005      	beq.n	8002066 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2202      	movs	r2, #2
 800205e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e014      	b.n	8002090 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207a:	2b01      	cmp	r3, #1
 800207c:	d102      	bne.n	8002084 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f80a 	bl	8002098 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f003 fecc 	bl	8005e26 <USB_DevDisconnect>

  return HAL_OK;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002098 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80020c6:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_PCDEx_ActivateLPM+0x44>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	10000003 	.word	0x10000003

080020e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80020e8:	4b29      	ldr	r3, [pc, #164]	; (8002190 <HAL_PWREx_ConfigSupply+0xb0>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	2b06      	cmp	r3, #6
 80020f2:	d00a      	beq.n	800210a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80020f4:	4b26      	ldr	r3, [pc, #152]	; (8002190 <HAL_PWREx_ConfigSupply+0xb0>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d001      	beq.n	8002106 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e040      	b.n	8002188 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	e03e      	b.n	8002188 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800210a:	4b21      	ldr	r3, [pc, #132]	; (8002190 <HAL_PWREx_ConfigSupply+0xb0>)
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002112:	491f      	ldr	r1, [pc, #124]	; (8002190 <HAL_PWREx_ConfigSupply+0xb0>)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4313      	orrs	r3, r2
 8002118:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800211a:	f7fe ff63 	bl	8000fe4 <HAL_GetTick>
 800211e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002120:	e009      	b.n	8002136 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002122:	f7fe ff5f 	bl	8000fe4 <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002130:	d901      	bls.n	8002136 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e028      	b.n	8002188 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002136:	4b16      	ldr	r3, [pc, #88]	; (8002190 <HAL_PWREx_ConfigSupply+0xb0>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800213e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002142:	d1ee      	bne.n	8002122 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b1e      	cmp	r3, #30
 8002148:	d008      	beq.n	800215c <HAL_PWREx_ConfigSupply+0x7c>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b2e      	cmp	r3, #46	; 0x2e
 800214e:	d005      	beq.n	800215c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b1d      	cmp	r3, #29
 8002154:	d002      	beq.n	800215c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b2d      	cmp	r3, #45	; 0x2d
 800215a:	d114      	bne.n	8002186 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800215c:	f7fe ff42 	bl	8000fe4 <HAL_GetTick>
 8002160:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002162:	e009      	b.n	8002178 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002164:	f7fe ff3e 	bl	8000fe4 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002172:	d901      	bls.n	8002178 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e007      	b.n	8002188 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002178:	4b05      	ldr	r3, [pc, #20]	; (8002190 <HAL_PWREx_ConfigSupply+0xb0>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002184:	d1ee      	bne.n	8002164 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	58024800 	.word	0x58024800

08002194 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002198:	4b05      	ldr	r3, [pc, #20]	; (80021b0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4a04      	ldr	r2, [pc, #16]	; (80021b0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800219e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021a2:	60d3      	str	r3, [r2, #12]
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	58024800 	.word	0x58024800

080021b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08c      	sub	sp, #48	; 0x30
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d102      	bne.n	80021c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	f000 bc1d 	b.w	8002a02 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f000 8087 	beq.w	80022e4 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021d6:	4b99      	ldr	r3, [pc, #612]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021de:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021e0:	4b96      	ldr	r3, [pc, #600]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80021e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e8:	2b10      	cmp	r3, #16
 80021ea:	d007      	beq.n	80021fc <HAL_RCC_OscConfig+0x48>
 80021ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ee:	2b18      	cmp	r3, #24
 80021f0:	d110      	bne.n	8002214 <HAL_RCC_OscConfig+0x60>
 80021f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f4:	f003 0303 	and.w	r3, r3, #3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d10b      	bne.n	8002214 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021fc:	4b8f      	ldr	r3, [pc, #572]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d06c      	beq.n	80022e2 <HAL_RCC_OscConfig+0x12e>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d168      	bne.n	80022e2 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e3f6      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800221c:	d106      	bne.n	800222c <HAL_RCC_OscConfig+0x78>
 800221e:	4b87      	ldr	r3, [pc, #540]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a86      	ldr	r2, [pc, #536]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	e02e      	b.n	800228a <HAL_RCC_OscConfig+0xd6>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d10c      	bne.n	800224e <HAL_RCC_OscConfig+0x9a>
 8002234:	4b81      	ldr	r3, [pc, #516]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a80      	ldr	r2, [pc, #512]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800223a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	4b7e      	ldr	r3, [pc, #504]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a7d      	ldr	r2, [pc, #500]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002246:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	e01d      	b.n	800228a <HAL_RCC_OscConfig+0xd6>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002256:	d10c      	bne.n	8002272 <HAL_RCC_OscConfig+0xbe>
 8002258:	4b78      	ldr	r3, [pc, #480]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a77      	ldr	r2, [pc, #476]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800225e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	4b75      	ldr	r3, [pc, #468]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a74      	ldr	r2, [pc, #464]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800226a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800226e:	6013      	str	r3, [r2, #0]
 8002270:	e00b      	b.n	800228a <HAL_RCC_OscConfig+0xd6>
 8002272:	4b72      	ldr	r3, [pc, #456]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a71      	ldr	r2, [pc, #452]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	4b6f      	ldr	r3, [pc, #444]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a6e      	ldr	r2, [pc, #440]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002288:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d013      	beq.n	80022ba <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002292:	f7fe fea7 	bl	8000fe4 <HAL_GetTick>
 8002296:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800229a:	f7fe fea3 	bl	8000fe4 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b64      	cmp	r3, #100	; 0x64
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e3aa      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022ac:	4b63      	ldr	r3, [pc, #396]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0f0      	beq.n	800229a <HAL_RCC_OscConfig+0xe6>
 80022b8:	e014      	b.n	80022e4 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ba:	f7fe fe93 	bl	8000fe4 <HAL_GetTick>
 80022be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022c2:	f7fe fe8f 	bl	8000fe4 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b64      	cmp	r3, #100	; 0x64
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e396      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80022d4:	4b59      	ldr	r3, [pc, #356]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1f0      	bne.n	80022c2 <HAL_RCC_OscConfig+0x10e>
 80022e0:	e000      	b.n	80022e4 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 80cb 	beq.w	8002488 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022f2:	4b52      	ldr	r3, [pc, #328]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80022fa:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80022fc:	4b4f      	ldr	r3, [pc, #316]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80022fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002300:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d007      	beq.n	8002318 <HAL_RCC_OscConfig+0x164>
 8002308:	6a3b      	ldr	r3, [r7, #32]
 800230a:	2b18      	cmp	r3, #24
 800230c:	d156      	bne.n	80023bc <HAL_RCC_OscConfig+0x208>
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d151      	bne.n	80023bc <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002318:	4b48      	ldr	r3, [pc, #288]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b00      	cmp	r3, #0
 8002322:	d005      	beq.n	8002330 <HAL_RCC_OscConfig+0x17c>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e368      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002330:	4b42      	ldr	r3, [pc, #264]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f023 0219 	bic.w	r2, r3, #25
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	493f      	ldr	r1, [pc, #252]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800233e:	4313      	orrs	r3, r2
 8002340:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002342:	f7fe fe4f 	bl	8000fe4 <HAL_GetTick>
 8002346:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800234a:	f7fe fe4b 	bl	8000fe4 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e352      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800235c:	4b37      	ldr	r3, [pc, #220]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0f0      	beq.n	800234a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002368:	f7fe fe6c 	bl	8001044 <HAL_GetREVID>
 800236c:	4603      	mov	r3, r0
 800236e:	f241 0203 	movw	r2, #4099	; 0x1003
 8002372:	4293      	cmp	r3, r2
 8002374:	d817      	bhi.n	80023a6 <HAL_RCC_OscConfig+0x1f2>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	2b40      	cmp	r3, #64	; 0x40
 800237c:	d108      	bne.n	8002390 <HAL_RCC_OscConfig+0x1dc>
 800237e:	4b2f      	ldr	r3, [pc, #188]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002386:	4a2d      	ldr	r2, [pc, #180]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002388:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800238c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800238e:	e07b      	b.n	8002488 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002390:	4b2a      	ldr	r3, [pc, #168]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	031b      	lsls	r3, r3, #12
 800239e:	4927      	ldr	r1, [pc, #156]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023a4:	e070      	b.n	8002488 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a6:	4b25      	ldr	r3, [pc, #148]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	061b      	lsls	r3, r3, #24
 80023b4:	4921      	ldr	r1, [pc, #132]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023ba:	e065      	b.n	8002488 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d048      	beq.n	8002456 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80023c4:	4b1d      	ldr	r3, [pc, #116]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 0219 	bic.w	r2, r3, #25
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	491a      	ldr	r1, [pc, #104]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d6:	f7fe fe05 	bl	8000fe4 <HAL_GetTick>
 80023da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023de:	f7fe fe01 	bl	8000fe4 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e308      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023f0:	4b12      	ldr	r3, [pc, #72]	; (800243c <HAL_RCC_OscConfig+0x288>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0f0      	beq.n	80023de <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023fc:	f7fe fe22 	bl	8001044 <HAL_GetREVID>
 8002400:	4603      	mov	r3, r0
 8002402:	f241 0203 	movw	r2, #4099	; 0x1003
 8002406:	4293      	cmp	r3, r2
 8002408:	d81a      	bhi.n	8002440 <HAL_RCC_OscConfig+0x28c>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2b40      	cmp	r3, #64	; 0x40
 8002410:	d108      	bne.n	8002424 <HAL_RCC_OscConfig+0x270>
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800241a:	4a08      	ldr	r2, [pc, #32]	; (800243c <HAL_RCC_OscConfig+0x288>)
 800241c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002420:	6053      	str	r3, [r2, #4]
 8002422:	e031      	b.n	8002488 <HAL_RCC_OscConfig+0x2d4>
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	031b      	lsls	r3, r3, #12
 8002432:	4902      	ldr	r1, [pc, #8]	; (800243c <HAL_RCC_OscConfig+0x288>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]
 8002438:	e026      	b.n	8002488 <HAL_RCC_OscConfig+0x2d4>
 800243a:	bf00      	nop
 800243c:	58024400 	.word	0x58024400
 8002440:	4b9a      	ldr	r3, [pc, #616]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	061b      	lsls	r3, r3, #24
 800244e:	4997      	ldr	r1, [pc, #604]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
 8002454:	e018      	b.n	8002488 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002456:	4b95      	ldr	r3, [pc, #596]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a94      	ldr	r2, [pc, #592]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800245c:	f023 0301 	bic.w	r3, r3, #1
 8002460:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002462:	f7fe fdbf 	bl	8000fe4 <HAL_GetTick>
 8002466:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800246a:	f7fe fdbb 	bl	8000fe4 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e2c2      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800247c:	4b8b      	ldr	r3, [pc, #556]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1f0      	bne.n	800246a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0310 	and.w	r3, r3, #16
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a9 	beq.w	80025e8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002496:	4b85      	ldr	r3, [pc, #532]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800249e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80024a0:	4b82      	ldr	r3, [pc, #520]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80024a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d007      	beq.n	80024bc <HAL_RCC_OscConfig+0x308>
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	2b18      	cmp	r3, #24
 80024b0:	d13a      	bne.n	8002528 <HAL_RCC_OscConfig+0x374>
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f003 0303 	and.w	r3, r3, #3
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d135      	bne.n	8002528 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024bc:	4b7b      	ldr	r3, [pc, #492]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d005      	beq.n	80024d4 <HAL_RCC_OscConfig+0x320>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	2b80      	cmp	r3, #128	; 0x80
 80024ce:	d001      	beq.n	80024d4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e296      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80024d4:	f7fe fdb6 	bl	8001044 <HAL_GetREVID>
 80024d8:	4603      	mov	r3, r0
 80024da:	f241 0203 	movw	r2, #4099	; 0x1003
 80024de:	4293      	cmp	r3, r2
 80024e0:	d817      	bhi.n	8002512 <HAL_RCC_OscConfig+0x35e>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	d108      	bne.n	80024fc <HAL_RCC_OscConfig+0x348>
 80024ea:	4b70      	ldr	r3, [pc, #448]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80024f2:	4a6e      	ldr	r2, [pc, #440]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80024f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80024f8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80024fa:	e075      	b.n	80025e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80024fc:	4b6b      	ldr	r3, [pc, #428]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	069b      	lsls	r3, r3, #26
 800250a:	4968      	ldr	r1, [pc, #416]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800250c:	4313      	orrs	r3, r2
 800250e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002510:	e06a      	b.n	80025e8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002512:	4b66      	ldr	r3, [pc, #408]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	061b      	lsls	r3, r3, #24
 8002520:	4962      	ldr	r1, [pc, #392]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002522:	4313      	orrs	r3, r2
 8002524:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002526:	e05f      	b.n	80025e8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d042      	beq.n	80025b6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002530:	4b5e      	ldr	r3, [pc, #376]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a5d      	ldr	r2, [pc, #372]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002536:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800253a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253c:	f7fe fd52 	bl	8000fe4 <HAL_GetTick>
 8002540:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002544:	f7fe fd4e 	bl	8000fe4 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e255      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002556:	4b55      	ldr	r3, [pc, #340]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002562:	f7fe fd6f 	bl	8001044 <HAL_GetREVID>
 8002566:	4603      	mov	r3, r0
 8002568:	f241 0203 	movw	r2, #4099	; 0x1003
 800256c:	4293      	cmp	r3, r2
 800256e:	d817      	bhi.n	80025a0 <HAL_RCC_OscConfig+0x3ec>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	2b20      	cmp	r3, #32
 8002576:	d108      	bne.n	800258a <HAL_RCC_OscConfig+0x3d6>
 8002578:	4b4c      	ldr	r3, [pc, #304]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002580:	4a4a      	ldr	r2, [pc, #296]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002582:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002586:	6053      	str	r3, [r2, #4]
 8002588:	e02e      	b.n	80025e8 <HAL_RCC_OscConfig+0x434>
 800258a:	4b48      	ldr	r3, [pc, #288]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	069b      	lsls	r3, r3, #26
 8002598:	4944      	ldr	r1, [pc, #272]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800259a:	4313      	orrs	r3, r2
 800259c:	604b      	str	r3, [r1, #4]
 800259e:	e023      	b.n	80025e8 <HAL_RCC_OscConfig+0x434>
 80025a0:	4b42      	ldr	r3, [pc, #264]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	061b      	lsls	r3, r3, #24
 80025ae:	493f      	ldr	r1, [pc, #252]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	60cb      	str	r3, [r1, #12]
 80025b4:	e018      	b.n	80025e8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80025b6:	4b3d      	ldr	r3, [pc, #244]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a3c      	ldr	r2, [pc, #240]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80025bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c2:	f7fe fd0f 	bl	8000fe4 <HAL_GetTick>
 80025c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80025ca:	f7fe fd0b 	bl	8000fe4 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e212      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80025dc:	4b33      	ldr	r3, [pc, #204]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1f0      	bne.n	80025ca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d036      	beq.n	8002662 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	695b      	ldr	r3, [r3, #20]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d019      	beq.n	8002630 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025fc:	4b2b      	ldr	r3, [pc, #172]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 80025fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002600:	4a2a      	ldr	r2, [pc, #168]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002602:	f043 0301 	orr.w	r3, r3, #1
 8002606:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002608:	f7fe fcec 	bl	8000fe4 <HAL_GetTick>
 800260c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002610:	f7fe fce8 	bl	8000fe4 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e1ef      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002622:	4b22      	ldr	r3, [pc, #136]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d0f0      	beq.n	8002610 <HAL_RCC_OscConfig+0x45c>
 800262e:	e018      	b.n	8002662 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002630:	4b1e      	ldr	r3, [pc, #120]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002632:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002634:	4a1d      	ldr	r2, [pc, #116]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002636:	f023 0301 	bic.w	r3, r3, #1
 800263a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800263c:	f7fe fcd2 	bl	8000fe4 <HAL_GetTick>
 8002640:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002644:	f7fe fcce 	bl	8000fe4 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e1d5      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f0      	bne.n	8002644 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b00      	cmp	r3, #0
 800266c:	d039      	beq.n	80026e2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d01c      	beq.n	80026b0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002676:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a0c      	ldr	r2, [pc, #48]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800267c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002680:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002682:	f7fe fcaf 	bl	8000fe4 <HAL_GetTick>
 8002686:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800268a:	f7fe fcab 	bl	8000fe4 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e1b2      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800269c:	4b03      	ldr	r3, [pc, #12]	; (80026ac <HAL_RCC_OscConfig+0x4f8>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d0f0      	beq.n	800268a <HAL_RCC_OscConfig+0x4d6>
 80026a8:	e01b      	b.n	80026e2 <HAL_RCC_OscConfig+0x52e>
 80026aa:	bf00      	nop
 80026ac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026b0:	4b9b      	ldr	r3, [pc, #620]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a9a      	ldr	r2, [pc, #616]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80026b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80026ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80026bc:	f7fe fc92 	bl	8000fe4 <HAL_GetTick>
 80026c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80026c4:	f7fe fc8e 	bl	8000fe4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e195      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026d6:	4b92      	ldr	r3, [pc, #584]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f000 8081 	beq.w	80027f2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026f0:	4b8c      	ldr	r3, [pc, #560]	; (8002924 <HAL_RCC_OscConfig+0x770>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a8b      	ldr	r2, [pc, #556]	; (8002924 <HAL_RCC_OscConfig+0x770>)
 80026f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026fc:	f7fe fc72 	bl	8000fe4 <HAL_GetTick>
 8002700:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002704:	f7fe fc6e 	bl	8000fe4 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b64      	cmp	r3, #100	; 0x64
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e175      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002716:	4b83      	ldr	r3, [pc, #524]	; (8002924 <HAL_RCC_OscConfig+0x770>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d106      	bne.n	8002738 <HAL_RCC_OscConfig+0x584>
 800272a:	4b7d      	ldr	r3, [pc, #500]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800272c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272e:	4a7c      	ldr	r2, [pc, #496]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6713      	str	r3, [r2, #112]	; 0x70
 8002736:	e02d      	b.n	8002794 <HAL_RCC_OscConfig+0x5e0>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10c      	bne.n	800275a <HAL_RCC_OscConfig+0x5a6>
 8002740:	4b77      	ldr	r3, [pc, #476]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002744:	4a76      	ldr	r2, [pc, #472]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002746:	f023 0301 	bic.w	r3, r3, #1
 800274a:	6713      	str	r3, [r2, #112]	; 0x70
 800274c:	4b74      	ldr	r3, [pc, #464]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800274e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002750:	4a73      	ldr	r2, [pc, #460]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002752:	f023 0304 	bic.w	r3, r3, #4
 8002756:	6713      	str	r3, [r2, #112]	; 0x70
 8002758:	e01c      	b.n	8002794 <HAL_RCC_OscConfig+0x5e0>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	2b05      	cmp	r3, #5
 8002760:	d10c      	bne.n	800277c <HAL_RCC_OscConfig+0x5c8>
 8002762:	4b6f      	ldr	r3, [pc, #444]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002766:	4a6e      	ldr	r2, [pc, #440]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002768:	f043 0304 	orr.w	r3, r3, #4
 800276c:	6713      	str	r3, [r2, #112]	; 0x70
 800276e:	4b6c      	ldr	r3, [pc, #432]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002772:	4a6b      	ldr	r2, [pc, #428]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6713      	str	r3, [r2, #112]	; 0x70
 800277a:	e00b      	b.n	8002794 <HAL_RCC_OscConfig+0x5e0>
 800277c:	4b68      	ldr	r3, [pc, #416]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800277e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002780:	4a67      	ldr	r2, [pc, #412]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002782:	f023 0301 	bic.w	r3, r3, #1
 8002786:	6713      	str	r3, [r2, #112]	; 0x70
 8002788:	4b65      	ldr	r3, [pc, #404]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800278a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278c:	4a64      	ldr	r2, [pc, #400]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800278e:	f023 0304 	bic.w	r3, r3, #4
 8002792:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d015      	beq.n	80027c8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279c:	f7fe fc22 	bl	8000fe4 <HAL_GetTick>
 80027a0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027a2:	e00a      	b.n	80027ba <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027a4:	f7fe fc1e 	bl	8000fe4 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e123      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027ba:	4b59      	ldr	r3, [pc, #356]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80027bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0ee      	beq.n	80027a4 <HAL_RCC_OscConfig+0x5f0>
 80027c6:	e014      	b.n	80027f2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c8:	f7fe fc0c 	bl	8000fe4 <HAL_GetTick>
 80027cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027ce:	e00a      	b.n	80027e6 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027d0:	f7fe fc08 	bl	8000fe4 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	f241 3288 	movw	r2, #5000	; 0x1388
 80027de:	4293      	cmp	r3, r2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e10d      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027e6:	4b4e      	ldr	r3, [pc, #312]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80027e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1ee      	bne.n	80027d0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8102 	beq.w	8002a00 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80027fc:	4b48      	ldr	r3, [pc, #288]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002804:	2b18      	cmp	r3, #24
 8002806:	f000 80bd 	beq.w	8002984 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280e:	2b02      	cmp	r3, #2
 8002810:	f040 809e 	bne.w	8002950 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002814:	4b42      	ldr	r3, [pc, #264]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a41      	ldr	r2, [pc, #260]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800281a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800281e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002820:	f7fe fbe0 	bl	8000fe4 <HAL_GetTick>
 8002824:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002826:	e008      	b.n	800283a <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002828:	f7fe fbdc 	bl	8000fe4 <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	2b02      	cmp	r3, #2
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e0e3      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800283a:	4b39      	ldr	r3, [pc, #228]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1f0      	bne.n	8002828 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002846:	4b36      	ldr	r3, [pc, #216]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002848:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800284a:	4b37      	ldr	r3, [pc, #220]	; (8002928 <HAL_RCC_OscConfig+0x774>)
 800284c:	4013      	ands	r3, r2
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002856:	0112      	lsls	r2, r2, #4
 8002858:	430a      	orrs	r2, r1
 800285a:	4931      	ldr	r1, [pc, #196]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800285c:	4313      	orrs	r3, r2
 800285e:	628b      	str	r3, [r1, #40]	; 0x28
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002864:	3b01      	subs	r3, #1
 8002866:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800286e:	3b01      	subs	r3, #1
 8002870:	025b      	lsls	r3, r3, #9
 8002872:	b29b      	uxth	r3, r3
 8002874:	431a      	orrs	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800287a:	3b01      	subs	r3, #1
 800287c:	041b      	lsls	r3, r3, #16
 800287e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002888:	3b01      	subs	r3, #1
 800288a:	061b      	lsls	r3, r3, #24
 800288c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002890:	4923      	ldr	r1, [pc, #140]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002892:	4313      	orrs	r3, r2
 8002894:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002896:	4b22      	ldr	r3, [pc, #136]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289a:	4a21      	ldr	r2, [pc, #132]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800289c:	f023 0301 	bic.w	r3, r3, #1
 80028a0:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80028a2:	4b1f      	ldr	r3, [pc, #124]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028a6:	4b21      	ldr	r3, [pc, #132]	; (800292c <HAL_RCC_OscConfig+0x778>)
 80028a8:	4013      	ands	r3, r2
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80028ae:	00d2      	lsls	r2, r2, #3
 80028b0:	491b      	ldr	r1, [pc, #108]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80028b6:	4b1a      	ldr	r3, [pc, #104]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ba:	f023 020c 	bic.w	r2, r3, #12
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	4917      	ldr	r1, [pc, #92]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80028c8:	4b15      	ldr	r3, [pc, #84]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028cc:	f023 0202 	bic.w	r2, r3, #2
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d4:	4912      	ldr	r1, [pc, #72]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028de:	4a10      	ldr	r2, [pc, #64]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028e6:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ea:	4a0d      	ldr	r2, [pc, #52]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80028f2:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f6:	4a0a      	ldr	r2, [pc, #40]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 80028f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80028fe:	4b08      	ldr	r3, [pc, #32]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002902:	4a07      	ldr	r2, [pc, #28]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002904:	f043 0301 	orr.w	r3, r3, #1
 8002908:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800290a:	4b05      	ldr	r3, [pc, #20]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a04      	ldr	r2, [pc, #16]	; (8002920 <HAL_RCC_OscConfig+0x76c>)
 8002910:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002914:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002916:	f7fe fb65 	bl	8000fe4 <HAL_GetTick>
 800291a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800291c:	e011      	b.n	8002942 <HAL_RCC_OscConfig+0x78e>
 800291e:	bf00      	nop
 8002920:	58024400 	.word	0x58024400
 8002924:	58024800 	.word	0x58024800
 8002928:	fffffc0c 	.word	0xfffffc0c
 800292c:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002930:	f7fe fb58 	bl	8000fe4 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e05f      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002942:	4b32      	ldr	r3, [pc, #200]	; (8002a0c <HAL_RCC_OscConfig+0x858>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f0      	beq.n	8002930 <HAL_RCC_OscConfig+0x77c>
 800294e:	e057      	b.n	8002a00 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002950:	4b2e      	ldr	r3, [pc, #184]	; (8002a0c <HAL_RCC_OscConfig+0x858>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a2d      	ldr	r2, [pc, #180]	; (8002a0c <HAL_RCC_OscConfig+0x858>)
 8002956:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800295a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295c:	f7fe fb42 	bl	8000fe4 <HAL_GetTick>
 8002960:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002964:	f7fe fb3e 	bl	8000fe4 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e045      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002976:	4b25      	ldr	r3, [pc, #148]	; (8002a0c <HAL_RCC_OscConfig+0x858>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x7b0>
 8002982:	e03d      	b.n	8002a00 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002984:	4b21      	ldr	r3, [pc, #132]	; (8002a0c <HAL_RCC_OscConfig+0x858>)
 8002986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002988:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800298a:	4b20      	ldr	r3, [pc, #128]	; (8002a0c <HAL_RCC_OscConfig+0x858>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	2b01      	cmp	r3, #1
 8002996:	d031      	beq.n	80029fc <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	f003 0203 	and.w	r2, r3, #3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d12a      	bne.n	80029fc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	091b      	lsrs	r3, r3, #4
 80029aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d122      	bne.n	80029fc <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d11a      	bne.n	80029fc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	0a5b      	lsrs	r3, r3, #9
 80029ca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d111      	bne.n	80029fc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	0c1b      	lsrs	r3, r3, #16
 80029dc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d108      	bne.n	80029fc <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	0e1b      	lsrs	r3, r3, #24
 80029ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d001      	beq.n	8002a00 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e000      	b.n	8002a02 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3730      	adds	r7, #48	; 0x30
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	58024400 	.word	0x58024400

08002a10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e19c      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a24:	4b8a      	ldr	r3, [pc, #552]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d910      	bls.n	8002a54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a32:	4b87      	ldr	r3, [pc, #540]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f023 020f 	bic.w	r2, r3, #15
 8002a3a:	4985      	ldr	r1, [pc, #532]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a42:	4b83      	ldr	r3, [pc, #524]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 030f 	and.w	r3, r3, #15
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d001      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e184      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0304 	and.w	r3, r3, #4
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d010      	beq.n	8002a82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691a      	ldr	r2, [r3, #16]
 8002a64:	4b7b      	ldr	r3, [pc, #492]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d908      	bls.n	8002a82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002a70:	4b78      	ldr	r3, [pc, #480]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	4975      	ldr	r1, [pc, #468]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d010      	beq.n	8002ab0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	695a      	ldr	r2, [r3, #20]
 8002a92:	4b70      	ldr	r3, [pc, #448]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d908      	bls.n	8002ab0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a9e:	4b6d      	ldr	r3, [pc, #436]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	496a      	ldr	r1, [pc, #424]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0310 	and.w	r3, r3, #16
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d010      	beq.n	8002ade <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	699a      	ldr	r2, [r3, #24]
 8002ac0:	4b64      	ldr	r3, [pc, #400]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d908      	bls.n	8002ade <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002acc:	4b61      	ldr	r3, [pc, #388]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	495e      	ldr	r1, [pc, #376]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0320 	and.w	r3, r3, #32
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d010      	beq.n	8002b0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	69da      	ldr	r2, [r3, #28]
 8002aee:	4b59      	ldr	r3, [pc, #356]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d908      	bls.n	8002b0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002afa:	4b56      	ldr	r3, [pc, #344]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	4953      	ldr	r1, [pc, #332]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d010      	beq.n	8002b3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	4b4d      	ldr	r3, [pc, #308]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 030f 	and.w	r3, r3, #15
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d908      	bls.n	8002b3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b28:	4b4a      	ldr	r3, [pc, #296]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f023 020f 	bic.w	r2, r3, #15
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	4947      	ldr	r1, [pc, #284]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d055      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002b46:	4b43      	ldr	r3, [pc, #268]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	4940      	ldr	r1, [pc, #256]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d107      	bne.n	8002b70 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b60:	4b3c      	ldr	r3, [pc, #240]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d121      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e0f6      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d107      	bne.n	8002b88 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b78:	4b36      	ldr	r3, [pc, #216]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d115      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e0ea      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d107      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b90:	4b30      	ldr	r3, [pc, #192]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d109      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0de      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ba0:	4b2c      	ldr	r3, [pc, #176]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d101      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e0d6      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bb0:	4b28      	ldr	r3, [pc, #160]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	f023 0207 	bic.w	r2, r3, #7
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	4925      	ldr	r1, [pc, #148]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc2:	f7fe fa0f 	bl	8000fe4 <HAL_GetTick>
 8002bc6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bc8:	e00a      	b.n	8002be0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bca:	f7fe fa0b 	bl	8000fe4 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e0be      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be0:	4b1c      	ldr	r3, [pc, #112]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d1eb      	bne.n	8002bca <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d010      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68da      	ldr	r2, [r3, #12]
 8002c02:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d208      	bcs.n	8002c20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c0e:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f023 020f 	bic.w	r2, r3, #15
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	490e      	ldr	r1, [pc, #56]	; (8002c54 <HAL_RCC_ClockConfig+0x244>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c20:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 030f 	and.w	r3, r3, #15
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d214      	bcs.n	8002c58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2e:	4b08      	ldr	r3, [pc, #32]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f023 020f 	bic.w	r2, r3, #15
 8002c36:	4906      	ldr	r1, [pc, #24]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c3e:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <HAL_RCC_ClockConfig+0x240>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e086      	b.n	8002d5e <HAL_RCC_ClockConfig+0x34e>
 8002c50:	52002000 	.word	0x52002000
 8002c54:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d010      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	691a      	ldr	r2, [r3, #16]
 8002c68:	4b3f      	ldr	r3, [pc, #252]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d208      	bcs.n	8002c86 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c74:	4b3c      	ldr	r3, [pc, #240]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	4939      	ldr	r1, [pc, #228]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d010      	beq.n	8002cb4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	4b34      	ldr	r3, [pc, #208]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d208      	bcs.n	8002cb4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002ca2:	4b31      	ldr	r3, [pc, #196]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	492e      	ldr	r1, [pc, #184]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0310 	and.w	r3, r3, #16
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699a      	ldr	r2, [r3, #24]
 8002cc4:	4b28      	ldr	r3, [pc, #160]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d208      	bcs.n	8002ce2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002cd0:	4b25      	ldr	r3, [pc, #148]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	4922      	ldr	r1, [pc, #136]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0320 	and.w	r3, r3, #32
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d010      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	4b1d      	ldr	r3, [pc, #116]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d208      	bcs.n	8002d10 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	4917      	ldr	r1, [pc, #92]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d10:	f000 f834 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8002d14:	4602      	mov	r2, r0
 8002d16:	4b14      	ldr	r3, [pc, #80]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	0a1b      	lsrs	r3, r3, #8
 8002d1c:	f003 030f 	and.w	r3, r3, #15
 8002d20:	4912      	ldr	r1, [pc, #72]	; (8002d6c <HAL_RCC_ClockConfig+0x35c>)
 8002d22:	5ccb      	ldrb	r3, [r1, r3]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <HAL_RCC_ClockConfig+0x358>)
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	4a0d      	ldr	r2, [pc, #52]	; (8002d6c <HAL_RCC_ClockConfig+0x35c>)
 8002d38:	5cd3      	ldrb	r3, [r2, r3]
 8002d3a:	f003 031f 	and.w	r3, r3, #31
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	fa22 f303 	lsr.w	r3, r2, r3
 8002d44:	4a0a      	ldr	r2, [pc, #40]	; (8002d70 <HAL_RCC_ClockConfig+0x360>)
 8002d46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d48:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <HAL_RCC_ClockConfig+0x364>)
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <HAL_RCC_ClockConfig+0x368>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe f8fc 	bl	8000f50 <HAL_InitTick>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3718      	adds	r7, #24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	58024400 	.word	0x58024400
 8002d6c:	08005f5c 	.word	0x08005f5c
 8002d70:	24000004 	.word	0x24000004
 8002d74:	24000000 	.word	0x24000000
 8002d78:	24000008 	.word	0x24000008

08002d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b089      	sub	sp, #36	; 0x24
 8002d80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d82:	4bb3      	ldr	r3, [pc, #716]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d8a:	2b18      	cmp	r3, #24
 8002d8c:	f200 8155 	bhi.w	800303a <HAL_RCC_GetSysClockFreq+0x2be>
 8002d90:	a201      	add	r2, pc, #4	; (adr r2, 8002d98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d96:	bf00      	nop
 8002d98:	08002dfd 	.word	0x08002dfd
 8002d9c:	0800303b 	.word	0x0800303b
 8002da0:	0800303b 	.word	0x0800303b
 8002da4:	0800303b 	.word	0x0800303b
 8002da8:	0800303b 	.word	0x0800303b
 8002dac:	0800303b 	.word	0x0800303b
 8002db0:	0800303b 	.word	0x0800303b
 8002db4:	0800303b 	.word	0x0800303b
 8002db8:	08002e23 	.word	0x08002e23
 8002dbc:	0800303b 	.word	0x0800303b
 8002dc0:	0800303b 	.word	0x0800303b
 8002dc4:	0800303b 	.word	0x0800303b
 8002dc8:	0800303b 	.word	0x0800303b
 8002dcc:	0800303b 	.word	0x0800303b
 8002dd0:	0800303b 	.word	0x0800303b
 8002dd4:	0800303b 	.word	0x0800303b
 8002dd8:	08002e29 	.word	0x08002e29
 8002ddc:	0800303b 	.word	0x0800303b
 8002de0:	0800303b 	.word	0x0800303b
 8002de4:	0800303b 	.word	0x0800303b
 8002de8:	0800303b 	.word	0x0800303b
 8002dec:	0800303b 	.word	0x0800303b
 8002df0:	0800303b 	.word	0x0800303b
 8002df4:	0800303b 	.word	0x0800303b
 8002df8:	08002e2f 	.word	0x08002e2f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dfc:	4b94      	ldr	r3, [pc, #592]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d009      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002e08:	4b91      	ldr	r3, [pc, #580]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	08db      	lsrs	r3, r3, #3
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	4a90      	ldr	r2, [pc, #576]	; (8003054 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e14:	fa22 f303 	lsr.w	r3, r2, r3
 8002e18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002e1a:	e111      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002e1c:	4b8d      	ldr	r3, [pc, #564]	; (8003054 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e1e:	61bb      	str	r3, [r7, #24]
    break;
 8002e20:	e10e      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002e22:	4b8d      	ldr	r3, [pc, #564]	; (8003058 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e24:	61bb      	str	r3, [r7, #24]
    break;
 8002e26:	e10b      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002e28:	4b8c      	ldr	r3, [pc, #560]	; (800305c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002e2a:	61bb      	str	r3, [r7, #24]
    break;
 8002e2c:	e108      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e2e:	4b88      	ldr	r3, [pc, #544]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002e38:	4b85      	ldr	r3, [pc, #532]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3c:	091b      	lsrs	r3, r3, #4
 8002e3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e42:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e44:	4b82      	ldr	r3, [pc, #520]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002e4e:	4b80      	ldr	r3, [pc, #512]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e52:	08db      	lsrs	r3, r3, #3
 8002e54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	fb02 f303 	mul.w	r3, r2, r3
 8002e5e:	ee07 3a90 	vmov	s15, r3
 8002e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e66:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80e1 	beq.w	8003034 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	f000 8083 	beq.w	8002f80 <HAL_RCC_GetSysClockFreq+0x204>
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	f200 80a1 	bhi.w	8002fc4 <HAL_RCC_GetSysClockFreq+0x248>
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d003      	beq.n	8002e90 <HAL_RCC_GetSysClockFreq+0x114>
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d056      	beq.n	8002f3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002e8e:	e099      	b.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e90:	4b6f      	ldr	r3, [pc, #444]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0320 	and.w	r3, r3, #32
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d02d      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002e9c:	4b6c      	ldr	r3, [pc, #432]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	08db      	lsrs	r3, r3, #3
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	4a6b      	ldr	r2, [pc, #428]	; (8003054 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8002eac:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	ee07 3a90 	vmov	s15, r3
 8002eb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	ee07 3a90 	vmov	s15, r3
 8002ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ec6:	4b62      	ldr	r3, [pc, #392]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ece:	ee07 3a90 	vmov	s15, r3
 8002ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ed6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002eda:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ee6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ef2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002ef6:	e087      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	ee07 3a90 	vmov	s15, r3
 8002efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f02:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003064 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f0a:	4b51      	ldr	r3, [pc, #324]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f12:	ee07 3a90 	vmov	s15, r3
 8002f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f1e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002f3a:	e065      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	ee07 3a90 	vmov	s15, r3
 8002f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f46:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003068 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f4e:	4b40      	ldr	r3, [pc, #256]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f56:	ee07 3a90 	vmov	s15, r3
 8002f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f62:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002f7e:	e043      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	ee07 3a90 	vmov	s15, r3
 8002f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f8a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800306c <HAL_RCC_GetSysClockFreq+0x2f0>
 8002f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f92:	4b2f      	ldr	r3, [pc, #188]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f9a:	ee07 3a90 	vmov	s15, r3
 8002f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fa2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fa6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002faa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002fb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002fc2:	e021      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	ee07 3a90 	vmov	s15, r3
 8002fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fce:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003068 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fde:	ee07 3a90 	vmov	s15, r3
 8002fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fe6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fea:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ff6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003002:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003006:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	0a5b      	lsrs	r3, r3, #9
 800300e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003012:	3301      	adds	r3, #1
 8003014:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	ee07 3a90 	vmov	s15, r3
 800301c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003020:	edd7 6a07 	vldr	s13, [r7, #28]
 8003024:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003028:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800302c:	ee17 3a90 	vmov	r3, s15
 8003030:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003032:	e005      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	61bb      	str	r3, [r7, #24]
    break;
 8003038:	e002      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800303a:	4b07      	ldr	r3, [pc, #28]	; (8003058 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800303c:	61bb      	str	r3, [r7, #24]
    break;
 800303e:	bf00      	nop
  }

  return sysclockfreq;
 8003040:	69bb      	ldr	r3, [r7, #24]
}
 8003042:	4618      	mov	r0, r3
 8003044:	3724      	adds	r7, #36	; 0x24
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	58024400 	.word	0x58024400
 8003054:	03d09000 	.word	0x03d09000
 8003058:	003d0900 	.word	0x003d0900
 800305c:	007a1200 	.word	0x007a1200
 8003060:	46000000 	.word	0x46000000
 8003064:	4c742400 	.word	0x4c742400
 8003068:	4a742400 	.word	0x4a742400
 800306c:	4af42400 	.word	0x4af42400

08003070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003076:	f7ff fe81 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 800307a:	4602      	mov	r2, r0
 800307c:	4b10      	ldr	r3, [pc, #64]	; (80030c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	490f      	ldr	r1, [pc, #60]	; (80030c4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003088:	5ccb      	ldrb	r3, [r1, r3]
 800308a:	f003 031f 	and.w	r3, r3, #31
 800308e:	fa22 f303 	lsr.w	r3, r2, r3
 8003092:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003094:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f003 030f 	and.w	r3, r3, #15
 800309c:	4a09      	ldr	r2, [pc, #36]	; (80030c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800309e:	5cd3      	ldrb	r3, [r2, r3]
 80030a0:	f003 031f 	and.w	r3, r3, #31
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	fa22 f303 	lsr.w	r3, r2, r3
 80030aa:	4a07      	ldr	r2, [pc, #28]	; (80030c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80030ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80030ae:	4a07      	ldr	r2, [pc, #28]	; (80030cc <HAL_RCC_GetHCLKFreq+0x5c>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80030b4:	4b04      	ldr	r3, [pc, #16]	; (80030c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80030b6:	681b      	ldr	r3, [r3, #0]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	58024400 	.word	0x58024400
 80030c4:	08005f5c 	.word	0x08005f5c
 80030c8:	24000004 	.word	0x24000004
 80030cc:	24000000 	.word	0x24000000

080030d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80030d4:	f7ff ffcc 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 80030d8:	4602      	mov	r2, r0
 80030da:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	091b      	lsrs	r3, r3, #4
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	4904      	ldr	r1, [pc, #16]	; (80030f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030e6:	5ccb      	ldrb	r3, [r1, r3]
 80030e8:	f003 031f 	and.w	r3, r3, #31
 80030ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	58024400 	.word	0x58024400
 80030f8:	08005f5c 	.word	0x08005f5c

080030fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003100:	f7ff ffb6 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8003104:	4602      	mov	r2, r0
 8003106:	4b06      	ldr	r3, [pc, #24]	; (8003120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	0a1b      	lsrs	r3, r3, #8
 800310c:	f003 0307 	and.w	r3, r3, #7
 8003110:	4904      	ldr	r1, [pc, #16]	; (8003124 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003112:	5ccb      	ldrb	r3, [r1, r3]
 8003114:	f003 031f 	and.w	r3, r3, #31
 8003118:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800311c:	4618      	mov	r0, r3
 800311e:	bd80      	pop	{r7, pc}
 8003120:	58024400 	.word	0x58024400
 8003124:	08005f5c 	.word	0x08005f5c

08003128 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003130:	2300      	movs	r3, #0
 8003132:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003134:	2300      	movs	r3, #0
 8003136:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d03f      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003148:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800314c:	d02a      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800314e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003152:	d824      	bhi.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003154:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003158:	d018      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800315a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800315e:	d81e      	bhi.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003164:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003168:	d007      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800316a:	e018      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800316c:	4ba3      	ldr	r3, [pc, #652]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800316e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003170:	4aa2      	ldr	r2, [pc, #648]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003172:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003176:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003178:	e015      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	3304      	adds	r3, #4
 800317e:	2102      	movs	r1, #2
 8003180:	4618      	mov	r0, r3
 8003182:	f001 f9d5 	bl	8004530 <RCCEx_PLL2_Config>
 8003186:	4603      	mov	r3, r0
 8003188:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800318a:	e00c      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	3324      	adds	r3, #36	; 0x24
 8003190:	2102      	movs	r1, #2
 8003192:	4618      	mov	r0, r3
 8003194:	f001 fa7e 	bl	8004694 <RCCEx_PLL3_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800319c:	e003      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	75fb      	strb	r3, [r7, #23]
      break;
 80031a2:	e000      	b.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80031a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031a6:	7dfb      	ldrb	r3, [r7, #23]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d109      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80031ac:	4b93      	ldr	r3, [pc, #588]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031b8:	4990      	ldr	r1, [pc, #576]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	650b      	str	r3, [r1, #80]	; 0x50
 80031be:	e001      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031c0:	7dfb      	ldrb	r3, [r7, #23]
 80031c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d03d      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d826      	bhi.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80031d8:	a201      	add	r2, pc, #4	; (adr r2, 80031e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80031da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031de:	bf00      	nop
 80031e0:	080031f5 	.word	0x080031f5
 80031e4:	08003203 	.word	0x08003203
 80031e8:	08003215 	.word	0x08003215
 80031ec:	0800322d 	.word	0x0800322d
 80031f0:	0800322d 	.word	0x0800322d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031f4:	4b81      	ldr	r3, [pc, #516]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f8:	4a80      	ldr	r2, [pc, #512]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80031fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003200:	e015      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	3304      	adds	r3, #4
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f001 f991 	bl	8004530 <RCCEx_PLL2_Config>
 800320e:	4603      	mov	r3, r0
 8003210:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003212:	e00c      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3324      	adds	r3, #36	; 0x24
 8003218:	2100      	movs	r1, #0
 800321a:	4618      	mov	r0, r3
 800321c:	f001 fa3a 	bl	8004694 <RCCEx_PLL3_Config>
 8003220:	4603      	mov	r3, r0
 8003222:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003224:	e003      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	75fb      	strb	r3, [r7, #23]
      break;
 800322a:	e000      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800322c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800322e:	7dfb      	ldrb	r3, [r7, #23]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003234:	4b71      	ldr	r3, [pc, #452]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003236:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003238:	f023 0207 	bic.w	r2, r3, #7
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003240:	496e      	ldr	r1, [pc, #440]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003242:	4313      	orrs	r3, r2
 8003244:	650b      	str	r3, [r1, #80]	; 0x50
 8003246:	e001      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003248:	7dfb      	ldrb	r3, [r7, #23]
 800324a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003254:	2b00      	cmp	r3, #0
 8003256:	d042      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003260:	d02b      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003262:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003266:	d825      	bhi.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003268:	2bc0      	cmp	r3, #192	; 0xc0
 800326a:	d028      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x196>
 800326c:	2bc0      	cmp	r3, #192	; 0xc0
 800326e:	d821      	bhi.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003270:	2b80      	cmp	r3, #128	; 0x80
 8003272:	d016      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003274:	2b80      	cmp	r3, #128	; 0x80
 8003276:	d81d      	bhi.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800327c:	2b40      	cmp	r3, #64	; 0x40
 800327e:	d007      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003280:	e018      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003282:	4b5e      	ldr	r3, [pc, #376]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	4a5d      	ldr	r2, [pc, #372]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800328c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800328e:	e017      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	3304      	adds	r3, #4
 8003294:	2100      	movs	r1, #0
 8003296:	4618      	mov	r0, r3
 8003298:	f001 f94a 	bl	8004530 <RCCEx_PLL2_Config>
 800329c:	4603      	mov	r3, r0
 800329e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80032a0:	e00e      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	3324      	adds	r3, #36	; 0x24
 80032a6:	2100      	movs	r1, #0
 80032a8:	4618      	mov	r0, r3
 80032aa:	f001 f9f3 	bl	8004694 <RCCEx_PLL3_Config>
 80032ae:	4603      	mov	r3, r0
 80032b0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80032b2:	e005      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	75fb      	strb	r3, [r7, #23]
      break;
 80032b8:	e002      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80032ba:	bf00      	nop
 80032bc:	e000      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80032be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032c0:	7dfb      	ldrb	r3, [r7, #23]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d109      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80032c6:	4b4d      	ldr	r3, [pc, #308]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80032c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ca:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d2:	494a      	ldr	r1, [pc, #296]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	650b      	str	r3, [r1, #80]	; 0x50
 80032d8:	e001      	b.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032da:	7dfb      	ldrb	r3, [r7, #23]
 80032dc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d049      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80032f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032f4:	d030      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80032f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032fa:	d82a      	bhi.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80032fc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003300:	d02c      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003302:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003306:	d824      	bhi.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003308:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800330c:	d018      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x218>
 800330e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003312:	d81e      	bhi.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003318:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800331c:	d007      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800331e:	e018      	b.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003320:	4b36      	ldr	r3, [pc, #216]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003324:	4a35      	ldr	r2, [pc, #212]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003326:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800332a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800332c:	e017      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3304      	adds	r3, #4
 8003332:	2100      	movs	r1, #0
 8003334:	4618      	mov	r0, r3
 8003336:	f001 f8fb 	bl	8004530 <RCCEx_PLL2_Config>
 800333a:	4603      	mov	r3, r0
 800333c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800333e:	e00e      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3324      	adds	r3, #36	; 0x24
 8003344:	2100      	movs	r1, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f001 f9a4 	bl	8004694 <RCCEx_PLL3_Config>
 800334c:	4603      	mov	r3, r0
 800334e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003350:	e005      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	75fb      	strb	r3, [r7, #23]
      break;
 8003356:	e002      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003358:	bf00      	nop
 800335a:	e000      	b.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800335c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800335e:	7dfb      	ldrb	r3, [r7, #23]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10a      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003364:	4b25      	ldr	r3, [pc, #148]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003368:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003372:	4922      	ldr	r1, [pc, #136]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003374:	4313      	orrs	r3, r2
 8003376:	658b      	str	r3, [r1, #88]	; 0x58
 8003378:	e001      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800337a:	7dfb      	ldrb	r3, [r7, #23]
 800337c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003386:	2b00      	cmp	r3, #0
 8003388:	d04b      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003390:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003394:	d030      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003396:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800339a:	d82a      	bhi.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800339c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033a0:	d02e      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80033a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80033a6:	d824      	bhi.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80033a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033ac:	d018      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80033ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033b2:	d81e      	bhi.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80033b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033bc:	d007      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80033be:	e018      	b.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033c0:	4b0e      	ldr	r3, [pc, #56]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c4:	4a0d      	ldr	r2, [pc, #52]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80033c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80033cc:	e019      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	3304      	adds	r3, #4
 80033d2:	2100      	movs	r1, #0
 80033d4:	4618      	mov	r0, r3
 80033d6:	f001 f8ab 	bl	8004530 <RCCEx_PLL2_Config>
 80033da:	4603      	mov	r3, r0
 80033dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80033de:	e010      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	3324      	adds	r3, #36	; 0x24
 80033e4:	2100      	movs	r1, #0
 80033e6:	4618      	mov	r0, r3
 80033e8:	f001 f954 	bl	8004694 <RCCEx_PLL3_Config>
 80033ec:	4603      	mov	r3, r0
 80033ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80033f0:	e007      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	75fb      	strb	r3, [r7, #23]
      break;
 80033f6:	e004      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80033f8:	bf00      	nop
 80033fa:	e002      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80033fc:	58024400 	.word	0x58024400
      break;
 8003400:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003402:	7dfb      	ldrb	r3, [r7, #23]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10a      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003408:	4b99      	ldr	r3, [pc, #612]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800340a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800340c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003416:	4996      	ldr	r1, [pc, #600]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003418:	4313      	orrs	r3, r2
 800341a:	658b      	str	r3, [r1, #88]	; 0x58
 800341c:	e001      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800341e:	7dfb      	ldrb	r3, [r7, #23]
 8003420:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d032      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003432:	2b30      	cmp	r3, #48	; 0x30
 8003434:	d01c      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003436:	2b30      	cmp	r3, #48	; 0x30
 8003438:	d817      	bhi.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800343a:	2b20      	cmp	r3, #32
 800343c:	d00c      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800343e:	2b20      	cmp	r3, #32
 8003440:	d813      	bhi.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8003446:	2b10      	cmp	r3, #16
 8003448:	d10f      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800344a:	4b89      	ldr	r3, [pc, #548]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	4a88      	ldr	r2, [pc, #544]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003454:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003456:	e00e      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	3304      	adds	r3, #4
 800345c:	2102      	movs	r1, #2
 800345e:	4618      	mov	r0, r3
 8003460:	f001 f866 	bl	8004530 <RCCEx_PLL2_Config>
 8003464:	4603      	mov	r3, r0
 8003466:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003468:	e005      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	75fb      	strb	r3, [r7, #23]
      break;
 800346e:	e002      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003470:	bf00      	nop
 8003472:	e000      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8003474:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003476:	7dfb      	ldrb	r3, [r7, #23]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d109      	bne.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800347c:	4b7c      	ldr	r3, [pc, #496]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800347e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003480:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003488:	4979      	ldr	r1, [pc, #484]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800348a:	4313      	orrs	r3, r2
 800348c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800348e:	e001      	b.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003490:	7dfb      	ldrb	r3, [r7, #23]
 8003492:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d047      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034a8:	d030      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80034aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034ae:	d82a      	bhi.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80034b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80034b4:	d02c      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80034b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80034ba:	d824      	bhi.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80034bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034c0:	d018      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80034c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034c6:	d81e      	bhi.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80034cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034d0:	d007      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80034d2:	e018      	b.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034d4:	4b66      	ldr	r3, [pc, #408]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80034d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d8:	4a65      	ldr	r2, [pc, #404]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80034da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80034e0:	e017      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	3304      	adds	r3, #4
 80034e6:	2100      	movs	r1, #0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f001 f821 	bl	8004530 <RCCEx_PLL2_Config>
 80034ee:	4603      	mov	r3, r0
 80034f0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80034f2:	e00e      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3324      	adds	r3, #36	; 0x24
 80034f8:	2100      	movs	r1, #0
 80034fa:	4618      	mov	r0, r3
 80034fc:	f001 f8ca 	bl	8004694 <RCCEx_PLL3_Config>
 8003500:	4603      	mov	r3, r0
 8003502:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003504:	e005      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	75fb      	strb	r3, [r7, #23]
      break;
 800350a:	e002      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800350c:	bf00      	nop
 800350e:	e000      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8003510:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003512:	7dfb      	ldrb	r3, [r7, #23]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d109      	bne.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003518:	4b55      	ldr	r3, [pc, #340]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800351a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800351c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003524:	4952      	ldr	r1, [pc, #328]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8003526:	4313      	orrs	r3, r2
 8003528:	650b      	str	r3, [r1, #80]	; 0x50
 800352a:	e001      	b.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800352c:	7dfb      	ldrb	r3, [r7, #23]
 800352e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d049      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003540:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003544:	d02e      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003546:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800354a:	d828      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x476>
 800354c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003550:	d02a      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8003552:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003556:	d822      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003558:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800355c:	d026      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x484>
 800355e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003562:	d81c      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003564:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003568:	d010      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x464>
 800356a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800356e:	d816      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8003570:	2b00      	cmp	r3, #0
 8003572:	d01d      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8003574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003578:	d111      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	3304      	adds	r3, #4
 800357e:	2101      	movs	r1, #1
 8003580:	4618      	mov	r0, r3
 8003582:	f000 ffd5 	bl	8004530 <RCCEx_PLL2_Config>
 8003586:	4603      	mov	r3, r0
 8003588:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800358a:	e012      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3324      	adds	r3, #36	; 0x24
 8003590:	2101      	movs	r1, #1
 8003592:	4618      	mov	r0, r3
 8003594:	f001 f87e 	bl	8004694 <RCCEx_PLL3_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800359c:	e009      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	75fb      	strb	r3, [r7, #23]
      break;
 80035a2:	e006      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80035a4:	bf00      	nop
 80035a6:	e004      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80035a8:	bf00      	nop
 80035aa:	e002      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80035ac:	bf00      	nop
 80035ae:	e000      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80035b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035b2:	7dfb      	ldrb	r3, [r7, #23]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d109      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80035b8:	4b2d      	ldr	r3, [pc, #180]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035bc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035c4:	492a      	ldr	r1, [pc, #168]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	650b      	str	r3, [r1, #80]	; 0x50
 80035ca:	e001      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035cc:	7dfb      	ldrb	r3, [r7, #23]
 80035ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d04d      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80035e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035e6:	d02e      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80035e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035ec:	d828      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80035ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f2:	d02a      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x522>
 80035f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f8:	d822      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80035fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80035fe:	d026      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8003600:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003604:	d81c      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003606:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800360a:	d010      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800360c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003610:	d816      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003612:	2b00      	cmp	r3, #0
 8003614:	d01d      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8003616:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800361a:	d111      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3304      	adds	r3, #4
 8003620:	2101      	movs	r1, #1
 8003622:	4618      	mov	r0, r3
 8003624:	f000 ff84 	bl	8004530 <RCCEx_PLL2_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800362c:	e012      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	3324      	adds	r3, #36	; 0x24
 8003632:	2101      	movs	r1, #1
 8003634:	4618      	mov	r0, r3
 8003636:	f001 f82d 	bl	8004694 <RCCEx_PLL3_Config>
 800363a:	4603      	mov	r3, r0
 800363c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800363e:	e009      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	75fb      	strb	r3, [r7, #23]
      break;
 8003644:	e006      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003646:	bf00      	nop
 8003648:	e004      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800364a:	bf00      	nop
 800364c:	e002      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800364e:	bf00      	nop
 8003650:	e000      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8003652:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003654:	7dfb      	ldrb	r3, [r7, #23]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10c      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800365a:	4b05      	ldr	r3, [pc, #20]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800365c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003668:	4901      	ldr	r1, [pc, #4]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800366a:	4313      	orrs	r3, r2
 800366c:	658b      	str	r3, [r1, #88]	; 0x58
 800366e:	e003      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8003670:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003674:	7dfb      	ldrb	r3, [r7, #23]
 8003676:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d02f      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003688:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800368c:	d00e      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x584>
 800368e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003692:	d814      	bhi.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x596>
 8003694:	2b00      	cmp	r3, #0
 8003696:	d015      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8003698:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800369c:	d10f      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800369e:	4baf      	ldr	r3, [pc, #700]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	4aae      	ldr	r2, [pc, #696]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80036a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80036aa:	e00c      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3304      	adds	r3, #4
 80036b0:	2101      	movs	r1, #1
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 ff3c 	bl	8004530 <RCCEx_PLL2_Config>
 80036b8:	4603      	mov	r3, r0
 80036ba:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80036bc:	e003      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	75fb      	strb	r3, [r7, #23]
      break;
 80036c2:	e000      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80036c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036c6:	7dfb      	ldrb	r3, [r7, #23]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d109      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036cc:	4ba3      	ldr	r3, [pc, #652]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80036ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036d8:	49a0      	ldr	r1, [pc, #640]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	650b      	str	r3, [r1, #80]	; 0x50
 80036de:	e001      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e0:	7dfb      	ldrb	r3, [r7, #23]
 80036e2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d032      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f4:	2b03      	cmp	r3, #3
 80036f6:	d81b      	bhi.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80036f8:	a201      	add	r2, pc, #4	; (adr r2, 8003700 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	08003737 	.word	0x08003737
 8003704:	08003711 	.word	0x08003711
 8003708:	0800371f 	.word	0x0800371f
 800370c:	08003737 	.word	0x08003737
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003710:	4b92      	ldr	r3, [pc, #584]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	4a91      	ldr	r2, [pc, #580]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003716:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800371a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800371c:	e00c      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3304      	adds	r3, #4
 8003722:	2102      	movs	r1, #2
 8003724:	4618      	mov	r0, r3
 8003726:	f000 ff03 	bl	8004530 <RCCEx_PLL2_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800372e:	e003      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	75fb      	strb	r3, [r7, #23]
      break;
 8003734:	e000      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003736:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003738:	7dfb      	ldrb	r3, [r7, #23]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d109      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800373e:	4b87      	ldr	r3, [pc, #540]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003742:	f023 0203 	bic.w	r2, r3, #3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374a:	4984      	ldr	r1, [pc, #528]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800374c:	4313      	orrs	r3, r2
 800374e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003750:	e001      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003752:	7dfb      	ldrb	r3, [r7, #23]
 8003754:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 8086 	beq.w	8003870 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003764:	4b7e      	ldr	r3, [pc, #504]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a7d      	ldr	r2, [pc, #500]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800376a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800376e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003770:	f7fd fc38 	bl	8000fe4 <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003776:	e009      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003778:	f7fd fc34 	bl	8000fe4 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b64      	cmp	r3, #100	; 0x64
 8003784:	d902      	bls.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	75fb      	strb	r3, [r7, #23]
        break;
 800378a:	e005      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800378c:	4b74      	ldr	r3, [pc, #464]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0ef      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003798:	7dfb      	ldrb	r3, [r7, #23]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d166      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800379e:	4b6f      	ldr	r3, [pc, #444]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037a8:	4053      	eors	r3, r2
 80037aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d013      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037b2:	4b6a      	ldr	r3, [pc, #424]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037ba:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037bc:	4b67      	ldr	r3, [pc, #412]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c0:	4a66      	ldr	r2, [pc, #408]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037c8:	4b64      	ldr	r3, [pc, #400]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037cc:	4a63      	ldr	r2, [pc, #396]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80037d4:	4a61      	ldr	r2, [pc, #388]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80037e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037e4:	d115      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7fd fbfd 	bl	8000fe4 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037ec:	e00b      	b.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ee:	f7fd fbf9 	bl	8000fe4 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d902      	bls.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	75fb      	strb	r3, [r7, #23]
            break;
 8003804:	e005      	b.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003806:	4b55      	ldr	r3, [pc, #340]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0ed      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003812:	7dfb      	ldrb	r3, [r7, #23]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d126      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800381e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003822:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003826:	d10d      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003828:	4b4c      	ldr	r3, [pc, #304]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800382a:	691b      	ldr	r3, [r3, #16]
 800382c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003836:	0919      	lsrs	r1, r3, #4
 8003838:	4b4a      	ldr	r3, [pc, #296]	; (8003964 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800383a:	400b      	ands	r3, r1
 800383c:	4947      	ldr	r1, [pc, #284]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800383e:	4313      	orrs	r3, r2
 8003840:	610b      	str	r3, [r1, #16]
 8003842:	e005      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003844:	4b45      	ldr	r3, [pc, #276]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003846:	691b      	ldr	r3, [r3, #16]
 8003848:	4a44      	ldr	r2, [pc, #272]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800384a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800384e:	6113      	str	r3, [r2, #16]
 8003850:	4b42      	ldr	r3, [pc, #264]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003852:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800385a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800385e:	493f      	ldr	r1, [pc, #252]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8003860:	4313      	orrs	r3, r2
 8003862:	670b      	str	r3, [r1, #112]	; 0x70
 8003864:	e004      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	75bb      	strb	r3, [r7, #22]
 800386a:	e001      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800386c:	7dfb      	ldrb	r3, [r7, #23]
 800386e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 8085 	beq.w	8003988 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003882:	2b28      	cmp	r3, #40	; 0x28
 8003884:	d866      	bhi.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003886:	a201      	add	r2, pc, #4	; (adr r2, 800388c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388c:	08003969 	.word	0x08003969
 8003890:	08003955 	.word	0x08003955
 8003894:	08003955 	.word	0x08003955
 8003898:	08003955 	.word	0x08003955
 800389c:	08003955 	.word	0x08003955
 80038a0:	08003955 	.word	0x08003955
 80038a4:	08003955 	.word	0x08003955
 80038a8:	08003955 	.word	0x08003955
 80038ac:	08003931 	.word	0x08003931
 80038b0:	08003955 	.word	0x08003955
 80038b4:	08003955 	.word	0x08003955
 80038b8:	08003955 	.word	0x08003955
 80038bc:	08003955 	.word	0x08003955
 80038c0:	08003955 	.word	0x08003955
 80038c4:	08003955 	.word	0x08003955
 80038c8:	08003955 	.word	0x08003955
 80038cc:	08003943 	.word	0x08003943
 80038d0:	08003955 	.word	0x08003955
 80038d4:	08003955 	.word	0x08003955
 80038d8:	08003955 	.word	0x08003955
 80038dc:	08003955 	.word	0x08003955
 80038e0:	08003955 	.word	0x08003955
 80038e4:	08003955 	.word	0x08003955
 80038e8:	08003955 	.word	0x08003955
 80038ec:	08003969 	.word	0x08003969
 80038f0:	08003955 	.word	0x08003955
 80038f4:	08003955 	.word	0x08003955
 80038f8:	08003955 	.word	0x08003955
 80038fc:	08003955 	.word	0x08003955
 8003900:	08003955 	.word	0x08003955
 8003904:	08003955 	.word	0x08003955
 8003908:	08003955 	.word	0x08003955
 800390c:	08003969 	.word	0x08003969
 8003910:	08003955 	.word	0x08003955
 8003914:	08003955 	.word	0x08003955
 8003918:	08003955 	.word	0x08003955
 800391c:	08003955 	.word	0x08003955
 8003920:	08003955 	.word	0x08003955
 8003924:	08003955 	.word	0x08003955
 8003928:	08003955 	.word	0x08003955
 800392c:	08003969 	.word	0x08003969
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3304      	adds	r3, #4
 8003934:	2101      	movs	r1, #1
 8003936:	4618      	mov	r0, r3
 8003938:	f000 fdfa 	bl	8004530 <RCCEx_PLL2_Config>
 800393c:	4603      	mov	r3, r0
 800393e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003940:	e013      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3324      	adds	r3, #36	; 0x24
 8003946:	2101      	movs	r1, #1
 8003948:	4618      	mov	r0, r3
 800394a:	f000 fea3 	bl	8004694 <RCCEx_PLL3_Config>
 800394e:	4603      	mov	r3, r0
 8003950:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003952:	e00a      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	75fb      	strb	r3, [r7, #23]
      break;
 8003958:	e007      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x842>
 800395a:	bf00      	nop
 800395c:	58024400 	.word	0x58024400
 8003960:	58024800 	.word	0x58024800
 8003964:	00ffffcf 	.word	0x00ffffcf
      break;
 8003968:	bf00      	nop
    }

    if(ret == HAL_OK)
 800396a:	7dfb      	ldrb	r3, [r7, #23]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d109      	bne.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003970:	4b96      	ldr	r3, [pc, #600]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003974:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800397c:	4993      	ldr	r1, [pc, #588]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800397e:	4313      	orrs	r3, r2
 8003980:	654b      	str	r3, [r1, #84]	; 0x54
 8003982:	e001      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003984:	7dfb      	ldrb	r3, [r7, #23]
 8003986:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d038      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003998:	2b05      	cmp	r3, #5
 800399a:	d821      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800399c:	a201      	add	r2, pc, #4	; (adr r2, 80039a4 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800399e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039a2:	bf00      	nop
 80039a4:	080039e7 	.word	0x080039e7
 80039a8:	080039bd 	.word	0x080039bd
 80039ac:	080039cf 	.word	0x080039cf
 80039b0:	080039e7 	.word	0x080039e7
 80039b4:	080039e7 	.word	0x080039e7
 80039b8:	080039e7 	.word	0x080039e7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3304      	adds	r3, #4
 80039c0:	2101      	movs	r1, #1
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 fdb4 	bl	8004530 <RCCEx_PLL2_Config>
 80039c8:	4603      	mov	r3, r0
 80039ca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80039cc:	e00c      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3324      	adds	r3, #36	; 0x24
 80039d2:	2101      	movs	r1, #1
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 fe5d 	bl	8004694 <RCCEx_PLL3_Config>
 80039da:	4603      	mov	r3, r0
 80039dc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80039de:	e003      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	75fb      	strb	r3, [r7, #23]
      break;
 80039e4:	e000      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 80039e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039e8:	7dfb      	ldrb	r3, [r7, #23]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d109      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80039ee:	4b77      	ldr	r3, [pc, #476]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80039f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f2:	f023 0207 	bic.w	r2, r3, #7
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039fa:	4974      	ldr	r1, [pc, #464]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	654b      	str	r3, [r1, #84]	; 0x54
 8003a00:	e001      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a02:	7dfb      	ldrb	r3, [r7, #23]
 8003a04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d03a      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a18:	2b05      	cmp	r3, #5
 8003a1a:	d821      	bhi.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8003a1c:	a201      	add	r2, pc, #4	; (adr r2, 8003a24 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8003a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a22:	bf00      	nop
 8003a24:	08003a67 	.word	0x08003a67
 8003a28:	08003a3d 	.word	0x08003a3d
 8003a2c:	08003a4f 	.word	0x08003a4f
 8003a30:	08003a67 	.word	0x08003a67
 8003a34:	08003a67 	.word	0x08003a67
 8003a38:	08003a67 	.word	0x08003a67
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3304      	adds	r3, #4
 8003a40:	2101      	movs	r1, #1
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fd74 	bl	8004530 <RCCEx_PLL2_Config>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003a4c:	e00c      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	3324      	adds	r3, #36	; 0x24
 8003a52:	2101      	movs	r1, #1
 8003a54:	4618      	mov	r0, r3
 8003a56:	f000 fe1d 	bl	8004694 <RCCEx_PLL3_Config>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003a5e:	e003      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	75fb      	strb	r3, [r7, #23]
      break;
 8003a64:	e000      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8003a66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10a      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a6e:	4b57      	ldr	r3, [pc, #348]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a72:	f023 0207 	bic.w	r2, r3, #7
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7c:	4953      	ldr	r1, [pc, #332]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	658b      	str	r3, [r1, #88]	; 0x58
 8003a82:	e001      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a84:	7dfb      	ldrb	r3, [r7, #23]
 8003a86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0320 	and.w	r3, r3, #32
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d04b      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a9e:	d02e      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003aa0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003aa4:	d828      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aaa:	d02a      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab0:	d822      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003ab2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ab6:	d026      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003ab8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003abc:	d81c      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003abe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ac2:	d010      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8003ac4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ac8:	d816      	bhi.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d01d      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8003ace:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ad2:	d111      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	2100      	movs	r1, #0
 8003ada:	4618      	mov	r0, r3
 8003adc:	f000 fd28 	bl	8004530 <RCCEx_PLL2_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003ae4:	e012      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3324      	adds	r3, #36	; 0x24
 8003aea:	2102      	movs	r1, #2
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 fdd1 	bl	8004694 <RCCEx_PLL3_Config>
 8003af2:	4603      	mov	r3, r0
 8003af4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003af6:	e009      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	75fb      	strb	r3, [r7, #23]
      break;
 8003afc:	e006      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003afe:	bf00      	nop
 8003b00:	e004      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b02:	bf00      	nop
 8003b04:	e002      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b06:	bf00      	nop
 8003b08:	e000      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8003b0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b0c:	7dfb      	ldrb	r3, [r7, #23]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10a      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b12:	4b2e      	ldr	r3, [pc, #184]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b16:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b20:	492a      	ldr	r1, [pc, #168]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	654b      	str	r3, [r1, #84]	; 0x54
 8003b26:	e001      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b28:	7dfb      	ldrb	r3, [r7, #23]
 8003b2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d04d      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003b3e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003b42:	d02e      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003b44:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003b48:	d828      	bhi.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b4e:	d02a      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003b50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b54:	d822      	bhi.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003b56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b5a:	d026      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003b5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003b60:	d81c      	bhi.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003b62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b66:	d010      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8003b68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b6c:	d816      	bhi.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d01d      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003b72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b76:	d111      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 fcd6 	bl	8004530 <RCCEx_PLL2_Config>
 8003b84:	4603      	mov	r3, r0
 8003b86:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003b88:	e012      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3324      	adds	r3, #36	; 0x24
 8003b8e:	2102      	movs	r1, #2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fd7f 	bl	8004694 <RCCEx_PLL3_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003b9a:	e009      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	75fb      	strb	r3, [r7, #23]
      break;
 8003ba0:	e006      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003ba2:	bf00      	nop
 8003ba4:	e004      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003ba6:	bf00      	nop
 8003ba8:	e002      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003baa:	bf00      	nop
 8003bac:	e000      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8003bae:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bb0:	7dfb      	ldrb	r3, [r7, #23]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bb6:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bc4:	4901      	ldr	r1, [pc, #4]	; (8003bcc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	658b      	str	r3, [r1, #88]	; 0x58
 8003bca:	e003      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003bcc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd0:	7dfb      	ldrb	r3, [r7, #23]
 8003bd2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d04b      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003be6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003bea:	d02e      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003bec:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003bf0:	d828      	bhi.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003bf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bf6:	d02a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bfc:	d822      	bhi.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003bfe:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003c02:	d026      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003c04:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003c08:	d81c      	bhi.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003c0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c0e:	d010      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8003c10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c14:	d816      	bhi.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d01d      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c1e:	d111      	bne.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3304      	adds	r3, #4
 8003c24:	2100      	movs	r1, #0
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 fc82 	bl	8004530 <RCCEx_PLL2_Config>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003c30:	e012      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3324      	adds	r3, #36	; 0x24
 8003c36:	2102      	movs	r1, #2
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f000 fd2b 	bl	8004694 <RCCEx_PLL3_Config>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003c42:	e009      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	75fb      	strb	r3, [r7, #23]
      break;
 8003c48:	e006      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003c4a:	bf00      	nop
 8003c4c:	e004      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003c4e:	bf00      	nop
 8003c50:	e002      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003c52:	bf00      	nop
 8003c54:	e000      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8003c56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c58:	7dfb      	ldrb	r3, [r7, #23]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10a      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003c5e:	4b9d      	ldr	r3, [pc, #628]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c6c:	4999      	ldr	r1, [pc, #612]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	658b      	str	r3, [r1, #88]	; 0x58
 8003c72:	e001      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c74:	7dfb      	ldrb	r3, [r7, #23]
 8003c76:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0308 	and.w	r3, r3, #8
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d01a      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c8e:	d10a      	bne.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	3324      	adds	r3, #36	; 0x24
 8003c94:	2102      	movs	r1, #2
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 fcfc 	bl	8004694 <RCCEx_PLL3_Config>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003ca6:	4b8b      	ldr	r3, [pc, #556]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003caa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cb4:	4987      	ldr	r1, [pc, #540]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0310 	and.w	r3, r3, #16
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d01a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ccc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cd0:	d10a      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3324      	adds	r3, #36	; 0x24
 8003cd6:	2102      	movs	r1, #2
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 fcdb 	bl	8004694 <RCCEx_PLL3_Config>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ce8:	4b7a      	ldr	r3, [pc, #488]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cf6:	4977      	ldr	r1, [pc, #476]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d034      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003d0e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d12:	d01d      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8003d14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d18:	d817      	bhi.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8003d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d22:	d009      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8003d24:	e011      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fbff 	bl	8004530 <RCCEx_PLL2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003d36:	e00c      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3324      	adds	r3, #36	; 0x24
 8003d3c:	2102      	movs	r1, #2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fca8 	bl	8004694 <RCCEx_PLL3_Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003d48:	e003      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8003d4e:	e000      	b.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8003d50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d52:	7dfb      	ldrb	r3, [r7, #23]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10a      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d58:	4b5e      	ldr	r3, [pc, #376]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003d66:	495b      	ldr	r1, [pc, #364]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	658b      	str	r3, [r1, #88]	; 0x58
 8003d6c:	e001      	b.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d6e:	7dfb      	ldrb	r3, [r7, #23]
 8003d70:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d033      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d84:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003d88:	d01c      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8003d8a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003d8e:	d816      	bhi.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8003d90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d94:	d003      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8003d96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d9a:	d007      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8003d9c:	e00f      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d9e:	4b4d      	ldr	r3, [pc, #308]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	4a4c      	ldr	r2, [pc, #304]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003da4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003da8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003daa:	e00c      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3324      	adds	r3, #36	; 0x24
 8003db0:	2101      	movs	r1, #1
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 fc6e 	bl	8004694 <RCCEx_PLL3_Config>
 8003db8:	4603      	mov	r3, r0
 8003dba:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003dbc:	e003      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	75fb      	strb	r3, [r7, #23]
      break;
 8003dc2:	e000      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8003dc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003dc6:	7dfb      	ldrb	r3, [r7, #23]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10a      	bne.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003dcc:	4b41      	ldr	r3, [pc, #260]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dda:	493e      	ldr	r1, [pc, #248]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	654b      	str	r3, [r1, #84]	; 0x54
 8003de0:	e001      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de2:	7dfb      	ldrb	r3, [r7, #23]
 8003de4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d029      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8003dfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dfe:	d007      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8003e00:	e00f      	b.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e02:	4b34      	ldr	r3, [pc, #208]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e06:	4a33      	ldr	r2, [pc, #204]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e0c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003e0e:	e00b      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3304      	adds	r3, #4
 8003e14:	2102      	movs	r1, #2
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 fb8a 	bl	8004530 <RCCEx_PLL2_Config>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003e20:	e002      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	75fb      	strb	r3, [r7, #23]
      break;
 8003e26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e28:	7dfb      	ldrb	r3, [r7, #23]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d109      	bne.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003e2e:	4b29      	ldr	r3, [pc, #164]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e3a:	4926      	ldr	r1, [pc, #152]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003e40:	e001      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e42:	7dfb      	ldrb	r3, [r7, #23]
 8003e44:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00a      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3324      	adds	r3, #36	; 0x24
 8003e56:	2102      	movs	r1, #2
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f000 fc1b 	bl	8004694 <RCCEx_PLL3_Config>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d033      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e7c:	d017      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003e7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e82:	d811      	bhi.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003e84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e88:	d013      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003e8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e8e:	d80b      	bhi.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d010      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8003e94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e98:	d106      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e9a:	4b0e      	ldr	r3, [pc, #56]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9e:	4a0d      	ldr	r2, [pc, #52]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ea4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003ea6:	e007      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	75fb      	strb	r3, [r7, #23]
      break;
 8003eac:	e004      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003eae:	bf00      	nop
 8003eb0:	e002      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003eb2:	bf00      	nop
 8003eb4:	e000      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003eb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eb8:	7dfb      	ldrb	r3, [r7, #23]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ebe:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ec2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eca:	4902      	ldr	r1, [pc, #8]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	654b      	str	r3, [r1, #84]	; 0x54
 8003ed0:	e004      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8003ed2:	bf00      	nop
 8003ed4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed8:	7dfb      	ldrb	r3, [r7, #23]
 8003eda:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d008      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ee8:	4b31      	ldr	r3, [pc, #196]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef4:	492e      	ldr	r1, [pc, #184]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d009      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003f06:	4b2a      	ldr	r3, [pc, #168]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003f14:	4926      	ldr	r1, [pc, #152]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d008      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f26:	4b22      	ldr	r3, [pc, #136]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f2a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f32:	491f      	ldr	r1, [pc, #124]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00d      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f44:	4b1a      	ldr	r3, [pc, #104]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	4a19      	ldr	r2, [pc, #100]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f4a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003f4e:	6113      	str	r3, [r2, #16]
 8003f50:	4b17      	ldr	r3, [pc, #92]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003f5a:	4915      	ldr	r1, [pc, #84]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	da08      	bge.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003f68:	4b11      	ldr	r3, [pc, #68]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f6c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f74:	490e      	ldr	r1, [pc, #56]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d009      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003f86:	4b0a      	ldr	r3, [pc, #40]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f94:	4906      	ldr	r1, [pc, #24]	; (8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8003f9a:	7dbb      	ldrb	r3, [r7, #22]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	58024400 	.word	0x58024400

08003fb4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003fb8:	f7ff f85a 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	4b06      	ldr	r3, [pc, #24]	; (8003fd8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	091b      	lsrs	r3, r3, #4
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	4904      	ldr	r1, [pc, #16]	; (8003fdc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003fca:	5ccb      	ldrb	r3, [r1, r3]
 8003fcc:	f003 031f 	and.w	r3, r3, #31
 8003fd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	58024400 	.word	0x58024400
 8003fdc:	08005f5c 	.word	0x08005f5c

08003fe0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b089      	sub	sp, #36	; 0x24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003fe8:	4ba1      	ldr	r3, [pc, #644]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fec:	f003 0303 	and.w	r3, r3, #3
 8003ff0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003ff2:	4b9f      	ldr	r3, [pc, #636]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff6:	0b1b      	lsrs	r3, r3, #12
 8003ff8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ffc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ffe:	4b9c      	ldr	r3, [pc, #624]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004002:	091b      	lsrs	r3, r3, #4
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800400a:	4b99      	ldr	r3, [pc, #612]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800400c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400e:	08db      	lsrs	r3, r3, #3
 8004010:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	fb02 f303 	mul.w	r3, r2, r3
 800401a:	ee07 3a90 	vmov	s15, r3
 800401e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004022:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 8111 	beq.w	8004250 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	2b02      	cmp	r3, #2
 8004032:	f000 8083 	beq.w	800413c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	2b02      	cmp	r3, #2
 800403a:	f200 80a1 	bhi.w	8004180 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d056      	beq.n	80040f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800404a:	e099      	b.n	8004180 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800404c:	4b88      	ldr	r3, [pc, #544]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0320 	and.w	r3, r3, #32
 8004054:	2b00      	cmp	r3, #0
 8004056:	d02d      	beq.n	80040b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004058:	4b85      	ldr	r3, [pc, #532]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	08db      	lsrs	r3, r3, #3
 800405e:	f003 0303 	and.w	r3, r3, #3
 8004062:	4a84      	ldr	r2, [pc, #528]	; (8004274 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004064:	fa22 f303 	lsr.w	r3, r2, r3
 8004068:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	ee07 3a90 	vmov	s15, r3
 8004070:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	ee07 3a90 	vmov	s15, r3
 800407a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800407e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004082:	4b7b      	ldr	r3, [pc, #492]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800408a:	ee07 3a90 	vmov	s15, r3
 800408e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004092:	ed97 6a03 	vldr	s12, [r7, #12]
 8004096:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800409a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800409e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80040a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ae:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80040b2:	e087      	b.n	80041c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	ee07 3a90 	vmov	s15, r3
 80040ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040be:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800427c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80040c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040c6:	4b6a      	ldr	r3, [pc, #424]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040ce:	ee07 3a90 	vmov	s15, r3
 80040d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80040da:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80040de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80040ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80040f6:	e065      	b.n	80041c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	ee07 3a90 	vmov	s15, r3
 80040fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004102:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004280 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800410a:	4b59      	ldr	r3, [pc, #356]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800410c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800410e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004112:	ee07 3a90 	vmov	s15, r3
 8004116:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800411a:	ed97 6a03 	vldr	s12, [r7, #12]
 800411e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004122:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004126:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800412a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800412e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004136:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800413a:	e043      	b.n	80041c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	ee07 3a90 	vmov	s15, r3
 8004142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004146:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004284 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800414a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800414e:	4b48      	ldr	r3, [pc, #288]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004156:	ee07 3a90 	vmov	s15, r3
 800415a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800415e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004162:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800416a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800416e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800417a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800417e:	e021      	b.n	80041c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	ee07 3a90 	vmov	s15, r3
 8004186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800418a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004280 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800418e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004192:	4b37      	ldr	r3, [pc, #220]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800419a:	ee07 3a90 	vmov	s15, r3
 800419e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80041a6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80041b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80041c4:	4b2a      	ldr	r3, [pc, #168]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c8:	0a5b      	lsrs	r3, r3, #9
 80041ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041ce:	ee07 3a90 	vmov	s15, r3
 80041d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80041da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80041de:	edd7 6a07 	vldr	s13, [r7, #28]
 80041e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041ea:	ee17 2a90 	vmov	r2, s15
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80041f2:	4b1f      	ldr	r3, [pc, #124]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f6:	0c1b      	lsrs	r3, r3, #16
 80041f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041fc:	ee07 3a90 	vmov	s15, r3
 8004200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004204:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004208:	ee37 7a87 	vadd.f32	s14, s15, s14
 800420c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004210:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004214:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004218:	ee17 2a90 	vmov	r2, s15
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004220:	4b13      	ldr	r3, [pc, #76]	; (8004270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004224:	0e1b      	lsrs	r3, r3, #24
 8004226:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800422a:	ee07 3a90 	vmov	s15, r3
 800422e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004232:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004236:	ee37 7a87 	vadd.f32	s14, s15, s14
 800423a:	edd7 6a07 	vldr	s13, [r7, #28]
 800423e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004242:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004246:	ee17 2a90 	vmov	r2, s15
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800424e:	e008      	b.n	8004262 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	609a      	str	r2, [r3, #8]
}
 8004262:	bf00      	nop
 8004264:	3724      	adds	r7, #36	; 0x24
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	58024400 	.word	0x58024400
 8004274:	03d09000 	.word	0x03d09000
 8004278:	46000000 	.word	0x46000000
 800427c:	4c742400 	.word	0x4c742400
 8004280:	4a742400 	.word	0x4a742400
 8004284:	4af42400 	.word	0x4af42400

08004288 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004288:	b480      	push	{r7}
 800428a:	b089      	sub	sp, #36	; 0x24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004290:	4ba1      	ldr	r3, [pc, #644]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004294:	f003 0303 	and.w	r3, r3, #3
 8004298:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800429a:	4b9f      	ldr	r3, [pc, #636]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800429c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429e:	0d1b      	lsrs	r3, r3, #20
 80042a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80042a6:	4b9c      	ldr	r3, [pc, #624]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042aa:	0a1b      	lsrs	r3, r3, #8
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80042b2:	4b99      	ldr	r3, [pc, #612]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b6:	08db      	lsrs	r3, r3, #3
 80042b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	fb02 f303 	mul.w	r3, r2, r3
 80042c2:	ee07 3a90 	vmov	s15, r3
 80042c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 8111 	beq.w	80044f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2b02      	cmp	r3, #2
 80042da:	f000 8083 	beq.w	80043e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	f200 80a1 	bhi.w	8004428 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d056      	beq.n	80043a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80042f2:	e099      	b.n	8004428 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042f4:	4b88      	ldr	r3, [pc, #544]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0320 	and.w	r3, r3, #32
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d02d      	beq.n	800435c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004300:	4b85      	ldr	r3, [pc, #532]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	08db      	lsrs	r3, r3, #3
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	4a84      	ldr	r2, [pc, #528]	; (800451c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800430c:	fa22 f303 	lsr.w	r3, r2, r3
 8004310:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	ee07 3a90 	vmov	s15, r3
 8004318:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	ee07 3a90 	vmov	s15, r3
 8004322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800432a:	4b7b      	ldr	r3, [pc, #492]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004332:	ee07 3a90 	vmov	s15, r3
 8004336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800433a:	ed97 6a03 	vldr	s12, [r7, #12]
 800433e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800434a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800434e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004356:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800435a:	e087      	b.n	800446c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	ee07 3a90 	vmov	s15, r3
 8004362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004366:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004524 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800436a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800436e:	4b6a      	ldr	r3, [pc, #424]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004376:	ee07 3a90 	vmov	s15, r3
 800437a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800437e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004382:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800438a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800438e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800439a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800439e:	e065      	b.n	800446c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	ee07 3a90 	vmov	s15, r3
 80043a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043aa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80043ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043b2:	4b59      	ldr	r3, [pc, #356]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043ba:	ee07 3a90 	vmov	s15, r3
 80043be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80043c6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80043ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80043e2:	e043      	b.n	800446c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	ee07 3a90 	vmov	s15, r3
 80043ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ee:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800452c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80043f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043f6:	4b48      	ldr	r3, [pc, #288]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043fe:	ee07 3a90 	vmov	s15, r3
 8004402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004406:	ed97 6a03 	vldr	s12, [r7, #12]
 800440a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800440e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004416:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800441a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800441e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004422:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004426:	e021      	b.n	800446c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	ee07 3a90 	vmov	s15, r3
 800442e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004432:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800443a:	4b37      	ldr	r3, [pc, #220]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004442:	ee07 3a90 	vmov	s15, r3
 8004446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800444a:	ed97 6a03 	vldr	s12, [r7, #12]
 800444e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800445a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800445e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004466:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800446a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800446c:	4b2a      	ldr	r3, [pc, #168]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800446e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004470:	0a5b      	lsrs	r3, r3, #9
 8004472:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004476:	ee07 3a90 	vmov	s15, r3
 800447a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004482:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004486:	edd7 6a07 	vldr	s13, [r7, #28]
 800448a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800448e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004492:	ee17 2a90 	vmov	r2, s15
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800449a:	4b1f      	ldr	r3, [pc, #124]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	0c1b      	lsrs	r3, r3, #16
 80044a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044a4:	ee07 3a90 	vmov	s15, r3
 80044a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80044b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80044b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044c0:	ee17 2a90 	vmov	r2, s15
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80044c8:	4b13      	ldr	r3, [pc, #76]	; (8004518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044cc:	0e1b      	lsrs	r3, r3, #24
 80044ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044d2:	ee07 3a90 	vmov	s15, r3
 80044d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80044de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80044e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044ee:	ee17 2a90 	vmov	r2, s15
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80044f6:	e008      	b.n	800450a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	609a      	str	r2, [r3, #8]
}
 800450a:	bf00      	nop
 800450c:	3724      	adds	r7, #36	; 0x24
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	58024400 	.word	0x58024400
 800451c:	03d09000 	.word	0x03d09000
 8004520:	46000000 	.word	0x46000000
 8004524:	4c742400 	.word	0x4c742400
 8004528:	4a742400 	.word	0x4a742400
 800452c:	4af42400 	.word	0x4af42400

08004530 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800453e:	4b53      	ldr	r3, [pc, #332]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004542:	f003 0303 	and.w	r3, r3, #3
 8004546:	2b03      	cmp	r3, #3
 8004548:	d101      	bne.n	800454e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e099      	b.n	8004682 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800454e:	4b4f      	ldr	r3, [pc, #316]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a4e      	ldr	r2, [pc, #312]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004554:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004558:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800455a:	f7fc fd43 	bl	8000fe4 <HAL_GetTick>
 800455e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004560:	e008      	b.n	8004574 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004562:	f7fc fd3f 	bl	8000fe4 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e086      	b.n	8004682 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004574:	4b45      	ldr	r3, [pc, #276]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1f0      	bne.n	8004562 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004580:	4b42      	ldr	r3, [pc, #264]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004584:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	031b      	lsls	r3, r3, #12
 800458e:	493f      	ldr	r1, [pc, #252]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004590:	4313      	orrs	r3, r2
 8004592:	628b      	str	r3, [r1, #40]	; 0x28
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	3b01      	subs	r3, #1
 800459a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	3b01      	subs	r3, #1
 80045a4:	025b      	lsls	r3, r3, #9
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	431a      	orrs	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	041b      	lsls	r3, r3, #16
 80045b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80045b6:	431a      	orrs	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	3b01      	subs	r3, #1
 80045be:	061b      	lsls	r3, r3, #24
 80045c0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80045c4:	4931      	ldr	r1, [pc, #196]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80045ca:	4b30      	ldr	r3, [pc, #192]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	492d      	ldr	r1, [pc, #180]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80045dc:	4b2b      	ldr	r3, [pc, #172]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	f023 0220 	bic.w	r2, r3, #32
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	4928      	ldr	r1, [pc, #160]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80045ee:	4b27      	ldr	r3, [pc, #156]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f2:	4a26      	ldr	r2, [pc, #152]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045f4:	f023 0310 	bic.w	r3, r3, #16
 80045f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80045fa:	4b24      	ldr	r3, [pc, #144]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 80045fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045fe:	4b24      	ldr	r3, [pc, #144]	; (8004690 <RCCEx_PLL2_Config+0x160>)
 8004600:	4013      	ands	r3, r2
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	69d2      	ldr	r2, [r2, #28]
 8004606:	00d2      	lsls	r2, r2, #3
 8004608:	4920      	ldr	r1, [pc, #128]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 800460a:	4313      	orrs	r3, r2
 800460c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800460e:	4b1f      	ldr	r3, [pc, #124]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004612:	4a1e      	ldr	r2, [pc, #120]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004614:	f043 0310 	orr.w	r3, r3, #16
 8004618:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d106      	bne.n	800462e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004620:	4b1a      	ldr	r3, [pc, #104]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004624:	4a19      	ldr	r2, [pc, #100]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004626:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800462a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800462c:	e00f      	b.n	800464e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d106      	bne.n	8004642 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004634:	4b15      	ldr	r3, [pc, #84]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004638:	4a14      	ldr	r2, [pc, #80]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 800463a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800463e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004640:	e005      	b.n	800464e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004642:	4b12      	ldr	r3, [pc, #72]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	4a11      	ldr	r2, [pc, #68]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004648:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800464c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800464e:	4b0f      	ldr	r3, [pc, #60]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a0e      	ldr	r2, [pc, #56]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004654:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004658:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800465a:	f7fc fcc3 	bl	8000fe4 <HAL_GetTick>
 800465e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004660:	e008      	b.n	8004674 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004662:	f7fc fcbf 	bl	8000fe4 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d901      	bls.n	8004674 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e006      	b.n	8004682 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004674:	4b05      	ldr	r3, [pc, #20]	; (800468c <RCCEx_PLL2_Config+0x15c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d0f0      	beq.n	8004662 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004680:	7bfb      	ldrb	r3, [r7, #15]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	58024400 	.word	0x58024400
 8004690:	ffff0007 	.word	0xffff0007

08004694 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80046a2:	4b53      	ldr	r3, [pc, #332]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d101      	bne.n	80046b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e099      	b.n	80047e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80046b2:	4b4f      	ldr	r3, [pc, #316]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a4e      	ldr	r2, [pc, #312]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80046b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046be:	f7fc fc91 	bl	8000fe4 <HAL_GetTick>
 80046c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046c4:	e008      	b.n	80046d8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80046c6:	f7fc fc8d 	bl	8000fe4 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d901      	bls.n	80046d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e086      	b.n	80047e6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80046d8:	4b45      	ldr	r3, [pc, #276]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1f0      	bne.n	80046c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80046e4:	4b42      	ldr	r3, [pc, #264]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80046e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	051b      	lsls	r3, r3, #20
 80046f2:	493f      	ldr	r1, [pc, #252]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80046f4:	4313      	orrs	r3, r2
 80046f6:	628b      	str	r3, [r1, #40]	; 0x28
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	3b01      	subs	r3, #1
 80046fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	3b01      	subs	r3, #1
 8004708:	025b      	lsls	r3, r3, #9
 800470a:	b29b      	uxth	r3, r3
 800470c:	431a      	orrs	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	3b01      	subs	r3, #1
 8004714:	041b      	lsls	r3, r3, #16
 8004716:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	3b01      	subs	r3, #1
 8004722:	061b      	lsls	r3, r3, #24
 8004724:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004728:	4931      	ldr	r1, [pc, #196]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800472a:	4313      	orrs	r3, r2
 800472c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800472e:	4b30      	ldr	r3, [pc, #192]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004732:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	492d      	ldr	r1, [pc, #180]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800473c:	4313      	orrs	r3, r2
 800473e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004740:	4b2b      	ldr	r3, [pc, #172]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	4928      	ldr	r1, [pc, #160]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800474e:	4313      	orrs	r3, r2
 8004750:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004752:	4b27      	ldr	r3, [pc, #156]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	4a26      	ldr	r2, [pc, #152]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800475c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800475e:	4b24      	ldr	r3, [pc, #144]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004760:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004762:	4b24      	ldr	r3, [pc, #144]	; (80047f4 <RCCEx_PLL3_Config+0x160>)
 8004764:	4013      	ands	r3, r2
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	69d2      	ldr	r2, [r2, #28]
 800476a:	00d2      	lsls	r2, r2, #3
 800476c:	4920      	ldr	r1, [pc, #128]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800476e:	4313      	orrs	r3, r2
 8004770:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004772:	4b1f      	ldr	r3, [pc, #124]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004776:	4a1e      	ldr	r2, [pc, #120]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800477c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d106      	bne.n	8004792 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004784:	4b1a      	ldr	r3, [pc, #104]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	4a19      	ldr	r2, [pc, #100]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800478a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800478e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004790:	e00f      	b.n	80047b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d106      	bne.n	80047a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004798:	4b15      	ldr	r3, [pc, #84]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800479a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800479c:	4a14      	ldr	r2, [pc, #80]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 800479e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80047a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80047a4:	e005      	b.n	80047b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80047a6:	4b12      	ldr	r3, [pc, #72]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80047a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047aa:	4a11      	ldr	r2, [pc, #68]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80047ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047b0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80047b2:	4b0f      	ldr	r3, [pc, #60]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a0e      	ldr	r2, [pc, #56]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80047b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047be:	f7fc fc11 	bl	8000fe4 <HAL_GetTick>
 80047c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047c4:	e008      	b.n	80047d8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80047c6:	f7fc fc0d 	bl	8000fe4 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d901      	bls.n	80047d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e006      	b.n	80047e6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80047d8:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <RCCEx_PLL3_Config+0x15c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d0f0      	beq.n	80047c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80047e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3710      	adds	r7, #16
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	58024400 	.word	0x58024400
 80047f4:	ffff0007 	.word	0xffff0007

080047f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e042      	b.n	8004890 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004810:	2b00      	cmp	r3, #0
 8004812:	d106      	bne.n	8004822 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7fc fa49 	bl	8000cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2224      	movs	r2, #36	; 0x24
 8004826:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0201 	bic.w	r2, r2, #1
 8004838:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f82c 	bl	8004898 <UART_SetConfig>
 8004840:	4603      	mov	r3, r0
 8004842:	2b01      	cmp	r3, #1
 8004844:	d101      	bne.n	800484a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e022      	b.n	8004890 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 fd88 	bl	8005368 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004866:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004876:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0201 	orr.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 fe0f 	bl	80054ac <UART_CheckIdleState>
 800488e:	4603      	mov	r3, r0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800489c:	b092      	sub	sp, #72	; 0x48
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80048a2:	2300      	movs	r3, #0
 80048a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	431a      	orrs	r2, r3
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	69db      	ldr	r3, [r3, #28]
 80048bc:	4313      	orrs	r3, r2
 80048be:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4bbe      	ldr	r3, [pc, #760]	; (8004bc0 <UART_SetConfig+0x328>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	6812      	ldr	r2, [r2, #0]
 80048ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80048d0:	430b      	orrs	r3, r1
 80048d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	68da      	ldr	r2, [r3, #12]
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4ab3      	ldr	r2, [pc, #716]	; (8004bc4 <UART_SetConfig+0x32c>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d004      	beq.n	8004904 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004900:	4313      	orrs	r3, r2
 8004902:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	4baf      	ldr	r3, [pc, #700]	; (8004bc8 <UART_SetConfig+0x330>)
 800490c:	4013      	ands	r3, r2
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	6812      	ldr	r2, [r2, #0]
 8004912:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004914:	430b      	orrs	r3, r1
 8004916:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800491e:	f023 010f 	bic.w	r1, r3, #15
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4aa6      	ldr	r2, [pc, #664]	; (8004bcc <UART_SetConfig+0x334>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d177      	bne.n	8004a28 <UART_SetConfig+0x190>
 8004938:	4ba5      	ldr	r3, [pc, #660]	; (8004bd0 <UART_SetConfig+0x338>)
 800493a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800493c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004940:	2b28      	cmp	r3, #40	; 0x28
 8004942:	d86d      	bhi.n	8004a20 <UART_SetConfig+0x188>
 8004944:	a201      	add	r2, pc, #4	; (adr r2, 800494c <UART_SetConfig+0xb4>)
 8004946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494a:	bf00      	nop
 800494c:	080049f1 	.word	0x080049f1
 8004950:	08004a21 	.word	0x08004a21
 8004954:	08004a21 	.word	0x08004a21
 8004958:	08004a21 	.word	0x08004a21
 800495c:	08004a21 	.word	0x08004a21
 8004960:	08004a21 	.word	0x08004a21
 8004964:	08004a21 	.word	0x08004a21
 8004968:	08004a21 	.word	0x08004a21
 800496c:	080049f9 	.word	0x080049f9
 8004970:	08004a21 	.word	0x08004a21
 8004974:	08004a21 	.word	0x08004a21
 8004978:	08004a21 	.word	0x08004a21
 800497c:	08004a21 	.word	0x08004a21
 8004980:	08004a21 	.word	0x08004a21
 8004984:	08004a21 	.word	0x08004a21
 8004988:	08004a21 	.word	0x08004a21
 800498c:	08004a01 	.word	0x08004a01
 8004990:	08004a21 	.word	0x08004a21
 8004994:	08004a21 	.word	0x08004a21
 8004998:	08004a21 	.word	0x08004a21
 800499c:	08004a21 	.word	0x08004a21
 80049a0:	08004a21 	.word	0x08004a21
 80049a4:	08004a21 	.word	0x08004a21
 80049a8:	08004a21 	.word	0x08004a21
 80049ac:	08004a09 	.word	0x08004a09
 80049b0:	08004a21 	.word	0x08004a21
 80049b4:	08004a21 	.word	0x08004a21
 80049b8:	08004a21 	.word	0x08004a21
 80049bc:	08004a21 	.word	0x08004a21
 80049c0:	08004a21 	.word	0x08004a21
 80049c4:	08004a21 	.word	0x08004a21
 80049c8:	08004a21 	.word	0x08004a21
 80049cc:	08004a11 	.word	0x08004a11
 80049d0:	08004a21 	.word	0x08004a21
 80049d4:	08004a21 	.word	0x08004a21
 80049d8:	08004a21 	.word	0x08004a21
 80049dc:	08004a21 	.word	0x08004a21
 80049e0:	08004a21 	.word	0x08004a21
 80049e4:	08004a21 	.word	0x08004a21
 80049e8:	08004a21 	.word	0x08004a21
 80049ec:	08004a19 	.word	0x08004a19
 80049f0:	2301      	movs	r3, #1
 80049f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80049f6:	e222      	b.n	8004e3e <UART_SetConfig+0x5a6>
 80049f8:	2304      	movs	r3, #4
 80049fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80049fe:	e21e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a00:	2308      	movs	r3, #8
 8004a02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a06:	e21a      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a08:	2310      	movs	r3, #16
 8004a0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a0e:	e216      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a10:	2320      	movs	r3, #32
 8004a12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a16:	e212      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a18:	2340      	movs	r3, #64	; 0x40
 8004a1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a1e:	e20e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a20:	2380      	movs	r3, #128	; 0x80
 8004a22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a26:	e20a      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a69      	ldr	r2, [pc, #420]	; (8004bd4 <UART_SetConfig+0x33c>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d130      	bne.n	8004a94 <UART_SetConfig+0x1fc>
 8004a32:	4b67      	ldr	r3, [pc, #412]	; (8004bd0 <UART_SetConfig+0x338>)
 8004a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	2b05      	cmp	r3, #5
 8004a3c:	d826      	bhi.n	8004a8c <UART_SetConfig+0x1f4>
 8004a3e:	a201      	add	r2, pc, #4	; (adr r2, 8004a44 <UART_SetConfig+0x1ac>)
 8004a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a44:	08004a5d 	.word	0x08004a5d
 8004a48:	08004a65 	.word	0x08004a65
 8004a4c:	08004a6d 	.word	0x08004a6d
 8004a50:	08004a75 	.word	0x08004a75
 8004a54:	08004a7d 	.word	0x08004a7d
 8004a58:	08004a85 	.word	0x08004a85
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a62:	e1ec      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a64:	2304      	movs	r3, #4
 8004a66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a6a:	e1e8      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a6c:	2308      	movs	r3, #8
 8004a6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a72:	e1e4      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a74:	2310      	movs	r3, #16
 8004a76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a7a:	e1e0      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a7c:	2320      	movs	r3, #32
 8004a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a82:	e1dc      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a84:	2340      	movs	r3, #64	; 0x40
 8004a86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a8a:	e1d8      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a8c:	2380      	movs	r3, #128	; 0x80
 8004a8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004a92:	e1d4      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a4f      	ldr	r2, [pc, #316]	; (8004bd8 <UART_SetConfig+0x340>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d130      	bne.n	8004b00 <UART_SetConfig+0x268>
 8004a9e:	4b4c      	ldr	r3, [pc, #304]	; (8004bd0 <UART_SetConfig+0x338>)
 8004aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa2:	f003 0307 	and.w	r3, r3, #7
 8004aa6:	2b05      	cmp	r3, #5
 8004aa8:	d826      	bhi.n	8004af8 <UART_SetConfig+0x260>
 8004aaa:	a201      	add	r2, pc, #4	; (adr r2, 8004ab0 <UART_SetConfig+0x218>)
 8004aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab0:	08004ac9 	.word	0x08004ac9
 8004ab4:	08004ad1 	.word	0x08004ad1
 8004ab8:	08004ad9 	.word	0x08004ad9
 8004abc:	08004ae1 	.word	0x08004ae1
 8004ac0:	08004ae9 	.word	0x08004ae9
 8004ac4:	08004af1 	.word	0x08004af1
 8004ac8:	2300      	movs	r3, #0
 8004aca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ace:	e1b6      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ad0:	2304      	movs	r3, #4
 8004ad2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ad6:	e1b2      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ad8:	2308      	movs	r3, #8
 8004ada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ade:	e1ae      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ae0:	2310      	movs	r3, #16
 8004ae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ae6:	e1aa      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ae8:	2320      	movs	r3, #32
 8004aea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004aee:	e1a6      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004af0:	2340      	movs	r3, #64	; 0x40
 8004af2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004af6:	e1a2      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004af8:	2380      	movs	r3, #128	; 0x80
 8004afa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004afe:	e19e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a35      	ldr	r2, [pc, #212]	; (8004bdc <UART_SetConfig+0x344>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d130      	bne.n	8004b6c <UART_SetConfig+0x2d4>
 8004b0a:	4b31      	ldr	r3, [pc, #196]	; (8004bd0 <UART_SetConfig+0x338>)
 8004b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	2b05      	cmp	r3, #5
 8004b14:	d826      	bhi.n	8004b64 <UART_SetConfig+0x2cc>
 8004b16:	a201      	add	r2, pc, #4	; (adr r2, 8004b1c <UART_SetConfig+0x284>)
 8004b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1c:	08004b35 	.word	0x08004b35
 8004b20:	08004b3d 	.word	0x08004b3d
 8004b24:	08004b45 	.word	0x08004b45
 8004b28:	08004b4d 	.word	0x08004b4d
 8004b2c:	08004b55 	.word	0x08004b55
 8004b30:	08004b5d 	.word	0x08004b5d
 8004b34:	2300      	movs	r3, #0
 8004b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b3a:	e180      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b3c:	2304      	movs	r3, #4
 8004b3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b42:	e17c      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b44:	2308      	movs	r3, #8
 8004b46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b4a:	e178      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b4c:	2310      	movs	r3, #16
 8004b4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b52:	e174      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b54:	2320      	movs	r3, #32
 8004b56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b5a:	e170      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b5c:	2340      	movs	r3, #64	; 0x40
 8004b5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b62:	e16c      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b64:	2380      	movs	r3, #128	; 0x80
 8004b66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004b6a:	e168      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a1b      	ldr	r2, [pc, #108]	; (8004be0 <UART_SetConfig+0x348>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d142      	bne.n	8004bfc <UART_SetConfig+0x364>
 8004b76:	4b16      	ldr	r3, [pc, #88]	; (8004bd0 <UART_SetConfig+0x338>)
 8004b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7a:	f003 0307 	and.w	r3, r3, #7
 8004b7e:	2b05      	cmp	r3, #5
 8004b80:	d838      	bhi.n	8004bf4 <UART_SetConfig+0x35c>
 8004b82:	a201      	add	r2, pc, #4	; (adr r2, 8004b88 <UART_SetConfig+0x2f0>)
 8004b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b88:	08004ba1 	.word	0x08004ba1
 8004b8c:	08004ba9 	.word	0x08004ba9
 8004b90:	08004bb1 	.word	0x08004bb1
 8004b94:	08004bb9 	.word	0x08004bb9
 8004b98:	08004be5 	.word	0x08004be5
 8004b9c:	08004bed 	.word	0x08004bed
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ba6:	e14a      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ba8:	2304      	movs	r3, #4
 8004baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bae:	e146      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004bb0:	2308      	movs	r3, #8
 8004bb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bb6:	e142      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004bb8:	2310      	movs	r3, #16
 8004bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bbe:	e13e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004bc0:	cfff69f3 	.word	0xcfff69f3
 8004bc4:	58000c00 	.word	0x58000c00
 8004bc8:	11fff4ff 	.word	0x11fff4ff
 8004bcc:	40011000 	.word	0x40011000
 8004bd0:	58024400 	.word	0x58024400
 8004bd4:	40004400 	.word	0x40004400
 8004bd8:	40004800 	.word	0x40004800
 8004bdc:	40004c00 	.word	0x40004c00
 8004be0:	40005000 	.word	0x40005000
 8004be4:	2320      	movs	r3, #32
 8004be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bea:	e128      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004bec:	2340      	movs	r3, #64	; 0x40
 8004bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bf2:	e124      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004bf4:	2380      	movs	r3, #128	; 0x80
 8004bf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004bfa:	e120      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4acb      	ldr	r2, [pc, #812]	; (8004f30 <UART_SetConfig+0x698>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d176      	bne.n	8004cf4 <UART_SetConfig+0x45c>
 8004c06:	4bcb      	ldr	r3, [pc, #812]	; (8004f34 <UART_SetConfig+0x69c>)
 8004c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c0e:	2b28      	cmp	r3, #40	; 0x28
 8004c10:	d86c      	bhi.n	8004cec <UART_SetConfig+0x454>
 8004c12:	a201      	add	r2, pc, #4	; (adr r2, 8004c18 <UART_SetConfig+0x380>)
 8004c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c18:	08004cbd 	.word	0x08004cbd
 8004c1c:	08004ced 	.word	0x08004ced
 8004c20:	08004ced 	.word	0x08004ced
 8004c24:	08004ced 	.word	0x08004ced
 8004c28:	08004ced 	.word	0x08004ced
 8004c2c:	08004ced 	.word	0x08004ced
 8004c30:	08004ced 	.word	0x08004ced
 8004c34:	08004ced 	.word	0x08004ced
 8004c38:	08004cc5 	.word	0x08004cc5
 8004c3c:	08004ced 	.word	0x08004ced
 8004c40:	08004ced 	.word	0x08004ced
 8004c44:	08004ced 	.word	0x08004ced
 8004c48:	08004ced 	.word	0x08004ced
 8004c4c:	08004ced 	.word	0x08004ced
 8004c50:	08004ced 	.word	0x08004ced
 8004c54:	08004ced 	.word	0x08004ced
 8004c58:	08004ccd 	.word	0x08004ccd
 8004c5c:	08004ced 	.word	0x08004ced
 8004c60:	08004ced 	.word	0x08004ced
 8004c64:	08004ced 	.word	0x08004ced
 8004c68:	08004ced 	.word	0x08004ced
 8004c6c:	08004ced 	.word	0x08004ced
 8004c70:	08004ced 	.word	0x08004ced
 8004c74:	08004ced 	.word	0x08004ced
 8004c78:	08004cd5 	.word	0x08004cd5
 8004c7c:	08004ced 	.word	0x08004ced
 8004c80:	08004ced 	.word	0x08004ced
 8004c84:	08004ced 	.word	0x08004ced
 8004c88:	08004ced 	.word	0x08004ced
 8004c8c:	08004ced 	.word	0x08004ced
 8004c90:	08004ced 	.word	0x08004ced
 8004c94:	08004ced 	.word	0x08004ced
 8004c98:	08004cdd 	.word	0x08004cdd
 8004c9c:	08004ced 	.word	0x08004ced
 8004ca0:	08004ced 	.word	0x08004ced
 8004ca4:	08004ced 	.word	0x08004ced
 8004ca8:	08004ced 	.word	0x08004ced
 8004cac:	08004ced 	.word	0x08004ced
 8004cb0:	08004ced 	.word	0x08004ced
 8004cb4:	08004ced 	.word	0x08004ced
 8004cb8:	08004ce5 	.word	0x08004ce5
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cc2:	e0bc      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cca:	e0b8      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ccc:	2308      	movs	r3, #8
 8004cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cd2:	e0b4      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004cd4:	2310      	movs	r3, #16
 8004cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cda:	e0b0      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004cdc:	2320      	movs	r3, #32
 8004cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004ce2:	e0ac      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004ce4:	2340      	movs	r3, #64	; 0x40
 8004ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cea:	e0a8      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004cec:	2380      	movs	r3, #128	; 0x80
 8004cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004cf2:	e0a4      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a8f      	ldr	r2, [pc, #572]	; (8004f38 <UART_SetConfig+0x6a0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d130      	bne.n	8004d60 <UART_SetConfig+0x4c8>
 8004cfe:	4b8d      	ldr	r3, [pc, #564]	; (8004f34 <UART_SetConfig+0x69c>)
 8004d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d02:	f003 0307 	and.w	r3, r3, #7
 8004d06:	2b05      	cmp	r3, #5
 8004d08:	d826      	bhi.n	8004d58 <UART_SetConfig+0x4c0>
 8004d0a:	a201      	add	r2, pc, #4	; (adr r2, 8004d10 <UART_SetConfig+0x478>)
 8004d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d10:	08004d29 	.word	0x08004d29
 8004d14:	08004d31 	.word	0x08004d31
 8004d18:	08004d39 	.word	0x08004d39
 8004d1c:	08004d41 	.word	0x08004d41
 8004d20:	08004d49 	.word	0x08004d49
 8004d24:	08004d51 	.word	0x08004d51
 8004d28:	2300      	movs	r3, #0
 8004d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d2e:	e086      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d30:	2304      	movs	r3, #4
 8004d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d36:	e082      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d38:	2308      	movs	r3, #8
 8004d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d3e:	e07e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d40:	2310      	movs	r3, #16
 8004d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d46:	e07a      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d48:	2320      	movs	r3, #32
 8004d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d4e:	e076      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d50:	2340      	movs	r3, #64	; 0x40
 8004d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d56:	e072      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d58:	2380      	movs	r3, #128	; 0x80
 8004d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d5e:	e06e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a75      	ldr	r2, [pc, #468]	; (8004f3c <UART_SetConfig+0x6a4>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d130      	bne.n	8004dcc <UART_SetConfig+0x534>
 8004d6a:	4b72      	ldr	r3, [pc, #456]	; (8004f34 <UART_SetConfig+0x69c>)
 8004d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	2b05      	cmp	r3, #5
 8004d74:	d826      	bhi.n	8004dc4 <UART_SetConfig+0x52c>
 8004d76:	a201      	add	r2, pc, #4	; (adr r2, 8004d7c <UART_SetConfig+0x4e4>)
 8004d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7c:	08004d95 	.word	0x08004d95
 8004d80:	08004d9d 	.word	0x08004d9d
 8004d84:	08004da5 	.word	0x08004da5
 8004d88:	08004dad 	.word	0x08004dad
 8004d8c:	08004db5 	.word	0x08004db5
 8004d90:	08004dbd 	.word	0x08004dbd
 8004d94:	2300      	movs	r3, #0
 8004d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004d9a:	e050      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004d9c:	2304      	movs	r3, #4
 8004d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004da2:	e04c      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004da4:	2308      	movs	r3, #8
 8004da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004daa:	e048      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004dac:	2310      	movs	r3, #16
 8004dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004db2:	e044      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004db4:	2320      	movs	r3, #32
 8004db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dba:	e040      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004dbc:	2340      	movs	r3, #64	; 0x40
 8004dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dc2:	e03c      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004dc4:	2380      	movs	r3, #128	; 0x80
 8004dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004dca:	e038      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a5b      	ldr	r2, [pc, #364]	; (8004f40 <UART_SetConfig+0x6a8>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d130      	bne.n	8004e38 <UART_SetConfig+0x5a0>
 8004dd6:	4b57      	ldr	r3, [pc, #348]	; (8004f34 <UART_SetConfig+0x69c>)
 8004dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dda:	f003 0307 	and.w	r3, r3, #7
 8004dde:	2b05      	cmp	r3, #5
 8004de0:	d826      	bhi.n	8004e30 <UART_SetConfig+0x598>
 8004de2:	a201      	add	r2, pc, #4	; (adr r2, 8004de8 <UART_SetConfig+0x550>)
 8004de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de8:	08004e01 	.word	0x08004e01
 8004dec:	08004e09 	.word	0x08004e09
 8004df0:	08004e11 	.word	0x08004e11
 8004df4:	08004e19 	.word	0x08004e19
 8004df8:	08004e21 	.word	0x08004e21
 8004dfc:	08004e29 	.word	0x08004e29
 8004e00:	2302      	movs	r3, #2
 8004e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e06:	e01a      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e08:	2304      	movs	r3, #4
 8004e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e0e:	e016      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e10:	2308      	movs	r3, #8
 8004e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e16:	e012      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e18:	2310      	movs	r3, #16
 8004e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e1e:	e00e      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e20:	2320      	movs	r3, #32
 8004e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e26:	e00a      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e28:	2340      	movs	r3, #64	; 0x40
 8004e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e2e:	e006      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e30:	2380      	movs	r3, #128	; 0x80
 8004e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004e36:	e002      	b.n	8004e3e <UART_SetConfig+0x5a6>
 8004e38:	2380      	movs	r3, #128	; 0x80
 8004e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a3f      	ldr	r2, [pc, #252]	; (8004f40 <UART_SetConfig+0x6a8>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	f040 80f8 	bne.w	800503a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e4a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	dc46      	bgt.n	8004ee0 <UART_SetConfig+0x648>
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	f2c0 8082 	blt.w	8004f5c <UART_SetConfig+0x6c4>
 8004e58:	3b02      	subs	r3, #2
 8004e5a:	2b1e      	cmp	r3, #30
 8004e5c:	d87e      	bhi.n	8004f5c <UART_SetConfig+0x6c4>
 8004e5e:	a201      	add	r2, pc, #4	; (adr r2, 8004e64 <UART_SetConfig+0x5cc>)
 8004e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e64:	08004ee7 	.word	0x08004ee7
 8004e68:	08004f5d 	.word	0x08004f5d
 8004e6c:	08004eef 	.word	0x08004eef
 8004e70:	08004f5d 	.word	0x08004f5d
 8004e74:	08004f5d 	.word	0x08004f5d
 8004e78:	08004f5d 	.word	0x08004f5d
 8004e7c:	08004eff 	.word	0x08004eff
 8004e80:	08004f5d 	.word	0x08004f5d
 8004e84:	08004f5d 	.word	0x08004f5d
 8004e88:	08004f5d 	.word	0x08004f5d
 8004e8c:	08004f5d 	.word	0x08004f5d
 8004e90:	08004f5d 	.word	0x08004f5d
 8004e94:	08004f5d 	.word	0x08004f5d
 8004e98:	08004f5d 	.word	0x08004f5d
 8004e9c:	08004f0f 	.word	0x08004f0f
 8004ea0:	08004f5d 	.word	0x08004f5d
 8004ea4:	08004f5d 	.word	0x08004f5d
 8004ea8:	08004f5d 	.word	0x08004f5d
 8004eac:	08004f5d 	.word	0x08004f5d
 8004eb0:	08004f5d 	.word	0x08004f5d
 8004eb4:	08004f5d 	.word	0x08004f5d
 8004eb8:	08004f5d 	.word	0x08004f5d
 8004ebc:	08004f5d 	.word	0x08004f5d
 8004ec0:	08004f5d 	.word	0x08004f5d
 8004ec4:	08004f5d 	.word	0x08004f5d
 8004ec8:	08004f5d 	.word	0x08004f5d
 8004ecc:	08004f5d 	.word	0x08004f5d
 8004ed0:	08004f5d 	.word	0x08004f5d
 8004ed4:	08004f5d 	.word	0x08004f5d
 8004ed8:	08004f5d 	.word	0x08004f5d
 8004edc:	08004f4f 	.word	0x08004f4f
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	d037      	beq.n	8004f54 <UART_SetConfig+0x6bc>
 8004ee4:	e03a      	b.n	8004f5c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004ee6:	f7ff f865 	bl	8003fb4 <HAL_RCCEx_GetD3PCLK1Freq>
 8004eea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004eec:	e03c      	b.n	8004f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff f874 	bl	8003fe0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004efa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004efc:	e034      	b.n	8004f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004efe:	f107 0318 	add.w	r3, r7, #24
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff f9c0 	bl	8004288 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004f0c:	e02c      	b.n	8004f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f0e:	4b09      	ldr	r3, [pc, #36]	; (8004f34 <UART_SetConfig+0x69c>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0320 	and.w	r3, r3, #32
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d016      	beq.n	8004f48 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004f1a:	4b06      	ldr	r3, [pc, #24]	; (8004f34 <UART_SetConfig+0x69c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	08db      	lsrs	r3, r3, #3
 8004f20:	f003 0303 	and.w	r3, r3, #3
 8004f24:	4a07      	ldr	r2, [pc, #28]	; (8004f44 <UART_SetConfig+0x6ac>)
 8004f26:	fa22 f303 	lsr.w	r3, r2, r3
 8004f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004f2c:	e01c      	b.n	8004f68 <UART_SetConfig+0x6d0>
 8004f2e:	bf00      	nop
 8004f30:	40011400 	.word	0x40011400
 8004f34:	58024400 	.word	0x58024400
 8004f38:	40007800 	.word	0x40007800
 8004f3c:	40007c00 	.word	0x40007c00
 8004f40:	58000c00 	.word	0x58000c00
 8004f44:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004f48:	4b9d      	ldr	r3, [pc, #628]	; (80051c0 <UART_SetConfig+0x928>)
 8004f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004f4c:	e00c      	b.n	8004f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004f4e:	4b9d      	ldr	r3, [pc, #628]	; (80051c4 <UART_SetConfig+0x92c>)
 8004f50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004f52:	e009      	b.n	8004f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004f5a:	e005      	b.n	8004f68 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004f66:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 81de 	beq.w	800532c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f74:	4a94      	ldr	r2, [pc, #592]	; (80051c8 <UART_SetConfig+0x930>)
 8004f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f82:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	4413      	add	r3, r2
 8004f8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d305      	bcc.n	8004fa0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d903      	bls.n	8004fa8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004fa6:	e1c1      	b.n	800532c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004faa:	2200      	movs	r2, #0
 8004fac:	60bb      	str	r3, [r7, #8]
 8004fae:	60fa      	str	r2, [r7, #12]
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	4a84      	ldr	r2, [pc, #528]	; (80051c8 <UART_SetConfig+0x930>)
 8004fb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	603b      	str	r3, [r7, #0]
 8004fc0:	607a      	str	r2, [r7, #4]
 8004fc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fca:	f7fb f985 	bl	80002d8 <__aeabi_uldivmod>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	f04f 0300 	mov.w	r3, #0
 8004fde:	020b      	lsls	r3, r1, #8
 8004fe0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004fe4:	0202      	lsls	r2, r0, #8
 8004fe6:	6979      	ldr	r1, [r7, #20]
 8004fe8:	6849      	ldr	r1, [r1, #4]
 8004fea:	0849      	lsrs	r1, r1, #1
 8004fec:	2000      	movs	r0, #0
 8004fee:	460c      	mov	r4, r1
 8004ff0:	4605      	mov	r5, r0
 8004ff2:	eb12 0804 	adds.w	r8, r2, r4
 8004ff6:	eb43 0905 	adc.w	r9, r3, r5
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	469a      	mov	sl, r3
 8005002:	4693      	mov	fp, r2
 8005004:	4652      	mov	r2, sl
 8005006:	465b      	mov	r3, fp
 8005008:	4640      	mov	r0, r8
 800500a:	4649      	mov	r1, r9
 800500c:	f7fb f964 	bl	80002d8 <__aeabi_uldivmod>
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	4613      	mov	r3, r2
 8005016:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800501a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800501e:	d308      	bcc.n	8005032 <UART_SetConfig+0x79a>
 8005020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005022:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005026:	d204      	bcs.n	8005032 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800502e:	60da      	str	r2, [r3, #12]
 8005030:	e17c      	b.n	800532c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8005038:	e178      	b.n	800532c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005042:	f040 80c5 	bne.w	80051d0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005046:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800504a:	2b20      	cmp	r3, #32
 800504c:	dc48      	bgt.n	80050e0 <UART_SetConfig+0x848>
 800504e:	2b00      	cmp	r3, #0
 8005050:	db7b      	blt.n	800514a <UART_SetConfig+0x8b2>
 8005052:	2b20      	cmp	r3, #32
 8005054:	d879      	bhi.n	800514a <UART_SetConfig+0x8b2>
 8005056:	a201      	add	r2, pc, #4	; (adr r2, 800505c <UART_SetConfig+0x7c4>)
 8005058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800505c:	080050e7 	.word	0x080050e7
 8005060:	080050ef 	.word	0x080050ef
 8005064:	0800514b 	.word	0x0800514b
 8005068:	0800514b 	.word	0x0800514b
 800506c:	080050f7 	.word	0x080050f7
 8005070:	0800514b 	.word	0x0800514b
 8005074:	0800514b 	.word	0x0800514b
 8005078:	0800514b 	.word	0x0800514b
 800507c:	08005107 	.word	0x08005107
 8005080:	0800514b 	.word	0x0800514b
 8005084:	0800514b 	.word	0x0800514b
 8005088:	0800514b 	.word	0x0800514b
 800508c:	0800514b 	.word	0x0800514b
 8005090:	0800514b 	.word	0x0800514b
 8005094:	0800514b 	.word	0x0800514b
 8005098:	0800514b 	.word	0x0800514b
 800509c:	08005117 	.word	0x08005117
 80050a0:	0800514b 	.word	0x0800514b
 80050a4:	0800514b 	.word	0x0800514b
 80050a8:	0800514b 	.word	0x0800514b
 80050ac:	0800514b 	.word	0x0800514b
 80050b0:	0800514b 	.word	0x0800514b
 80050b4:	0800514b 	.word	0x0800514b
 80050b8:	0800514b 	.word	0x0800514b
 80050bc:	0800514b 	.word	0x0800514b
 80050c0:	0800514b 	.word	0x0800514b
 80050c4:	0800514b 	.word	0x0800514b
 80050c8:	0800514b 	.word	0x0800514b
 80050cc:	0800514b 	.word	0x0800514b
 80050d0:	0800514b 	.word	0x0800514b
 80050d4:	0800514b 	.word	0x0800514b
 80050d8:	0800514b 	.word	0x0800514b
 80050dc:	0800513d 	.word	0x0800513d
 80050e0:	2b40      	cmp	r3, #64	; 0x40
 80050e2:	d02e      	beq.n	8005142 <UART_SetConfig+0x8aa>
 80050e4:	e031      	b.n	800514a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050e6:	f7fd fff3 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 80050ea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80050ec:	e033      	b.n	8005156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050ee:	f7fe f805 	bl	80030fc <HAL_RCC_GetPCLK2Freq>
 80050f2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80050f4:	e02f      	b.n	8005156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7fe ff70 	bl	8003fe0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005102:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005104:	e027      	b.n	8005156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005106:	f107 0318 	add.w	r3, r7, #24
 800510a:	4618      	mov	r0, r3
 800510c:	f7ff f8bc 	bl	8004288 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005114:	e01f      	b.n	8005156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005116:	4b2d      	ldr	r3, [pc, #180]	; (80051cc <UART_SetConfig+0x934>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0320 	and.w	r3, r3, #32
 800511e:	2b00      	cmp	r3, #0
 8005120:	d009      	beq.n	8005136 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005122:	4b2a      	ldr	r3, [pc, #168]	; (80051cc <UART_SetConfig+0x934>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	08db      	lsrs	r3, r3, #3
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	4a24      	ldr	r2, [pc, #144]	; (80051c0 <UART_SetConfig+0x928>)
 800512e:	fa22 f303 	lsr.w	r3, r2, r3
 8005132:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005134:	e00f      	b.n	8005156 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005136:	4b22      	ldr	r3, [pc, #136]	; (80051c0 <UART_SetConfig+0x928>)
 8005138:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800513a:	e00c      	b.n	8005156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800513c:	4b21      	ldr	r3, [pc, #132]	; (80051c4 <UART_SetConfig+0x92c>)
 800513e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005140:	e009      	b.n	8005156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005142:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005146:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005148:	e005      	b.n	8005156 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800514a:	2300      	movs	r3, #0
 800514c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8005154:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005156:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005158:	2b00      	cmp	r3, #0
 800515a:	f000 80e7 	beq.w	800532c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005162:	4a19      	ldr	r2, [pc, #100]	; (80051c8 <UART_SetConfig+0x930>)
 8005164:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005168:	461a      	mov	r2, r3
 800516a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800516c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005170:	005a      	lsls	r2, r3, #1
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	085b      	lsrs	r3, r3, #1
 8005178:	441a      	add	r2, r3
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005182:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005186:	2b0f      	cmp	r3, #15
 8005188:	d916      	bls.n	80051b8 <UART_SetConfig+0x920>
 800518a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005190:	d212      	bcs.n	80051b8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	b29b      	uxth	r3, r3
 8005196:	f023 030f 	bic.w	r3, r3, #15
 800519a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800519c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800519e:	085b      	lsrs	r3, r3, #1
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	f003 0307 	and.w	r3, r3, #7
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80051aa:	4313      	orrs	r3, r2
 80051ac:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80051b4:	60da      	str	r2, [r3, #12]
 80051b6:	e0b9      	b.n	800532c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80051be:	e0b5      	b.n	800532c <UART_SetConfig+0xa94>
 80051c0:	03d09000 	.word	0x03d09000
 80051c4:	003d0900 	.word	0x003d0900
 80051c8:	08005f6c 	.word	0x08005f6c
 80051cc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80051d0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	dc49      	bgt.n	800526c <UART_SetConfig+0x9d4>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	db7c      	blt.n	80052d6 <UART_SetConfig+0xa3e>
 80051dc:	2b20      	cmp	r3, #32
 80051de:	d87a      	bhi.n	80052d6 <UART_SetConfig+0xa3e>
 80051e0:	a201      	add	r2, pc, #4	; (adr r2, 80051e8 <UART_SetConfig+0x950>)
 80051e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e6:	bf00      	nop
 80051e8:	08005273 	.word	0x08005273
 80051ec:	0800527b 	.word	0x0800527b
 80051f0:	080052d7 	.word	0x080052d7
 80051f4:	080052d7 	.word	0x080052d7
 80051f8:	08005283 	.word	0x08005283
 80051fc:	080052d7 	.word	0x080052d7
 8005200:	080052d7 	.word	0x080052d7
 8005204:	080052d7 	.word	0x080052d7
 8005208:	08005293 	.word	0x08005293
 800520c:	080052d7 	.word	0x080052d7
 8005210:	080052d7 	.word	0x080052d7
 8005214:	080052d7 	.word	0x080052d7
 8005218:	080052d7 	.word	0x080052d7
 800521c:	080052d7 	.word	0x080052d7
 8005220:	080052d7 	.word	0x080052d7
 8005224:	080052d7 	.word	0x080052d7
 8005228:	080052a3 	.word	0x080052a3
 800522c:	080052d7 	.word	0x080052d7
 8005230:	080052d7 	.word	0x080052d7
 8005234:	080052d7 	.word	0x080052d7
 8005238:	080052d7 	.word	0x080052d7
 800523c:	080052d7 	.word	0x080052d7
 8005240:	080052d7 	.word	0x080052d7
 8005244:	080052d7 	.word	0x080052d7
 8005248:	080052d7 	.word	0x080052d7
 800524c:	080052d7 	.word	0x080052d7
 8005250:	080052d7 	.word	0x080052d7
 8005254:	080052d7 	.word	0x080052d7
 8005258:	080052d7 	.word	0x080052d7
 800525c:	080052d7 	.word	0x080052d7
 8005260:	080052d7 	.word	0x080052d7
 8005264:	080052d7 	.word	0x080052d7
 8005268:	080052c9 	.word	0x080052c9
 800526c:	2b40      	cmp	r3, #64	; 0x40
 800526e:	d02e      	beq.n	80052ce <UART_SetConfig+0xa36>
 8005270:	e031      	b.n	80052d6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005272:	f7fd ff2d 	bl	80030d0 <HAL_RCC_GetPCLK1Freq>
 8005276:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005278:	e033      	b.n	80052e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800527a:	f7fd ff3f 	bl	80030fc <HAL_RCC_GetPCLK2Freq>
 800527e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8005280:	e02f      	b.n	80052e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005286:	4618      	mov	r0, r3
 8005288:	f7fe feaa 	bl	8003fe0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800528c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8005290:	e027      	b.n	80052e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005292:	f107 0318 	add.w	r3, r7, #24
 8005296:	4618      	mov	r0, r3
 8005298:	f7fe fff6 	bl	8004288 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052a0:	e01f      	b.n	80052e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052a2:	4b2d      	ldr	r3, [pc, #180]	; (8005358 <UART_SetConfig+0xac0>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d009      	beq.n	80052c2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80052ae:	4b2a      	ldr	r3, [pc, #168]	; (8005358 <UART_SetConfig+0xac0>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	08db      	lsrs	r3, r3, #3
 80052b4:	f003 0303 	and.w	r3, r3, #3
 80052b8:	4a28      	ldr	r2, [pc, #160]	; (800535c <UART_SetConfig+0xac4>)
 80052ba:	fa22 f303 	lsr.w	r3, r2, r3
 80052be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80052c0:	e00f      	b.n	80052e2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80052c2:	4b26      	ldr	r3, [pc, #152]	; (800535c <UART_SetConfig+0xac4>)
 80052c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052c6:	e00c      	b.n	80052e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80052c8:	4b25      	ldr	r3, [pc, #148]	; (8005360 <UART_SetConfig+0xac8>)
 80052ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052cc:	e009      	b.n	80052e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80052d4:	e005      	b.n	80052e2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80052e0:	bf00      	nop
    }

    if (pclk != 0U)
 80052e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d021      	beq.n	800532c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	4a1d      	ldr	r2, [pc, #116]	; (8005364 <UART_SetConfig+0xacc>)
 80052ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052f2:	461a      	mov	r2, r3
 80052f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	085b      	lsrs	r3, r3, #1
 8005300:	441a      	add	r2, r3
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	fbb2 f3f3 	udiv	r3, r2, r3
 800530a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800530c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800530e:	2b0f      	cmp	r3, #15
 8005310:	d909      	bls.n	8005326 <UART_SetConfig+0xa8e>
 8005312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005318:	d205      	bcs.n	8005326 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800531a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800531c:	b29a      	uxth	r2, r3
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	60da      	str	r2, [r3, #12]
 8005324:	e002      	b.n	800532c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	2201      	movs	r2, #1
 8005330:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2201      	movs	r2, #1
 8005338:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	2200      	movs	r2, #0
 8005340:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2200      	movs	r2, #0
 8005346:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005348:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800534c:	4618      	mov	r0, r3
 800534e:	3748      	adds	r7, #72	; 0x48
 8005350:	46bd      	mov	sp, r7
 8005352:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005356:	bf00      	nop
 8005358:	58024400 	.word	0x58024400
 800535c:	03d09000 	.word	0x03d09000
 8005360:	003d0900 	.word	0x003d0900
 8005364:	08005f6c 	.word	0x08005f6c

08005368 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	430a      	orrs	r2, r1
 8005390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00a      	beq.n	80053d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00a      	beq.n	80053f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	430a      	orrs	r2, r1
 80053f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fc:	f003 0310 	and.w	r3, r3, #16
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00a      	beq.n	800541a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541e:	f003 0320 	and.w	r3, r3, #32
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00a      	beq.n	800543c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	430a      	orrs	r2, r1
 800543a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005444:	2b00      	cmp	r3, #0
 8005446:	d01a      	beq.n	800547e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005466:	d10a      	bne.n	800547e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	430a      	orrs	r2, r1
 800549e:	605a      	str	r2, [r3, #4]
  }
}
 80054a0:	bf00      	nop
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af02      	add	r7, sp, #8
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054bc:	f7fb fd92 	bl	8000fe4 <HAL_GetTick>
 80054c0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0308 	and.w	r3, r3, #8
 80054cc:	2b08      	cmp	r3, #8
 80054ce:	d10e      	bne.n	80054ee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f82f 	bl	8005542 <UART_WaitOnFlagUntilTimeout>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d001      	beq.n	80054ee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e025      	b.n	800553a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0304 	and.w	r3, r3, #4
 80054f8:	2b04      	cmp	r3, #4
 80054fa:	d10e      	bne.n	800551a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f819 	bl	8005542 <UART_WaitOnFlagUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e00f      	b.n	800553a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2220      	movs	r2, #32
 800551e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2220      	movs	r2, #32
 8005526:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b09c      	sub	sp, #112	; 0x70
 8005546:	af00      	add	r7, sp, #0
 8005548:	60f8      	str	r0, [r7, #12]
 800554a:	60b9      	str	r1, [r7, #8]
 800554c:	603b      	str	r3, [r7, #0]
 800554e:	4613      	mov	r3, r2
 8005550:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005552:	e0a9      	b.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005554:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555a:	f000 80a5 	beq.w	80056a8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800555e:	f7fb fd41 	bl	8000fe4 <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800556a:	429a      	cmp	r2, r3
 800556c:	d302      	bcc.n	8005574 <UART_WaitOnFlagUntilTimeout+0x32>
 800556e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005570:	2b00      	cmp	r3, #0
 8005572:	d140      	bne.n	80055f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800557c:	e853 3f00 	ldrex	r3, [r3]
 8005580:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005582:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005584:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005588:	667b      	str	r3, [r7, #100]	; 0x64
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	461a      	mov	r2, r3
 8005590:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005592:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005594:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005596:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005598:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800559a:	e841 2300 	strex	r3, r2, [r1]
 800559e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80055a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1e6      	bne.n	8005574 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3308      	adds	r3, #8
 80055ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b0:	e853 3f00 	ldrex	r3, [r3]
 80055b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80055b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b8:	f023 0301 	bic.w	r3, r3, #1
 80055bc:	663b      	str	r3, [r7, #96]	; 0x60
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3308      	adds	r3, #8
 80055c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80055c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055ce:	e841 2300 	strex	r3, r2, [r1]
 80055d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1e5      	bne.n	80055a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2220      	movs	r2, #32
 80055de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2220      	movs	r2, #32
 80055e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e069      	b.n	80056ca <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0304 	and.w	r3, r3, #4
 8005600:	2b00      	cmp	r3, #0
 8005602:	d051      	beq.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800560e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005612:	d149      	bne.n	80056a8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800561c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005626:	e853 3f00 	ldrex	r3, [r3]
 800562a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800562c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005632:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	461a      	mov	r2, r3
 800563a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800563c:	637b      	str	r3, [r7, #52]	; 0x34
 800563e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005640:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005642:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005644:	e841 2300 	strex	r3, r2, [r1]
 8005648:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800564a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1e6      	bne.n	800561e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3308      	adds	r3, #8
 8005656:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	e853 3f00 	ldrex	r3, [r3]
 800565e:	613b      	str	r3, [r7, #16]
   return(result);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f023 0301 	bic.w	r3, r3, #1
 8005666:	66bb      	str	r3, [r7, #104]	; 0x68
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3308      	adds	r3, #8
 800566e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005670:	623a      	str	r2, [r7, #32]
 8005672:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005674:	69f9      	ldr	r1, [r7, #28]
 8005676:	6a3a      	ldr	r2, [r7, #32]
 8005678:	e841 2300 	strex	r3, r2, [r1]
 800567c:	61bb      	str	r3, [r7, #24]
   return(result);
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1e5      	bne.n	8005650 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2220      	movs	r2, #32
 8005688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2220      	movs	r2, #32
 8005690:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2220      	movs	r2, #32
 8005698:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e010      	b.n	80056ca <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	69da      	ldr	r2, [r3, #28]
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	4013      	ands	r3, r2
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	bf0c      	ite	eq
 80056b8:	2301      	moveq	r3, #1
 80056ba:	2300      	movne	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	461a      	mov	r2, r3
 80056c0:	79fb      	ldrb	r3, [r7, #7]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	f43f af46 	beq.w	8005554 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3770      	adds	r7, #112	; 0x70
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80056d2:	b480      	push	{r7}
 80056d4:	b085      	sub	sp, #20
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d101      	bne.n	80056e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80056e4:	2302      	movs	r3, #2
 80056e6:	e027      	b.n	8005738 <HAL_UARTEx_DisableFifoMode+0x66>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2224      	movs	r2, #36	; 0x24
 80056f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 0201 	bic.w	r2, r2, #1
 800570e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005716:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2220      	movs	r2, #32
 800572a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005758:	2302      	movs	r3, #2
 800575a:	e02d      	b.n	80057b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2224      	movs	r2, #36	; 0x24
 8005768:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f022 0201 	bic.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f84f 	bl	800583c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2220      	movs	r2, #32
 80057aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d101      	bne.n	80057d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80057d4:	2302      	movs	r3, #2
 80057d6:	e02d      	b.n	8005834 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2224      	movs	r2, #36	; 0x24
 80057e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0201 	bic.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	683a      	ldr	r2, [r7, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 f811 	bl	800583c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2220      	movs	r2, #32
 8005826:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005848:	2b00      	cmp	r3, #0
 800584a:	d108      	bne.n	800585e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800585c:	e031      	b.n	80058c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800585e:	2310      	movs	r3, #16
 8005860:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005862:	2310      	movs	r3, #16
 8005864:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	0e5b      	lsrs	r3, r3, #25
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	0f5b      	lsrs	r3, r3, #29
 800587e:	b2db      	uxtb	r3, r3
 8005880:	f003 0307 	and.w	r3, r3, #7
 8005884:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005886:	7bbb      	ldrb	r3, [r7, #14]
 8005888:	7b3a      	ldrb	r2, [r7, #12]
 800588a:	4911      	ldr	r1, [pc, #68]	; (80058d0 <UARTEx_SetNbDataToProcess+0x94>)
 800588c:	5c8a      	ldrb	r2, [r1, r2]
 800588e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005892:	7b3a      	ldrb	r2, [r7, #12]
 8005894:	490f      	ldr	r1, [pc, #60]	; (80058d4 <UARTEx_SetNbDataToProcess+0x98>)
 8005896:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005898:	fb93 f3f2 	sdiv	r3, r3, r2
 800589c:	b29a      	uxth	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058a4:	7bfb      	ldrb	r3, [r7, #15]
 80058a6:	7b7a      	ldrb	r2, [r7, #13]
 80058a8:	4909      	ldr	r1, [pc, #36]	; (80058d0 <UARTEx_SetNbDataToProcess+0x94>)
 80058aa:	5c8a      	ldrb	r2, [r1, r2]
 80058ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80058b0:	7b7a      	ldrb	r2, [r7, #13]
 80058b2:	4908      	ldr	r1, [pc, #32]	; (80058d4 <UARTEx_SetNbDataToProcess+0x98>)
 80058b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80058c2:	bf00      	nop
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	08005f84 	.word	0x08005f84
 80058d4:	08005f8c 	.word	0x08005f8c

080058d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058d8:	b084      	sub	sp, #16
 80058da:	b580      	push	{r7, lr}
 80058dc:	b084      	sub	sp, #16
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
 80058e2:	f107 001c 	add.w	r0, r7, #28
 80058e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d120      	bne.n	8005932 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68da      	ldr	r2, [r3, #12]
 8005900:	4b2a      	ldr	r3, [pc, #168]	; (80059ac <USB_CoreInit+0xd4>)
 8005902:	4013      	ands	r3, r2
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005916:	2b01      	cmp	r3, #1
 8005918:	d105      	bne.n	8005926 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 faac 	bl	8005e84 <USB_CoreReset>
 800592c:	4603      	mov	r3, r0
 800592e:	73fb      	strb	r3, [r7, #15]
 8005930:	e01a      	b.n	8005968 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 faa0 	bl	8005e84 <USB_CoreReset>
 8005944:	4603      	mov	r3, r0
 8005946:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005948:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800594a:	2b00      	cmp	r3, #0
 800594c:	d106      	bne.n	800595c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005952:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	639a      	str	r2, [r3, #56]	; 0x38
 800595a:	e005      	b.n	8005968 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005960:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596a:	2b01      	cmp	r3, #1
 800596c:	d116      	bne.n	800599c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005972:	b29a      	uxth	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800597c:	4b0c      	ldr	r3, [pc, #48]	; (80059b0 <USB_CoreInit+0xd8>)
 800597e:	4313      	orrs	r3, r2
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f043 0206 	orr.w	r2, r3, #6
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f043 0220 	orr.w	r2, r3, #32
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800599c:	7bfb      	ldrb	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059a8:	b004      	add	sp, #16
 80059aa:	4770      	bx	lr
 80059ac:	ffbdffbf 	.word	0xffbdffbf
 80059b0:	03ee0000 	.word	0x03ee0000

080059b4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f023 0201 	bic.w	r2, r3, #1
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b084      	sub	sp, #16
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	460b      	mov	r3, r1
 80059e0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d115      	bne.n	8005a24 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005a04:	2001      	movs	r0, #1
 8005a06:	f7fb faf9 	bl	8000ffc <HAL_Delay>
      ms++;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fa29 	bl	8005e68 <USB_GetMode>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d01e      	beq.n	8005a5a <USB_SetCurrentMode+0x84>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2b31      	cmp	r3, #49	; 0x31
 8005a20:	d9f0      	bls.n	8005a04 <USB_SetCurrentMode+0x2e>
 8005a22:	e01a      	b.n	8005a5a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a24:	78fb      	ldrb	r3, [r7, #3]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d115      	bne.n	8005a56 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005a36:	2001      	movs	r0, #1
 8005a38:	f7fb fae0 	bl	8000ffc <HAL_Delay>
      ms++;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 fa10 	bl	8005e68 <USB_GetMode>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d005      	beq.n	8005a5a <USB_SetCurrentMode+0x84>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2b31      	cmp	r3, #49	; 0x31
 8005a52:	d9f0      	bls.n	8005a36 <USB_SetCurrentMode+0x60>
 8005a54:	e001      	b.n	8005a5a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e005      	b.n	8005a66 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b32      	cmp	r3, #50	; 0x32
 8005a5e:	d101      	bne.n	8005a64 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e000      	b.n	8005a66 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a70:	b084      	sub	sp, #16
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b086      	sub	sp, #24
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005a7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	613b      	str	r3, [r7, #16]
 8005a8e:	e009      	b.n	8005aa4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	3340      	adds	r3, #64	; 0x40
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	613b      	str	r3, [r7, #16]
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b0e      	cmp	r3, #14
 8005aa8:	d9f2      	bls.n	8005a90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d11c      	bne.n	8005aea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005abe:	f043 0302 	orr.w	r3, r3, #2
 8005ac2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	601a      	str	r2, [r3, #0]
 8005ae8:	e005      	b.n	8005af6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005afc:	461a      	mov	r2, r3
 8005afe:	2300      	movs	r3, #0
 8005b00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b08:	4619      	mov	r1, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b10:	461a      	mov	r2, r3
 8005b12:	680b      	ldr	r3, [r1, #0]
 8005b14:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d10c      	bne.n	8005b36 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d104      	bne.n	8005b2c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b22:	2100      	movs	r1, #0
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 f965 	bl	8005df4 <USB_SetDevSpeed>
 8005b2a:	e008      	b.n	8005b3e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b2c:	2101      	movs	r1, #1
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f960 	bl	8005df4 <USB_SetDevSpeed>
 8005b34:	e003      	b.n	8005b3e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b36:	2103      	movs	r1, #3
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f95b 	bl	8005df4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b3e:	2110      	movs	r1, #16
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f8f3 	bl	8005d2c <USB_FlushTxFifo>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f91f 	bl	8005d94 <USB_FlushRxFifo>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b66:	461a      	mov	r2, r3
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b72:	461a      	mov	r2, r3
 8005b74:	2300      	movs	r3, #0
 8005b76:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b7e:	461a      	mov	r2, r3
 8005b80:	2300      	movs	r3, #0
 8005b82:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b84:	2300      	movs	r3, #0
 8005b86:	613b      	str	r3, [r7, #16]
 8005b88:	e043      	b.n	8005c12 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ba0:	d118      	bne.n	8005bd4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10a      	bne.n	8005bbe <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	015a      	lsls	r2, r3, #5
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	e013      	b.n	8005be6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	e008      	b.n	8005be6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005be0:	461a      	mov	r2, r3
 8005be2:	2300      	movs	r3, #0
 8005be4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c04:	461a      	mov	r2, r3
 8005c06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d3b7      	bcc.n	8005b8a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	613b      	str	r3, [r7, #16]
 8005c1e:	e043      	b.n	8005ca8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c36:	d118      	bne.n	8005c6a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10a      	bne.n	8005c54 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e013      	b.n	8005c7c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c60:	461a      	mov	r2, r3
 8005c62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005c66:	6013      	str	r3, [r2, #0]
 8005c68:	e008      	b.n	8005c7c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c76:	461a      	mov	r2, r3
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c88:	461a      	mov	r2, r3
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ca0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	613b      	str	r3, [r7, #16]
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d3b7      	bcc.n	8005c20 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cc2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005cd0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d105      	bne.n	8005ce4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	f043 0210 	orr.w	r2, r3, #16
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699a      	ldr	r2, [r3, #24]
 8005ce8:	4b0e      	ldr	r3, [pc, #56]	; (8005d24 <USB_DevInit+0x2b4>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d005      	beq.n	8005d02 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	f043 0208 	orr.w	r2, r3, #8
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d105      	bne.n	8005d14 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	699a      	ldr	r2, [r3, #24]
 8005d0c:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <USB_DevInit+0x2b8>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3718      	adds	r7, #24
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d20:	b004      	add	sp, #16
 8005d22:	4770      	bx	lr
 8005d24:	803c3800 	.word	0x803c3800
 8005d28:	40000004 	.word	0x40000004

08005d2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4a13      	ldr	r2, [pc, #76]	; (8005d90 <USB_FlushTxFifo+0x64>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d901      	bls.n	8005d4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e01b      	b.n	8005d84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	daf2      	bge.n	8005d3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	019b      	lsls	r3, r3, #6
 8005d5c:	f043 0220 	orr.w	r2, r3, #32
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	3301      	adds	r3, #1
 8005d68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	4a08      	ldr	r2, [pc, #32]	; (8005d90 <USB_FlushTxFifo+0x64>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d901      	bls.n	8005d76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e006      	b.n	8005d84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f003 0320 	and.w	r3, r3, #32
 8005d7e:	2b20      	cmp	r3, #32
 8005d80:	d0f0      	beq.n	8005d64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	00030d40 	.word	0x00030d40

08005d94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3301      	adds	r3, #1
 8005da4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4a11      	ldr	r2, [pc, #68]	; (8005df0 <USB_FlushRxFifo+0x5c>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e018      	b.n	8005de4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	daf2      	bge.n	8005da0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2210      	movs	r2, #16
 8005dc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	4a08      	ldr	r2, [pc, #32]	; (8005df0 <USB_FlushRxFifo+0x5c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d901      	bls.n	8005dd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e006      	b.n	8005de4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	f003 0310 	and.w	r3, r3, #16
 8005dde:	2b10      	cmp	r3, #16
 8005de0:	d0f0      	beq.n	8005dc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3714      	adds	r7, #20
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	00030d40 	.word	0x00030d40

08005df4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	68f9      	ldr	r1, [r7, #12]
 8005e10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e14:	4313      	orrs	r3, r2
 8005e16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3714      	adds	r7, #20
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005e26:	b480      	push	{r7}
 8005e28:	b085      	sub	sp, #20
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005e40:	f023 0303 	bic.w	r3, r3, #3
 8005e44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e54:	f043 0302 	orr.w	r3, r3, #2
 8005e58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	f003 0301 	and.w	r3, r3, #1
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	3301      	adds	r3, #1
 8005e94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	4a13      	ldr	r2, [pc, #76]	; (8005ee8 <USB_CoreReset+0x64>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d901      	bls.n	8005ea2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e01b      	b.n	8005eda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	daf2      	bge.n	8005e90 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	691b      	ldr	r3, [r3, #16]
 8005eb2:	f043 0201 	orr.w	r2, r3, #1
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4a09      	ldr	r2, [pc, #36]	; (8005ee8 <USB_CoreReset+0x64>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d901      	bls.n	8005ecc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e006      	b.n	8005eda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d0f0      	beq.n	8005eba <USB_CoreReset+0x36>

  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3714      	adds	r7, #20
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	00030d40 	.word	0x00030d40

08005eec <__libc_init_array>:
 8005eec:	b570      	push	{r4, r5, r6, lr}
 8005eee:	4d0d      	ldr	r5, [pc, #52]	; (8005f24 <__libc_init_array+0x38>)
 8005ef0:	4c0d      	ldr	r4, [pc, #52]	; (8005f28 <__libc_init_array+0x3c>)
 8005ef2:	1b64      	subs	r4, r4, r5
 8005ef4:	10a4      	asrs	r4, r4, #2
 8005ef6:	2600      	movs	r6, #0
 8005ef8:	42a6      	cmp	r6, r4
 8005efa:	d109      	bne.n	8005f10 <__libc_init_array+0x24>
 8005efc:	4d0b      	ldr	r5, [pc, #44]	; (8005f2c <__libc_init_array+0x40>)
 8005efe:	4c0c      	ldr	r4, [pc, #48]	; (8005f30 <__libc_init_array+0x44>)
 8005f00:	f000 f820 	bl	8005f44 <_init>
 8005f04:	1b64      	subs	r4, r4, r5
 8005f06:	10a4      	asrs	r4, r4, #2
 8005f08:	2600      	movs	r6, #0
 8005f0a:	42a6      	cmp	r6, r4
 8005f0c:	d105      	bne.n	8005f1a <__libc_init_array+0x2e>
 8005f0e:	bd70      	pop	{r4, r5, r6, pc}
 8005f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f14:	4798      	blx	r3
 8005f16:	3601      	adds	r6, #1
 8005f18:	e7ee      	b.n	8005ef8 <__libc_init_array+0xc>
 8005f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f1e:	4798      	blx	r3
 8005f20:	3601      	adds	r6, #1
 8005f22:	e7f2      	b.n	8005f0a <__libc_init_array+0x1e>
 8005f24:	08005f9c 	.word	0x08005f9c
 8005f28:	08005f9c 	.word	0x08005f9c
 8005f2c:	08005f9c 	.word	0x08005f9c
 8005f30:	08005fa0 	.word	0x08005fa0

08005f34 <memset>:
 8005f34:	4402      	add	r2, r0
 8005f36:	4603      	mov	r3, r0
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d100      	bne.n	8005f3e <memset+0xa>
 8005f3c:	4770      	bx	lr
 8005f3e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f42:	e7f9      	b.n	8005f38 <memset+0x4>

08005f44 <_init>:
 8005f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f46:	bf00      	nop
 8005f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f4a:	bc08      	pop	{r3}
 8005f4c:	469e      	mov	lr, r3
 8005f4e:	4770      	bx	lr

08005f50 <_fini>:
 8005f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f52:	bf00      	nop
 8005f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f56:	bc08      	pop	{r3}
 8005f58:	469e      	mov	lr, r3
 8005f5a:	4770      	bx	lr
