# ì•ˆë…•í•˜ì„¸ìš”, í•˜ë“œì›¨ì–´ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ë¥¼ ê¿ˆê¾¸ëŠ” ê¹€ì€ì„±ì…ë‹ˆë‹¤. ğŸ‘‹

<br>

### ğŸ‘¨â€ğŸ’» About Me
- ì €ëŠ” **í•˜ë“œì›¨ì–´ ì„¤ê³„ ì—”ì§€ë‹ˆì–´**ë¥¼ ëª©í‘œë¡œ ê³µë¶€í•˜ê³  ìˆëŠ” í•™ìƒì…ë‹ˆë‹¤.
- í˜„ì¬ í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸ì—ì„œ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ì˜ ì „ ê³¼ì •ì„ ë°°ìš°ë©° ì‹¤ë¬´ ì—­ëŸ‰ì„ í‚¤ìš°ê³  ìˆìŠµë‹ˆë‹¤.

<br>

### ğŸ› ï¸ Tech Stack & Skills
#### Languages
![Verilog](https://img.shields.io/badge/Verilog-1E90FF?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-8A2BE2?style=for-the-badge)
![C/C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)

#### EDA Tools & Simulation
![Xilinx Vivado](https://img.shields.io/badge/Vivado-D95319?style=for-the-badge&logo=xilinx&logoColor=white)
![Intel Quartus](https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-2A3C4D?style=for-the-badge)
![TCAD](https://img.shields.io/badge/Synopsys%20TCAD-00A65A?style=for-the-badge&logo=synopsys&logoColor=white)

#### Hardware & Protocols
- **FPGA Boards**: `[DE1-SoC]`, `[Zybo Z7]`, `[Basys 3]`
- **Protocols**: `AXI4`, `APB`, `UART`, `SPI`, `I2C`
-' **Architectures**: `RISC-V`, `ARM Cortex-M''
<br>

### ğŸš€ Featured Projects
| Project | Description | Tech Stack | Link |
|---|---|---|---|
| **`ğŸ¤– [í”„ë¡œì íŠ¸ ì´ë¦„ 1]`** | `[í”„ë¡œì íŠ¸ í•œ ì¤„ ìš”ì•½: ì˜ˆ: 5-Stage Pipeline RISC-V CPU Core]` | `[Verilog, Vivado, Basys3]` | `[ì €ì¥ì†Œ ë§í¬]` |
| **`[í”„ë¡œì íŠ¸ ì´ë¦„ 2]`** | `[ì˜ˆ: UART IP ì„¤ê³„ ë° FPGA ê²€ì¦]` | `[SystemVerilog, ModelSim, DE1-SoC]` | `[ì €ì¥ì†Œ ë§í¬]` |
| **`[í”„ë¡œì íŠ¸ ì´ë¦„ 3]`** | `[ì˜ˆ: CNN ê¸°ë°˜ ì´ë¯¸ì§€ í•„í„° í•˜ë“œì›¨ì–´ ê°€ì†ê¸° ì„¤ê³„]` | `[Verilog, Python]` | `[ì €ì¥ì†Œ ë§í¬]` |

<br>

### ğŸ”¬ Research Experience & Publications
#### ë°˜ë„ì²´ ì†Œì ì—°êµ¬ì‹¤ (í•™ë¶€ ì—°êµ¬ìƒ)
- **ê¸°ê°„**: `[ì‹œì‘ ì—°ë„.ì›”] ~ [ì¢…ë£Œ ì—°ë„.ì›”]`
- **ì£¼ìš” ì—°êµ¬ ë‚´ìš©**: ì°¨ì„¸ëŒ€ ë°˜ë„ì²´ ì†Œìì¸ Silicon Biristorì˜ ì˜¨ë„ ë³€í™”ì— ë”°ë¥¸ ì „ê¸°ì  íŠ¹ì„±ì„ ë¶„ì„í•˜ê³  ëª¨ë¸ë§í•˜ëŠ” ì—°êµ¬ë¥¼ ì§„í–‰í–ˆìŠµë‹ˆë‹¤.
- ì´ ê²½í—˜ì„ í†µí•´ ë°˜ë„ì²´ ì†Œìì˜ ë¬¼ë¦¬ì  ë™ì‘ ì›ë¦¬ì— ëŒ€í•œ ê¹Šì´ ìˆëŠ” ì´í•´ë¥¼ ê°–ì¶”ê²Œ ë˜ì—ˆìœ¼ë©°, ì´ëŠ” ë…¼ë¦¬ ì„¤ê³„ ì‹œ í•˜ë“œì›¨ì–´ì˜ ë¬¼ë¦¬ì  ì œì•½ê³¼ ì„±ëŠ¥ì„ ê³ ë ¤í•˜ëŠ” ë° í° ë„ì›€ì´ ë˜ì—ˆìŠµë‹ˆë‹¤.

#### ğŸ“ Publications
- **Temperature-Dependent Electrical Characteristics of Silicon Biristor**
  - **Eunseong Kim**, [ê³µë™ ì €ì ì´ë¦„], ...
  - *[í•™íšŒ ë˜ëŠ” ì €ë„ ì´ë¦„]*, [ë°œí–‰ ì—°ë„]
  - **(1st Author)**
  - `[ì—¬ê¸°ì— ë…¼ë¬¸ ë§í¬(DOI)ë‚˜ íŒŒì¼ì„ ì—…ë¡œë“œí•œ êµ¬ê¸€ ë“œë¼ì´ë¸Œ ë§í¬ë¥¼ ì¶”ê°€í•˜ë©´ ì¢‹ìŠµë‹ˆë‹¤]`

<br>

### ğŸ“ Education & Experience
- **Harman Semicon Academy** (`[ìˆ˜ë£Œ ì—°ë„]`)
  - Verilog/SystemVerilog ê¸°ë°˜ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ë° ê²€ì¦ ê³¼ì •
- **[OO ëŒ€í•™êµ]** (`[ì…í•™ë…„ë„]`.03 ~ `[ì¡¸ì—…ë…„ë„]`.02)
  - `[ì»´í“¨í„°ê³µí•™ê³¼ / ì „ìê³µí•™ê³¼]` í•™ì‚¬
  - **ì£¼ìš” ìˆ˜ê°• ê³¼ëª©**: `[ë””ì§€í„¸ë…¼ë¦¬íšŒë¡œ, ì»´í“¨í„°êµ¬ì¡°, ì„ë² ë””ë“œì‹œìŠ¤í…œ, ì „ìíšŒë¡œ, ë°˜ë„ì²´ê³µí•™ ë“±]`

<br>

### ğŸ“« How to Reach Me
- **Email**: `[ì´ë©”ì¼ ì£¼ì†Œ]`
- **Blog**: `[ê¸°ìˆ  ë¸”ë¡œê·¸ ì£¼ì†Œ (ì„ íƒ ì‚¬í•­)]`
- **Notion**: `[í¬íŠ¸í´ë¦¬ì˜¤ ë…¸ì…˜ ë§í¬ (ì„ íƒ ì‚¬í•­)]`
