# ğŸ§  SEVÄ°YE 3 ULTRA PROFESYONEL MASTERCLASS  
# **VAR_IN_OUT & VAR_IN_OUT CONSTANT â€” DERÄ°N TEKNÄ°K EÄÄ°TÄ°M (.md)**

## ğŸ“Œ Ä°Ã§indekiler
1. GiriÅŸ â€” VAR_IN_OUT GerÃ§ek YapÄ±sÄ±  
2. Derleyici Perspektifi  
3. Memory Model  
4. VAR_IN_OUT CONSTANT  
5. Codesys & TwinCAT KarÅŸÄ±laÅŸtÄ±rmasÄ±  
6. STRING/WSTRING AktarÄ±m Riskleri  
7. Bit Addressing & VAR_IN_OUT  
8. REFERENCE TO KarÅŸÄ±laÅŸtÄ±rmasÄ±  
9. Aliasing Sorunu  
10. YanlÄ±ÅŸ KullanÄ±mlar  
11. DoÄŸru Patternâ€™lar  
12. Sequence Diagram  
13. Memory Layout  
14. CONSTANT KurallarÄ±  
15. BÃ¼yÃ¼k Proje TasarÄ±mÄ±  
16. Test & Debug  
17. SonuÃ§

---

# 1. GiriÅŸ â€” VAR_IN_OUT GerÃ§ek YapÄ±sÄ±
`VAR_IN_OUT` PLC'de **call-by-reference** mekanizmasÄ±dÄ±r. Kopya oluÅŸturulmaz; formal parametre doÄŸrudan gerÃ§ek deÄŸiÅŸkenin adresine baÄŸlanÄ±r.

---

# 2. Derleyici Perspektifi
Ã‡aÄŸrÄ±:
```st
fbSample(bInOut := bTest);
```
Derleyicide:
```
FB_Sample.bInOut := &bTest;
```

---

# 3. Memory Model
```mermaid
graph TD
    A["MAIN Variable: bTest"] --> B["FB_Sample.bInOut (reference)"]
    B --> C["FB Logic writes"]
    C --> A["Actual value modified"]
```

---

# 4. VAR_IN_OUT CONSTANT
- Call-by-reference  
- **Readonly**  
- STRING aktarÄ±mlarÄ±nda gÃ¼venlidir  

---

# 5. Codesys & TwinCAT
| Ã–zellik | Codesys | TwinCAT |
|--------|---------|----------|
| Optimize | Orta | YÃ¼ksek |
| CONST kontrolÃ¼ | Derleyici | JIT + Derleyici |

---

# 6. STRING/WSTRING AktarÄ±m Riskleri
KÄ±sa string â†’ uzun VAR_IN_OUT parametresine geÃ§ilemez.

---

# 7. Bit Addressing & VAR_IN_OUT
AÅŸaÄŸÄ±daki yasaktÄ±r:
```
fb(bInOut := %MX0.1);
```

---

# 8. REFERENCE TO KarÅŸÄ±laÅŸtÄ±rmasÄ±
VAR_IN_OUT avantajlarÄ±:
- Her zaman geÃ§erlidir  
- Stack deÄŸiÅŸken atanabilir  
- Readonly seÃ§enek vardÄ±r  

---

# 9. Aliasing Sorunu
AynÄ± bellek â†’ birden fazla isim.  
Kontrol edilmezse kararsÄ±z davranÄ±ÅŸ tetikler.

---

# 10. YanlÄ±ÅŸ KullanÄ±mlar
```st
fb.bInOut := TRUE; // HATA
fb(bInOut := TRUE); // HATA
fb(bInOut := sVar10TooShort); // HATA
```

---

# 11. DoÄŸru Patternâ€™lar
```st
fb(bInOut := bTest); // DoÄŸru
fb(bInOut := bTemp); // Bit workaround
```

---

# 12. Sequence Diagram
```mermaid
sequenceDiagram
    participant MAIN
    participant FB
    MAIN->>FB: Call FB(var)
    FB->>FB: reference := &var
    FB-->>MAIN: modifies original variable
```

---

# 13. Memory Layout
```mermaid
graph TD
    A["Actual Variable"] --> B["Formal VAR_IN_OUT"]
    B --> C["FB Logic"]
    C --> A
```

---

# 14. CONSTANT KurallarÄ±
- STRING literal â†’ kabul  
- Temel tip literal â†’ Replace constants OFF olmalÄ±  

---

# 15. BÃ¼yÃ¼k Proje TasarÄ±mÄ±
- VAR_IN_OUT kontrollÃ¼ kullanÄ±lmalÄ±  
- Safety bloklarÄ±nda CONSTANT tercih edilmeli  

---

# 16. Test & Debug
- Breakpoint hem caller hem calleeâ€™de konur  
- Reference integrity izlenir  

---

# 17. SonuÃ§
Bu masterclass ile VAR_IN_OUT mekanizmasÄ±nÄ± endÃ¼striyel seviyede Ã¶ÄŸrendiniz.
