#  SKY130_D3_SK3 - Sky130 Tech file labs
##  Topics to be covered
**--> Lab steps to create final SPICE deck using Sky130 tech**   
**--> Lab steps to characterize inverter using Sky130 model files**  
**--> Lab introduction to Magic tool options and DRC rules**    
**--> Lab introduction to Sky130 pdk's and steps to download labs**    
**--> Lab introduction to Magic steps to load Sky130 tech-rules**    
**--> Lab exercise to fix poly.9 error in Sky130 tech-file.**    
**--> Lab exercise to implement poly resistor spacing to diff and tap**   
**--> Lab challenge exercise to describe DRC error as geometrical construct** 
**--> Lab challenge to find missing incorrect rules and fix them**


### Spice deck for the CMOS Inverter

![image](https://github.com/Gayathri4801/NASSCOM-VSD-IAT/assets/163323618/597e0aa5-335c-4429-bb65-fcb0931e0553)

![image](https://github.com/Gayathri4801/NASSCOM-VSD-IAT/assets/163323618/ccd1a8e1-897e-4b1e-811d-9c1ac5a8251b)

![image](https://github.com/Gayathri4801/NASSCOM-VSD-IAT/assets/163323618/19be848a-276c-4b2d-8f63-5010d24db2eb)

### characterization of CMOS inverter

![Screenshot 2024-03-18 010002](https://github.com/Gayathri4801/NASSCOM-VSD-IAT/assets/163323618/eff93521-dfde-410a-bbb4-d8bf0881cdc2)

![Screenshot 2024-03-18 013529](https://github.com/Gayathri4801/NASSCOM-VSD-IAT/assets/163323618/cdf88e88-8480-42a0-9a90-384014b1910f)

![Screenshot 2024-03-18 011207](https://github.com/Gayathri4801/NASSCOM-VSD-IAT/assets/163323618/b4764917-28c1-42e9-ab29-5f3c27a00af0)



