
*** Running vivado
    with args -log spi_top_vio_ila.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_top_vio_ila.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source spi_top_vio_ila.tcl -notrace
Command: synth_design -top spi_top_vio_ila -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.793 ; gain = 96.691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spi_top_vio_ila' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top_vio_ila.vhd:15]
INFO: [Synth 8-3491] module 'spi_top' declared at 'C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top.vhd:42' bound to instance 'spi_top_inst' of component 'spi_top' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top_vio_ila.vhd:74]
INFO: [Synth 8-638] synthesizing module 'spi_top' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top.vhd:74]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
	Parameter FIRST_BIT bound to: 1 - type: integer 
	Parameter CLOCK_RATE_HZ bound to: 125000000 - type: integer 
	Parameter SCK_TARGET_HZ bound to: 12500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_core' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_core.vhd:40]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
	Parameter FIRST_BIT bound to: 1 - type: integer 
	Parameter CLOCK_RATE_HZ bound to: 125000000 - type: integer 
	Parameter SCK_TARGET_HZ bound to: 12500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/clk_gen.vhd:31]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
	Parameter CLOCK_RATE_HZ bound to: 125000000 - type: integer 
	Parameter SCK_TARGET_HZ bound to: 12500000 - type: integer 
WARNING: [Synth 8-614] signal 'cpol_c' is read in the process but is not in the sensitivity list [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/clk_gen.vhd:67]
WARNING: [Synth 8-614] signal 'cpol_c' is read in the process but is not in the sensitivity list [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/clk_gen.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/clk_gen.vhd:31]
INFO: [Synth 8-638] synthesizing module 'mosi_transfer' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/mosi_transfer.vhd:35]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
	Parameter FIRST_BIT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mosi_transfer' (2#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/mosi_transfer.vhd:35]
INFO: [Synth 8-638] synthesizing module 'miso_capture' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/miso_capture.vhd:37]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
	Parameter FIRST_BIT bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rx_data_v_reg was removed.  [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/miso_capture.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'miso_capture' (3#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/miso_capture.vhd:37]
INFO: [Synth 8-638] synthesizing module 'cs_ctrl' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/cs_ctrl.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'cs_ctrl' (4#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/cs_ctrl.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'spi_core' (5#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_core.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'spi_top' (6#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top.vhd:74]
INFO: [Synth 8-3491] module 'vio' declared at 'C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.runs/synth_1/.Xil/Vivado-7196-DESKTOP-MMS1686/realtime/vio_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top_vio_ila.vhd:92]
INFO: [Synth 8-638] synthesizing module 'vio' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.runs/synth_1/.Xil/Vivado-7196-DESKTOP-MMS1686/realtime/vio_stub.vhdl:19]
INFO: [Synth 8-3491] module 'ila' declared at 'C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.runs/synth_1/.Xil/Vivado-7196-DESKTOP-MMS1686/realtime/ila_stub.vhdl:5' bound to instance 'ila_inst' of component 'ila' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top_vio_ila.vhd:104]
INFO: [Synth 8-638] synthesizing module 'ila' [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.runs/synth_1/.Xil/Vivado-7196-DESKTOP-MMS1686/realtime/ila_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_top_inst'. This will prevent further optimization [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top_vio_ila.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'spi_top_vio_ila' (7#1) [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/spi_top_vio_ila.vhd:15]
WARNING: [Synth 8-3331] design miso_capture has unconnected port trailing_edge_i
WARNING: [Synth 8-3331] design mosi_transfer has unconnected port leading_edge_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.203 ; gain = 151.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.203 ; gain = 151.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 464.203 ; gain = 151.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [c:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [c:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_top_vio_ila_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_top_vio_ila_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 799.695 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 801.164 ; gain = 488.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 801.164 ; gain = 488.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 801.164 ; gain = 488.062
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leading_edge_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trailing_edge_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_dv_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_bit_count_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 801.164 ; gain = 488.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mosi_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module miso_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 801.164 ; gain = 488.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 801.164 ; gain = 488.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 812.246 ; gain = 499.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'spi_top_inst/spi_core_inst/miso_capture_inst/rx_data_s_reg[0]' (FDCE) to 'spi_top_inst/spi_core_inst/miso_capture_inst/rx_data_o_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.srcs/sources_1/imports/Fuentes/miso_capture.vhd:60]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio           |         1|
|2     |ila           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_bbox_1 |     1|
|2     |vio_bbox_0 |     1|
|3     |BUFG       |     1|
|4     |LUT1       |     2|
|5     |LUT2       |     5|
|6     |LUT3       |     2|
|7     |LUT4       |     4|
|8     |LUT5       |     8|
|9     |LUT6       |    19|
|10    |MUXF7      |     1|
|11    |FDCE       |    40|
|12    |FDPE       |     7|
|13    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+--------------+------+
|      |Instance                 |Module        |Cells |
+------+-------------------------+--------------+------+
|1     |top                      |              |   101|
|2     |  spi_top_inst           |spi_top       |    88|
|3     |    spi_core_inst        |spi_core      |    88|
|4     |      clk_gen_inst       |clk_gen       |    36|
|5     |      miso_capture_inst  |miso_capture  |    31|
|6     |      mosi_transfer_inst |mosi_transfer |    21|
+------+-------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 813.539 ; gain = 163.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 813.539 ; gain = 500.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 815.266 ; gain = 503.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/Noxie/Desktop/clp-tp-final/Sintesis/spi_top_vio_ila.runs/synth_1/spi_top_vio_ila.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_top_vio_ila_utilization_synth.rpt -pb spi_top_vio_ila_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 815.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 14 00:58:49 2025...
