 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : eth_top
Version: W-2024.09-SP2
Date   : Tue May 13 13:38:17 2025
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 17.91%

Information: Percent of CCS-based delays = 17.13%

  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[13][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U814/Y (NBUFFX4_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U2722/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[13][28]/D (DFFX1_RVT)          0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[13][28]/CLK (DFFX1_RVT)        0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[125][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U803/Y (NBUFFX2_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U3849/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[125][28]/D (DFFX1_RVT)         0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[125][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[173][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U803/Y (NBUFFX2_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U4332/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[173][28]/D (DFFX1_RVT)         0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[173][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[237][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U810/Y (NBUFFX4_RVT)                    0.28 c     9.04 r
  wishbone/bd_ram/U4976/Y (AO22X2_RVT)                    0.15 c     9.19 r
  wishbone/bd_ram/mem3_reg[237][28]/D (DFFX1_RVT)         0.00 &     9.19 r
  data arrival time                                                  9.19

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[237][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[109][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U827/Y (NBUFFX4_RVT)                    0.28 c     9.04 r
  wishbone/bd_ram/U3688/Y (AO22X2_RVT)                    0.14 c     9.18 r
  wishbone/bd_ram/mem3_reg[109][28]/D (DFFX1_RVT)         0.00 &     9.18 r
  data arrival time                                                  9.18

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[109][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[8][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U814/Y (NBUFFX4_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U2672/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[8][28]/D (DFFX1_RVT)           0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[8][28]/CLK (DFFX1_RVT)         0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[168][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U803/Y (NBUFFX2_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U4282/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[168][28]/D (DFFX1_RVT)         0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[168][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[139][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U803/Y (NBUFFX2_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U3990/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[139][28]/D (DFFX1_RVT)         0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[139][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[63][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U814/Y (NBUFFX4_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U3225/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[63][28]/D (DFFX1_RVT)          0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[63][28]/CLK (DFFX1_RVT)        0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: wishbone/ram_di_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wishbone/bd_ram/mem3_reg[106][28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/ram_di_reg[28]/CLK (DFFARX1_RVT)               0.00 #     0.00 r
  wishbone/ram_di_reg[28]/Q (DFFARX1_RVT)                 0.18       0.18 r
  wishbone/bd_ram/di[28] (eth_spram_256x32)               0.00       0.18 r
  wishbone/bd_ram/U794/Y (NBUFFX4_RVT)                    8.58 c     8.76 r
  wishbone/bd_ram/U814/Y (NBUFFX4_RVT)                    0.29 c     9.05 r
  wishbone/bd_ram/U3658/Y (AO22X2_RVT)                    0.15 c     9.20 r
  wishbone/bd_ram/mem3_reg[106][28]/D (DFFX1_RVT)         0.00 &     9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  wishbone/bd_ram/mem3_reg[106][28]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


1
