============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:45:49 pm
  Module:                 Port_B
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28178 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     570                  
             Slack:=   28178                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_162_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12634    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12822    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12822    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 2: MET (28178 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     570                  
             Slack:=   28178                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_157_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12634    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12822    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12822    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 3: MET (28178 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     570                  
             Slack:=   28178                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_156_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12634    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12822    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12822    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (28178 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     570                  
             Slack:=   28178                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_155_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12634    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12822    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12822    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (28185 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     563                  
             Slack:=   28185                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_103_1 
  output_delay            10000            Port_B_constraints_f_line_84_162_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  6.0   150   116   12368    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12453    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12627    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12815    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12815    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 6: MET (28185 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     563                  
             Slack:=   28185                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_103_1 
  output_delay            10000            Port_B_constraints_f_line_84_157_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  6.0   150   116   12368    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12453    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12627    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12815    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12815    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 7: MET (28185 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     563                  
             Slack:=   28185                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_103_1 
  output_delay            10000            Port_B_constraints_f_line_84_156_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  6.0   150   116   12368    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12453    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12627    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12815    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12815    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 8: MET (28185 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     563                  
             Slack:=   28185                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_103_1 
  output_delay            10000            Port_B_constraints_f_line_84_155_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  6.0   150   116   12368    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12453    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12627    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12815    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12815    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 9: MET (28200 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_162_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       B1->Z  R     AO222HDV1       1  2.2    57   176   12800    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 10: MET (28200 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_161_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g649__7410/Z  -       B1->Z  R     AO222HDV1       1  2.2    56   176   12800    (-,-) 
  dbus_out[1]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (28200 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_160_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g656__8428/Z  -       B1->Z  R     AO222HDV1       1  2.2    56   176   12800    (-,-) 
  dbus_out[2]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 12: MET (28200 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_159_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g653__5107/Z  -       B1->Z  R     AO222HDV1       1  2.2    56   176   12800    (-,-) 
  dbus_out[3]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (28200 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_158_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g655__4319/Z  -       B1->Z  R     AO222HDV1       1  2.2    56   176   12800    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (28200 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_157_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       B1->Z  R     AO222HDV1       1  2.2    57   176   12800    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (28200 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_156_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       B1->Z  R     AO222HDV1       1  2.2    57   176   12800    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (28200 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     548                  
             Slack:=   28200                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_102_1 
  output_delay            10000            Port_B_constraints_f_line_84_155_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    17     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  6.0   150   123   12375    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12460    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 20.1   233   164   12624    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       B1->Z  R     AO222HDV1       1  2.2    57   176   12800    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12800    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (28206 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     542                  
             Slack:=   28206                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_104_1 
  output_delay            10000            Port_B_constraints_f_line_84_162_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.8    17     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  6.0   150    95   12347    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12432    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12606    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12794    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12794    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 18: MET (28206 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     542                  
             Slack:=   28206                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_104_1 
  output_delay            10000            Port_B_constraints_f_line_84_157_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.8    17     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  6.0   150    95   12347    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12432    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12606    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12794    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   12794    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (28206 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     542                  
             Slack:=   28206                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_104_1 
  output_delay            10000            Port_B_constraints_f_line_84_156_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.8    17     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  6.0   150    95   12347    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12432    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12606    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12794    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12794    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (28206 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ff_v1p32
          Group: CLK
     Startpoint: (F) IO_Addr[3]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     542                  
             Slack:=   28206                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_f_line_83_104_1 
  output_delay            10000            Port_B_constraints_f_line_84_155_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[3]                   -       -      F     (arrival)       1  2.8    17     0   12252    (-,-) 
  IO_Addr[3]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A1->ZN R     NOR3HDV2        2  6.0   150    95   12347    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  8.5    88    85   12432    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 20.1   238   174   12606    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2    57   187   12794    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   12794    (-,-) 
#-------------------------------------------------------------------------------------------------------

