# âš™ï¸ Static Timing Analysis (STA) â€” Core Concepts and Path Types

Static Timing Analysis (STA) evaluates whether a digital circuit can meet its required timing constraints
at a given clock frequency. It verifies both **setup** and **hold** requirements across all timing paths
without the need for dynamic simulation.  
This document outlines timing path classifications, core STA metrics, and advanced considerations such as
OCV, CRPR, and signal integrity effects.

---------------------------------------------------------------------

## ğŸ§© 1. Timing Path Categories

### ğŸ” Register-to-Register (reg2reg)
The most common and critical STA path type.
Begins at the **launch flip-flop** (clock pin) and ends at the **capture flip-flop** (data pin).
Ensures data passes through combinational logic and meets both setup and hold checks.

---------------------------------------------------------------------

### âš™ï¸ Input-to-Register (in2reg)
Describes timing from an **input port** to a **registerâ€™s data pin**.
Ensures external signals reach internal storage elements within one clock cycle.

---------------------------------------------------------------------

### ğŸ“¤ Register-to-Output (reg2out)
Covers the path from a **flip-flop output** to a **primary output port**.
Used to determine when valid output data is available to external systems.

---------------------------------------------------------------------

### ğŸ”„ Input-to-Output (in2out)
Represents a **combinational feedthrough** â€” data moves directly from input to output
without being stored in a register. Primarily checked for propagation delay.

---------------------------------------------------------------------

### ğŸ’¡ Clock Gating Verification
Clock gating improves power efficiency by disabling inactive regions.
STA confirms that enable signals activate gates properly and prevent spurious clock pulses.

---------------------------------------------------------------------

### ğŸ§­ Recovery and Removal
Applied to asynchronous control pins (reset/set) of flip-flops.

| Check Type | Requirement | Equivalent To |
|-------------|--------------|----------------|
| **Recovery** | Async signal must deactivate before next clock edge | Setup Time |
| **Removal** | Async signal must remain active after the edge | Hold Time |

---------------------------------------------------------------------

### âš¡ Data-to-Data Verification
Ensures proper timing relationships between two data signals, avoiding race conditions and protocol violations.

---------------------------------------------------------------------

### â³ Latch Timing (Time Borrowing)
Latches are **level-sensitive** devices that can â€œborrowâ€ time from the next phase.
When transparent, data can propagate longer; STA adjusts analysis to reflect this flexibility.


<img width="1724" height="998" alt="image" src="https://github.com/user-attachments/assets/963a0c20-0049-4add-b4cc-f1185e22d28c" />

---------------------------------------

## ğŸ“ˆ 2. Key STA Metrics

### ğŸ•“ Arrival Time (AT)
The actual time taken for a signal to propagate from its source to the destination.

### â° Required Time (RT)
The latest time by which a signal must arrive to satisfy timing constraints.

- **Setup Analysis:**  
  RT = Capture Clock Edge + Capture Delay â€“ Setup Time  
- **Hold Analysis:**  
  RT = Capture Clock Edge + Capture Delay + Hold Time  

---------------------------------------------------------------------

### ğŸ“Š Slack
Represents timing margin between the required and actual arrival times.

| Slack Type | Formula | Meaning |
|-------------|----------|----------|
| **Setup Slack** | RT âˆ’ AT | Checks if data is fast enough |
| **Hold Slack** | AT âˆ’ RT | Checks if data is not too early |

âœ… **Positive Slack:** Meets timing  
âŒ **Negative Slack:** Timing violation

---------------------------------------------------------------------

## ğŸ§® 3. STA Calculation Methods

| Method | Approach | Strength | Limitation |
|---------|-----------|-----------|-------------|
| **Graph-Based Analysis (GBA)** | Evaluates nodes and edges | Efficient | Slightly pessimistic |
| **Path-Based Analysis (PBA)** | Traces complete paths | Highly precise | Slower and memory-intensive |

GBA is used to identify critical paths; PBA is used for detailed sign-off.

---------------------------------------------------------------------

## ğŸ”© 4. Library and Cell Parameters

### â±ï¸ Clock-to-Q Delay
Time between an active clock edge and the output transition of a flip-flop.

### ğŸ“š Library Setup/Hold Values
Defined in the `.lib` file; determine the safe window where input data must be stable.

---------------------------------------------------------------------

## ğŸ•§ 5. Clock-Related Factors

### ğŸ“‰ Clock Jitter
Represents fluctuations in clock edge timing. Reduces effective timing margin and must be considered during STA.

### ğŸ”€ On-Chip Variation (OCV)
Models variations in process, voltage, and temperature across different parts of the chip.

- **Setup Analysis:** Launch path slowed, capture path sped up  
- **Hold Analysis:** Launch path sped up, capture path slowed  

### ğŸ§  Clock Reconvergence Pessimism Removal (CRPR)
Removes duplicated pessimism introduced when common clock segments are derated twice under OCV analysis.

---------------------------------------------------------------------

## âš¡ 6. Signal Slew and Transition

Slew defines how quickly a signal changes from logic 0 to 1 or vice versa.
Affects gate delay, noise, and overall timing.

| Signal | Analysis | Objective |
|---------|-----------|------------|
| **Data** | Max (Setup), Min (Integrity) | Maintain valid logic transitions |
| **Clock** | Sharp transitions preferred | Reduce uncertainty and jitter |

---------------------------------------------------------------------

## ğŸ”Œ 7. Loading Effects

### ğŸŒ¿ Fanout
Indicates how many gates a single output drives.
Higher fanout increases load and slows down transitions.

### âš–ï¸ Capacitance
Represents total load (gate + interconnect).  
Analyzed for both maximum (setup) and minimum (hold) timing cases.

---------------------------------------------------------------------

## ğŸ•°ï¸ 8. Clock Timing Parameters

| Clock Parameter | Description | Effect |
|------------------|-------------|---------|
| **Skew** | Difference in clock arrival between registers | Alters setup/hold windows |
| **Positive Skew** | Capture clock arrives later | Benefits setup, harms hold |
| **Negative Skew** | Capture clock arrives earlier | Benefits hold, harms setup |
| **Pulse Width** | Duration of high or low clock phase | Ensures valid operation |

---------------------------------------------------------------------

# ğŸ§  Digital Design Fundamentals â€” Latches, MOSFETs & Jitter

## ğŸ“˜ 1. Latch Operation

Latches are level-triggered elements whose transparency depends on the clock level.

### ğŸ”¹ Positive Latch
- Transparent when **CLK = HIGH**
- Data flows directly to output
- When **CLK = LOW**, latch holds the last output

### ğŸ”¹ Negative Latch
- Transparent when **CLK = LOW**
- Holds data when **CLK = HIGH**

Transmission gates (NMOS + PMOS) act as switches controlled by the clock and its complement.

---------------------------------------------------------------------

## âš¡ 2. MOSFET & Inverter Concepts

A MOSFET uses a gate voltage to form a conductive channel.

- Thin oxide â†’ better control, faster switching  
- Thick or uneven oxide â†’ slower response, degraded performance  

This process is fundamental in ensuring transistor reliability and timing consistency.

---------------------------------------------------------------------

## ğŸ•¸ï¸ 3. Directed Acyclic Graph (DAG)

A DAG represents circuit connections for STA.

- **Nodes:** Logic pins  
- **Edges:** Gate or wire delays  
- No loops (acyclic), matching real combinational behavior  
- Used to find path delays and the critical timing path limiting clock speed

---------------------------------------------------------------------

## â±ï¸ 4. Jitter and Eye Diagram

### ğŸ”¹ Jitter
Small deviations in timing edges from their ideal locations.

### ğŸ‘ï¸ Eye Diagram
Visualization of signal integrity by overlapping multiple waveforms.

Interpretation:
- Wide eye â†’ Stable timing  
- Narrow eye â†’ High jitter, risk of errors  
- Thick edges â†’ Increased timing noise
  <img width="1814" height="1002" alt="image" src="https://github.com/user-attachments/assets/3a29bbb3-ec5c-4759-a089-aafde61f99da" />


---------------------------------------------------------------------

## ğŸ§© Summary of Key Concepts

| Topic | Key Idea |
|--------|-----------|
| **STA** | Ensures timing closure without simulation |
| **Critical Paths** | reg2reg, in2reg, reg2out, in2out |
| **Slack** | Measures margin between required and arrival time |
| **OCV & CRPR** | Address variations and pessimism |
| **Slew & Load** | Influence gate delay |
| **Clock Analysis** | Maintains synchronization and stability |
| **Jitter** | Impacts signal reliability |

---------------------------------------------------------------------

## ğŸŒŸ Takeaways

- STA evaluates timing paths systematically and efficiently.  
- Understanding setup/hold, skew, and jitter is essential for sign-off.  
- GBA and PBA provide balance between performance and precision.  
- Proper load and slew management ensures a stable, high-performance design.
