\hypertarget{classFullO3CPU_1_1DcachePort}{
\section{クラス DcachePort}
\label{classFullO3CPU_1_1DcachePort}\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
}
DcachePortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classFullO3CPU_1_1DcachePort}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classFullO3CPU_1_1DcachePort_a6129287aaec4d06e65661b6225e93a35}{DcachePort} (\hyperlink{classLSQ}{LSQ}$<$ Impl $>$ $\ast$\_\-lsq, \hyperlink{classFullO3CPU}{FullO3CPU}$<$ Impl $>$ $\ast$\_\-cpu)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual bool \hyperlink{classFullO3CPU_1_1DcachePort_a482dba5588f4bee43e498875a61e5e0b}{recvTimingResp} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classFullO3CPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}{recvTimingSnoopReq} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classFullO3CPU_1_1DcachePort_af5b15bc08781cf0ba6190efc37d5b67e}{recvFunctionalSnoop} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classFullO3CPU_1_1DcachePort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\item 
virtual bool \hyperlink{classFullO3CPU_1_1DcachePort_a32602a6a3c3d66a639455036d6c08dd6}{isSnooping} () const 
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classLSQ}{LSQ}$<$ Impl $>$ $\ast$ \hyperlink{classFullO3CPU_1_1DcachePort_a031bbb555122076457987d89d34e8711}{lsq}
\end{DoxyCompactItemize}


\subsection{説明}
\subsubsection*{template$<$class Impl$>$ class FullO3CPU$<$ Impl $>$::DcachePort}

\hyperlink{classFullO3CPU_1_1DcachePort}{DcachePort} class for the load/store queue. 

\subsection{コンストラクタとデストラクタ}
\hypertarget{classFullO3CPU_1_1DcachePort_a6129287aaec4d06e65661b6225e93a35}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!DcachePort@{DcachePort}}
\index{DcachePort@{DcachePort}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{DcachePort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DcachePort} ({\bf LSQ}$<$ Impl $>$ $\ast$ {\em \_\-lsq}, \/  {\bf FullO3CPU}$<$ Impl $>$ $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_a6129287aaec4d06e65661b6225e93a35}
Default constructor. 


\begin{DoxyCode}
169             : MasterPort(_cpu->name() + ".dcache_port", _cpu), lsq(_lsq)
170         { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classFullO3CPU_1_1DcachePort_a32602a6a3c3d66a639455036d6c08dd6}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!isSnooping@{isSnooping}}
\index{isSnooping@{isSnooping}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{isSnooping}]{\setlength{\rightskip}{0pt plus 5cm}virtual bool isSnooping () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_a32602a6a3c3d66a639455036d6c08dd6}
As this CPU requires snooping to maintain the load store queue change the behaviour from the base CPU port.

\begin{DoxyReturn}{戻り値}
true since we have to snoop 
\end{DoxyReturn}


\hyperlink{classMasterPort_a32602a6a3c3d66a639455036d6c08dd6}{MasterPort}を再定義しています。


\begin{DoxyCode}
194 { return true; }
\end{DoxyCode}
\hypertarget{classFullO3CPU_1_1DcachePort_af5b15bc08781cf0ba6190efc37d5b67e}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!recvFunctionalSnoop@{recvFunctionalSnoop}}
\index{recvFunctionalSnoop@{recvFunctionalSnoop}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{recvFunctionalSnoop}]{\setlength{\rightskip}{0pt plus 5cm}virtual void recvFunctionalSnoop ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_af5b15bc08781cf0ba6190efc37d5b67e}
Receive a functional snoop request packet from the slave port. 

\hyperlink{classMasterPort_af5b15bc08781cf0ba6190efc37d5b67e}{MasterPort}を再定義しています。


\begin{DoxyCode}
181         {
182             // @todo: Is there a need for potential invalidation here?
183         }
\end{DoxyCode}
\hypertarget{classFullO3CPU_1_1DcachePort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_a29cb5a4f98063ce6e9210eacbdb35298}
Handles doing a retry of the previous send. 

\hyperlink{classMasterPort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{MasterPort}を実装しています。


\begin{DoxyCode}
126 {
127     lsq->recvRetry();
128 }
\end{DoxyCode}
\hypertarget{classFullO3CPU_1_1DcachePort_a482dba5588f4bee43e498875a61e5e0b}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!recvTimingResp@{recvTimingResp}}
\index{recvTimingResp@{recvTimingResp}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{recvTimingResp}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingResp ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_a482dba5588f4bee43e498875a61e5e0b}
Timing version of receive. Handles writing back and completing the load or store that has returned from memory. 

\hyperlink{classMasterPort_abd323548d6c93f8b0543f1fe3a86ca35}{MasterPort}を実装しています。


\begin{DoxyCode}
112 {
113     return lsq->recvTimingResp(pkt);
114 }
\end{DoxyCode}
\hypertarget{classFullO3CPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!recvTimingSnoopReq@{recvTimingSnoopReq}}
\index{recvTimingSnoopReq@{recvTimingSnoopReq}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{recvTimingSnoopReq}]{\setlength{\rightskip}{0pt plus 5cm}void recvTimingSnoopReq ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_aff3031c56fc4947a19695c868bb8233e}
Receive a timing snoop request from the slave port. 

\hyperlink{classMasterPort_ae43c73eff109f907118829fcfa9e7096}{MasterPort}を再定義しています。


\begin{DoxyCode}
119 {
120     lsq->recvTimingSnoopReq(pkt);
121 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classFullO3CPU_1_1DcachePort_a031bbb555122076457987d89d34e8711}{
\index{FullO3CPU::DcachePort@{FullO3CPU::DcachePort}!lsq@{lsq}}
\index{lsq@{lsq}!FullO3CPU::DcachePort@{FullO3CPU::DcachePort}}
\subsubsection[{lsq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf LSQ}$<$Impl$>$$\ast$ {\bf lsq}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classFullO3CPU_1_1DcachePort_a031bbb555122076457987d89d34e8711}
Pointer to \hyperlink{classLSQ}{LSQ}. 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/o3/\hyperlink{o3_2cpu_8hh}{cpu.hh}\item 
cpu/o3/\hyperlink{o3_2cpu_8cc}{cpu.cc}\end{DoxyCompactItemize}
