static inline int F_1 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] . V_3 ;\r\n}\r\nstatic inline int F_2 ( unsigned long V_4 , unsigned long V_5 )\r\n{\r\nint V_6 = 0 ;\r\nF_3 ( V_7 , V_5 << 16 ) ;\r\nif ( F_4 ( V_8 ) ) {\r\nasm volatile(\r\n"li %0,0\n"\r\n"tlbsx. 0,%1\n"\r\n"bne 1f\n"\r\n"li %0,1\n"\r\n"1:\n"\r\n: "=&r"(found) : "r"(ea));\r\n} else {\r\nasm volatile(\r\n"tlbsx 0,%1\n"\r\n"mfspr %0,0x271\n"\r\n"srwi %0,%0,31\n"\r\n: "=&r"(found) : "r"(ea));\r\n}\r\nreturn V_6 ;\r\n}\r\nvoid F_5 ( struct V_9 * V_10 , unsigned long V_4 ,\r\nT_1 V_11 )\r\n{\r\nunsigned long V_12 , V_13 ;\r\nT_2 V_14 ;\r\nunsigned long V_1 , V_15 , V_16 ;\r\nunsigned long V_17 ;\r\nstruct V_18 * V_19 ;\r\n#ifdef F_6\r\nint V_20 , V_21 ;\r\n#endif\r\nif ( F_7 ( F_8 ( V_4 ) ) )\r\nreturn;\r\nV_19 = V_10 -> V_22 ;\r\n#ifdef F_9\r\nV_1 = F_10 ( V_19 , V_4 ) ;\r\nV_15 = F_1 ( V_1 ) ;\r\nV_16 = V_2 [ V_1 ] . V_16 ;\r\n#else\r\nV_1 = F_11 ( V_10 ) ;\r\nV_16 = F_12 ( V_1 ) ;\r\nV_15 = V_16 - 10 ;\r\n#endif\r\nF_13 ( V_17 ) ;\r\nif ( F_7 ( F_2 ( V_4 , V_19 -> V_23 . V_24 ) ) ) {\r\nF_14 ( V_17 ) ;\r\nreturn;\r\n}\r\n#ifdef F_6\r\nV_21 = F_15 ( V_25 ) & V_26 ;\r\nV_20 = F_16 ( V_27 ) ;\r\nF_3 ( V_28 , F_17 ( V_20 ) | F_18 ( 1 ) ) ;\r\nif ( F_7 ( V_20 == V_21 - 1 ) )\r\nF_16 ( V_27 ) = V_29 ;\r\nelse\r\nF_16 ( V_27 ) ++ ;\r\n#endif\r\nV_12 = V_30 | F_19 ( V_19 -> V_23 . V_24 ) | F_20 ( V_15 ) ;\r\nV_13 = V_4 & ~ ( ( 1UL << V_16 ) - 1 ) ;\r\nV_13 |= ( F_21 ( V_11 ) >> V_31 ) & V_32 ;\r\nV_14 = ( T_2 ) F_22 ( V_11 ) << V_33 ;\r\nV_14 |= ( F_21 ( V_11 ) >> V_34 ) & V_35 ;\r\nif ( ! F_23 ( V_11 ) )\r\nV_14 &= ~ ( V_36 | V_37 ) ;\r\nF_3 ( V_38 , V_12 ) ;\r\nF_3 ( V_39 , V_13 ) ;\r\nif ( F_4 ( V_40 ) ) {\r\nF_3 ( V_41 , V_14 ) ;\r\n} else {\r\nF_3 ( V_42 , F_24 ( V_14 ) ) ;\r\nF_3 ( V_43 , F_25 ( V_14 ) ) ;\r\n}\r\nasm volatile ("tlbwe");\r\nF_14 ( V_17 ) ;\r\n}\r\nvoid F_26 ( struct V_9 * V_10 , unsigned long V_44 )\r\n{\r\nstruct V_45 * V_45 = F_27 ( V_10 -> V_46 ) ;\r\nunsigned long V_15 = F_28 ( V_45 ) - 10 ;\r\nF_29 ( V_10 ? V_10 -> V_22 : NULL , V_44 , V_15 , 0 ) ;\r\n}
