Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 20 09:28:32 2022
| Host         : JekkuPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Basys3_top_timing_summary_routed.rpt -pb Basys3_top_timing_summary_routed.pb -rpx Basys3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: PLL/status_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: hsync/vert_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.388        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.388        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.388ns  (required time - arrival time)
  Source:                 PLL/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.642ns (38.819%)  route 1.012ns (61.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.622     5.143    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  PLL/count_reg[0]/Q
                         net (fo=4, routed)           1.012     6.673    PLL/count[0]
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.797 r  PLL/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.797    PLL/count[0]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.505    14.846    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.077    15.185    PLL/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  8.388    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 PLL/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.642ns (38.889%)  route 1.009ns (61.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.622     5.143    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  PLL/count_reg[0]/Q
                         net (fo=4, routed)           1.009     6.670    PLL/count[0]
    SLICE_X64Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.794 r  PLL/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.794    PLL/count[2]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.505    14.846    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[2]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.081    15.189    PLL/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 PLL/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.668ns (39.766%)  route 1.012ns (60.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.622     5.143    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  PLL/count_reg[0]/Q
                         net (fo=4, routed)           1.012     6.673    PLL/count[0]
    SLICE_X64Y87         LUT3 (Prop_lut3_I1_O)        0.150     6.823 r  PLL/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.823    PLL/count[1]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.505    14.846    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.118    15.226    PLL/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.406ns  (required time - arrival time)
  Source:                 PLL/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.668ns (39.837%)  route 1.009ns (60.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.622     5.143    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  PLL/count_reg[0]/Q
                         net (fo=4, routed)           1.009     6.670    PLL/count[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.150     6.820 r  PLL/status_i_1/O
                         net (fo=1, routed)           0.000     6.820    PLL/status_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.505    14.846    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/status_reg/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)        0.118    15.226    PLL/status_reg
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  8.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PLL/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.590     1.473    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  PLL/count_reg[1]/Q
                         net (fo=3, routed)           0.162     1.783    PLL/count[1]
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.101     1.884 r  PLL/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    PLL/count[1]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.859     1.987    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.131     1.604    PLL/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 PLL/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.590     1.473    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  PLL/count_reg[1]/Q
                         net (fo=3, routed)           0.166     1.787    PLL/count[1]
    SLICE_X64Y87         LUT4 (Prop_lut4_I0_O)        0.101     1.888 r  PLL/status_i_1/O
                         net (fo=1, routed)           0.000     1.888    PLL/status_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.859     1.987    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/status_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.131     1.604    PLL/status_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 PLL/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.590     1.473    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  PLL/count_reg[1]/Q
                         net (fo=3, routed)           0.166     1.787    PLL/count[1]
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.098     1.885 r  PLL/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    PLL/count[2]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.859     1.987    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[2]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.121     1.594    PLL/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 PLL/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.156%)  route 0.234ns (52.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.590     1.473    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  PLL/count_reg[2]/Q
                         net (fo=4, routed)           0.234     1.871    PLL/count[2]
    SLICE_X64Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  PLL/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    PLL/count[0]_i_1_n_0
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.859     1.987    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/count_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.120     1.593    PLL/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   PLL/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   PLL/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   PLL/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87   PLL/status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/status_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/status_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87   PLL/status_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.170ns  (logic 4.704ns (35.721%)  route 8.466ns (64.279%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[9]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vsync/count_reg[9]/Q
                         net (fo=7, routed)           0.894     1.313    vsync/count_reg[9]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.327     1.640 r  vsync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.944     2.584    vsync/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.332     2.916 r  vsync/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.924     3.840    hsync/vgaGreen[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  hsync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           5.704     9.668    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.170 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.170    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.895ns  (logic 4.723ns (36.624%)  route 8.173ns (63.376%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[9]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vsync/count_reg[9]/Q
                         net (fo=7, routed)           0.894     1.313    vsync/count_reg[9]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.327     1.640 r  vsync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.944     2.584    vsync/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.332     2.916 r  vsync/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.924     3.840    hsync/vgaGreen[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  hsync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           5.411     9.375    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.895 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.895    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.887ns  (logic 4.705ns (36.513%)  route 8.181ns (63.487%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[9]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vsync/count_reg[9]/Q
                         net (fo=7, routed)           0.894     1.313    vsync/count_reg[9]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.327     1.640 r  vsync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.944     2.584    vsync/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.332     2.916 r  vsync/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.924     3.840    hsync/vgaGreen[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  hsync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           5.419     9.383    vgaGreen_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.887 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.887    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.541ns  (logic 4.726ns (37.681%)  route 7.816ns (62.319%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[9]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vsync/count_reg[9]/Q
                         net (fo=7, routed)           0.894     1.313    vsync/count_reg[9]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.327     1.640 r  vsync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.944     2.584    vsync/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.332     2.916 r  vsync/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.924     3.840    hsync/vgaGreen[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  hsync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           5.054     9.018    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.541 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.541    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.538ns  (logic 4.659ns (37.158%)  route 7.879ns (62.842%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  hsync/count_reg[3]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.596     0.596 f  hsync/count_reg[3]/Q
                         net (fo=12, routed)          0.897     1.493    hsync/count_reg[3]
    SLICE_X63Y85         LUT5 (Prop_lut5_I0_O)        0.296     1.789 r  hsync/Hsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.819     2.608    vsync/vgaBlue[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.124     2.732 r  vsync/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.857     3.589    vsync/vgaBlue_OBUF[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.713 r  vsync/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.306     9.019    vgaGreen_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.538 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.538    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.378ns  (logic 4.721ns (38.144%)  route 7.656ns (61.856%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[9]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  vsync/count_reg[9]/Q
                         net (fo=7, routed)           0.894     1.313    vsync/count_reg[9]
    SLICE_X63Y87         LUT3 (Prop_lut3_I2_O)        0.327     1.640 r  vsync/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.944     2.584    vsync/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I3_O)        0.332     2.916 r  vsync/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.924     3.840    hsync/vgaGreen[0]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  hsync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           4.894     8.858    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.378 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.378    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.167ns  (logic 4.645ns (38.180%)  route 7.522ns (61.820%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  hsync/count_reg[3]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.596     0.596 f  hsync/count_reg[3]/Q
                         net (fo=12, routed)          0.897     1.493    hsync/count_reg[3]
    SLICE_X63Y85         LUT5 (Prop_lut5_I0_O)        0.296     1.789 r  hsync/Hsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.819     2.608    vsync/vgaBlue[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.124     2.732 r  vsync/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.857     3.589    vsync/vgaBlue_OBUF[0]
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.713 r  vsync/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.949     8.662    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.167 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.167    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 4.979ns (41.446%)  route 7.034ns (58.554%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  hsync/count_reg[3]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.596     0.596 f  hsync/count_reg[3]/Q
                         net (fo=12, routed)          1.107     1.703    hsync/count_reg[3]
    SLICE_X62Y85         LUT4 (Prop_lut4_I2_O)        0.324     2.027 r  hsync/Hsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.853     2.880    hsync/Hsync_OBUF_inst_i_2_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I1_O)        0.360     3.240 r  hsync/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.073     8.314    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.699    12.012 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.012    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.993ns  (logic 4.489ns (37.429%)  route 7.504ns (62.571%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[4]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vsync/count_reg[4]/Q
                         net (fo=14, routed)          1.022     1.441    vsync/count_reg[4]
    SLICE_X62Y87         LUT3 (Prop_lut3_I2_O)        0.297     1.738 f  vsync/count[9]_i_3/O
                         net (fo=2, routed)           1.060     2.797    vsync/count[9]_i_3_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     2.921 r  vsync/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.823     3.744    vsync/vgaRed_OBUF[2]_inst_i_4_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.868 r  vsync/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           4.600     8.468    vgaGreen_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.993 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.993    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.848ns  (logic 4.488ns (37.877%)  route 7.361ns (62.123%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[4]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vsync/count_reg[4]/Q
                         net (fo=14, routed)          1.022     1.441    vsync/count_reg[4]
    SLICE_X62Y87         LUT3 (Prop_lut3_I2_O)        0.297     1.738 f  vsync/count[9]_i_3/O
                         net (fo=2, routed)           1.060     2.797    vsync/count[9]_i_3_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     2.921 r  vsync/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.823     3.744    vsync/vgaRed_OBUF[2]_inst_i_4_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.868 r  vsync/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           4.456     8.325    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.848 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.848    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[7]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsync/count_reg[7]/Q
                         net (fo=12, routed)          0.155     0.296    vsync/count_reg[7]
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  vsync/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    vsync/count[8]_i_1__0_n_0
    SLICE_X62Y87         FDRE                                         r  vsync/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.226ns (63.141%)  route 0.132ns (36.859%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[1]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vsync/count_reg[1]/Q
                         net (fo=11, routed)          0.132     0.260    vsync/count_reg[1]
    SLICE_X63Y85         LUT4 (Prop_lut4_I2_O)        0.098     0.358 r  vsync/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    vsync/p_0_in__0[3]
    SLICE_X63Y85         FDRE                                         r  vsync/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.232ns (63.749%)  route 0.132ns (36.251%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[1]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vsync/count_reg[1]/Q
                         net (fo=11, routed)          0.132     0.260    vsync/count_reg[1]
    SLICE_X63Y85         LUT5 (Prop_lut5_I2_O)        0.104     0.364 r  vsync/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    vsync/p_0_in__0[4]
    SLICE_X63Y85         FDRE                                         r  vsync/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.242%)  route 0.200ns (51.758%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE                         0.000     0.000 r  vsync/count_reg[2]/C
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsync/count_reg[2]/Q
                         net (fo=11, routed)          0.144     0.285    vsync/count_reg[2]
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.330 r  vsync/count[2]_i_1__0/O
                         net (fo=1, routed)           0.055     0.386    vsync/p_0_in__0[2]
    SLICE_X63Y86         FDRE                                         r  vsync/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.982%)  route 0.210ns (53.018%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[0]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsync/count_reg[0]/Q
                         net (fo=10, routed)          0.210     0.351    vsync/count_reg[0]
    SLICE_X63Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.396 r  vsync/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.396    vsync/p_0_in__0[5]
    SLICE_X63Y87         FDRE                                         r  vsync/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.529%)  route 0.214ns (53.471%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE                         0.000     0.000 r  vsync/count_reg[7]/C
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsync/count_reg[7]/Q
                         net (fo=12, routed)          0.214     0.355    vsync/count_reg[7]
    SLICE_X63Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.400 r  vsync/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.400    vsync/p_0_in__0[7]
    SLICE_X63Y87         FDRE                                         r  vsync/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (44.013%)  route 0.237ns (55.987%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE                         0.000     0.000 r  vsync/count_reg[8]/C
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsync/count_reg[8]/Q
                         net (fo=10, routed)          0.121     0.262    vsync/count_reg[8]
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.307 r  vsync/count[9]_i_2/O
                         net (fo=1, routed)           0.116     0.423    vsync/p_0_in__0[9]
    SLICE_X63Y87         FDRE                                         r  vsync/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.281ns (66.180%)  route 0.144ns (33.820%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  hsync/count_reg[1]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  hsync/count_reg[1]/Q
                         net (fo=11, routed)          0.144     0.326    hsync/count_reg[1]
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.099     0.425 r  hsync/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.425    hsync/count[5]_i_1__0_n_0
    SLICE_X62Y85         FDRE                                         r  hsync/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[0]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vsync/count_reg[0]/Q
                         net (fo=10, routed)          0.242     0.383    vsync/count_reg[0]
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.043     0.426 r  vsync/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.426    vsync/p_0_in__0[1]
    SLICE_X63Y85         FDRE                                         r  vsync/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  vsync/count_reg[0]/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vsync/count_reg[0]/Q
                         net (fo=10, routed)          0.242     0.383    vsync/count_reg[0]
    SLICE_X63Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  vsync/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.428    vsync/p_0_in__0[0]
    SLICE_X63Y85         FDRE                                         r  vsync/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.176ns (71.145%)  route 1.694ns (28.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.622     5.143    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  PLL/status_reg/Q
                         net (fo=12, routed)          1.694     7.315    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.698    11.013 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.013    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.424ns (79.785%)  route 0.361ns (20.215%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.590     1.473    PLL/i_clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  PLL/status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  PLL/status_reg/Q
                         net (fo=12, routed)          0.361     1.982    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.276     3.259 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.259    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





