Namespace(data_out=<_io.TextIOWrapper name='results.csv' mode='w' encoding='UTF-8'>, log=<_io.TextIOWrapper name='log.txt' mode='w' encoding='UTF-8'>, gem5_binary=PosixPath('/home/danielg/gem5/build/X86/gem5.opt'), gem5_configfile=PosixPath('/home/danielg/gem5/configs/deprecated/example/se.py'), gem5cmd=['-c', './bin/zip', '--options=-v0 -c1 -w1 -i1', '--cpu-type=O3CPU', '--mem-size=8GiB', '--caches', '--l2cache', '--l1d_size=64KiB', '--l1i_size=64KiB'], gem5_checkpoints=PosixPath('in'), weightfile=['125000,./in/125000.weights', '16000000,./in/16000000.weights', '4000000,./in/4000000.weights'], time=PosixPath('/usr/bin/time'), gem5tomcpat=PosixPath('gem5tomcpat.py'), gem5tomcpat_template_warm=PosixPath('template_switchcpu_x86.xml'), gem5tomcpat_template_cold=PosixPath('template_cold_x86.xml'), mcpat=PosixPath('/home/danielg/mcpat/mcpat'))
curr: 1
defaultdict(<class 'list'>, {'rob_size': [512, 64, 256, 128, 16, 128, 32, 128, 16, 256], 'lq_size': [256, 256, 128, 256, 256, 4, 256, 4, 128, 64], 'sq_size': [4, 16, 128, 64, 128, 256, 128, 64, 256, 128], 'p_width': [4, 7, 7, 8, 5, 6, 4, 4, 9, 11], 'int_regs': [92, 67, 238, 87, 102, 118, 147, 141, 195, 161], 'float_regs': [161, 152, 226, 235, 93, 115, 89, 123, 248, 216], 'vec_regs': [102, 159, 77, 178, 99, 96, 209, 252, 209, 241]})
/usr/bin/time --output /tmp/tmplkjij7lh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplkjij7lh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplkjij7lh/gem5/stats.txt --config /tmp/tmplkjij7lh/gem5/config.json --output /tmp/tmplkjij7lh/mcpat-in.xml
/usr/bin/time --output /tmp/tmplkjij7lh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplkjij7lh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3hx96opd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3hx96opd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3hx96opd/gem5/stats.txt --config /tmp/tmp3hx96opd/gem5/config.json --output /tmp/tmp3hx96opd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3hx96opd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3hx96opd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6yecivpz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6yecivpz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6yecivpz/gem5/stats.txt --config /tmp/tmp6yecivpz/gem5/config.json --output /tmp/tmp6yecivpz/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6yecivpz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6yecivpz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpodcfzoad/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpodcfzoad/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpodcfzoad/gem5/stats.txt --config /tmp/tmpodcfzoad/gem5/config.json --output /tmp/tmpodcfzoad/mcpat-in.xml
/usr/bin/time --output /tmp/tmpodcfzoad/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpodcfzoad/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpteofovdw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpteofovdw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpteofovdw/gem5/stats.txt --config /tmp/tmpteofovdw/gem5/config.json --output /tmp/tmpteofovdw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpteofovdw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpteofovdw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdjox7tk1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdjox7tk1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdjox7tk1/gem5/stats.txt --config /tmp/tmpdjox7tk1/gem5/config.json --output /tmp/tmpdjox7tk1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdjox7tk1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdjox7tk1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqokr1mfa/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqokr1mfa/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=161 -P system.switch_cpus[:].numPhysFloatRegs=216 -P system.switch_cpus[:].numPhysVecRegs=241 -P system.switch_cpus[:].fetchWidth=11 -P system.switch_cpus[:].decodeWidth=11 -P system.switch_cpus[:].renameWidth=11 -P system.switch_cpus[:].dispatchWidth=11 -P system.switch_cpus[:].issueWidth=11 -P system.switch_cpus[:].wbWidth=11 -P system.switch_cpus[:].squashWidth=11 -P system.switch_cpus[:].commitWidth=11 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp44h2a7tf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp44h2a7tf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp44h2a7tf/gem5/stats.txt --config /tmp/tmp44h2a7tf/gem5/config.json --output /tmp/tmp44h2a7tf/mcpat-in.xml
/usr/bin/time --output /tmp/tmp44h2a7tf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp44h2a7tf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp37nb5um1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp37nb5um1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp37nb5um1/gem5/stats.txt --config /tmp/tmp37nb5um1/gem5/config.json --output /tmp/tmp37nb5um1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp37nb5um1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp37nb5um1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcwvwz9lj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcwvwz9lj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcwvwz9lj/gem5/stats.txt --config /tmp/tmpcwvwz9lj/gem5/config.json --output /tmp/tmpcwvwz9lj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcwvwz9lj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcwvwz9lj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3hxr1h74/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3hxr1h74/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3hxr1h74/gem5/stats.txt --config /tmp/tmp3hxr1h74/gem5/config.json --output /tmp/tmp3hxr1h74/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3hxr1h74/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3hxr1h74/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkkvv9fdf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkkvv9fdf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkkvv9fdf/gem5/stats.txt --config /tmp/tmpkkvv9fdf/gem5/config.json --output /tmp/tmpkkvv9fdf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkkvv9fdf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkkvv9fdf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc3b3vnc0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc3b3vnc0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc3b3vnc0/gem5/stats.txt --config /tmp/tmpc3b3vnc0/gem5/config.json --output /tmp/tmpc3b3vnc0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc3b3vnc0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc3b3vnc0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpedndq73r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpedndq73r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=77 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmprocun5dt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprocun5dt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprocun5dt/gem5/stats.txt --config /tmp/tmprocun5dt/gem5/config.json --output /tmp/tmprocun5dt/mcpat-in.xml
/usr/bin/time --output /tmp/tmprocun5dt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprocun5dt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6stosomm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6stosomm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6stosomm/gem5/stats.txt --config /tmp/tmp6stosomm/gem5/config.json --output /tmp/tmp6stosomm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6stosomm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6stosomm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8c3z_1r7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8c3z_1r7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8c3z_1r7/gem5/stats.txt --config /tmp/tmp8c3z_1r7/gem5/config.json --output /tmp/tmp8c3z_1r7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8c3z_1r7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8c3z_1r7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_aeohug8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_aeohug8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_aeohug8/gem5/stats.txt --config /tmp/tmp_aeohug8/gem5/config.json --output /tmp/tmp_aeohug8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_aeohug8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_aeohug8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp9nrw1bj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp9nrw1bj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp9nrw1bj/gem5/stats.txt --config /tmp/tmpp9nrw1bj/gem5/config.json --output /tmp/tmpp9nrw1bj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp9nrw1bj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp9nrw1bj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvu63kfwu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvu63kfwu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvu63kfwu/gem5/stats.txt --config /tmp/tmpvu63kfwu/gem5/config.json --output /tmp/tmpvu63kfwu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvu63kfwu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvu63kfwu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplausa9hp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplausa9hp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=92 -P system.switch_cpus[:].numPhysFloatRegs=161 -P system.switch_cpus[:].numPhysVecRegs=102 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpo57kyxf1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo57kyxf1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo57kyxf1/gem5/stats.txt --config /tmp/tmpo57kyxf1/gem5/config.json --output /tmp/tmpo57kyxf1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo57kyxf1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo57kyxf1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4ddvsan7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4ddvsan7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4ddvsan7/gem5/stats.txt --config /tmp/tmp4ddvsan7/gem5/config.json --output /tmp/tmp4ddvsan7/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4ddvsan7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4ddvsan7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp70gvbz93/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp70gvbz93/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp70gvbz93/gem5/stats.txt --config /tmp/tmp70gvbz93/gem5/config.json --output /tmp/tmp70gvbz93/mcpat-in.xml
/usr/bin/time --output /tmp/tmp70gvbz93/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp70gvbz93/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjxfpz485/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjxfpz485/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjxfpz485/gem5/stats.txt --config /tmp/tmpjxfpz485/gem5/config.json --output /tmp/tmpjxfpz485/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjxfpz485/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjxfpz485/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphob8usfz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphob8usfz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphob8usfz/gem5/stats.txt --config /tmp/tmphob8usfz/gem5/config.json --output /tmp/tmphob8usfz/mcpat-in.xml
/usr/bin/time --output /tmp/tmphob8usfz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphob8usfz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx9__alzr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx9__alzr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx9__alzr/gem5/stats.txt --config /tmp/tmpx9__alzr/gem5/config.json --output /tmp/tmpx9__alzr/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx9__alzr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx9__alzr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk0d54wj0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk0d54wj0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=141 -P system.switch_cpus[:].numPhysFloatRegs=123 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp6e97_xa3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6e97_xa3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6e97_xa3/gem5/stats.txt --config /tmp/tmp6e97_xa3/gem5/config.json --output /tmp/tmp6e97_xa3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6e97_xa3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6e97_xa3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo6_7fp5p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo6_7fp5p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo6_7fp5p/gem5/stats.txt --config /tmp/tmpo6_7fp5p/gem5/config.json --output /tmp/tmpo6_7fp5p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo6_7fp5p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo6_7fp5p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi6es3b2m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi6es3b2m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi6es3b2m/gem5/stats.txt --config /tmp/tmpi6es3b2m/gem5/config.json --output /tmp/tmpi6es3b2m/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi6es3b2m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi6es3b2m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm1gc_1qz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm1gc_1qz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm1gc_1qz/gem5/stats.txt --config /tmp/tmpm1gc_1qz/gem5/config.json --output /tmp/tmpm1gc_1qz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm1gc_1qz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm1gc_1qz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmdf37icc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmdf37icc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmdf37icc/gem5/stats.txt --config /tmp/tmpmdf37icc/gem5/config.json --output /tmp/tmpmdf37icc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmdf37icc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmdf37icc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp36ar8q_o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp36ar8q_o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp36ar8q_o/gem5/stats.txt --config /tmp/tmp36ar8q_o/gem5/config.json --output /tmp/tmp36ar8q_o/mcpat-in.xml
/usr/bin/time --output /tmp/tmp36ar8q_o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp36ar8q_o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvvvpo_w9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvvvpo_w9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=89 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp8b08w2z9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8b08w2z9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8b08w2z9/gem5/stats.txt --config /tmp/tmp8b08w2z9/gem5/config.json --output /tmp/tmp8b08w2z9/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8b08w2z9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8b08w2z9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg4g5m2pe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg4g5m2pe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg4g5m2pe/gem5/stats.txt --config /tmp/tmpg4g5m2pe/gem5/config.json --output /tmp/tmpg4g5m2pe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg4g5m2pe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg4g5m2pe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd6n9bam9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd6n9bam9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd6n9bam9/gem5/stats.txt --config /tmp/tmpd6n9bam9/gem5/config.json --output /tmp/tmpd6n9bam9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd6n9bam9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd6n9bam9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_g7uncnn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_g7uncnn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_g7uncnn/gem5/stats.txt --config /tmp/tmp_g7uncnn/gem5/config.json --output /tmp/tmp_g7uncnn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_g7uncnn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_g7uncnn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5u7l5asn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5u7l5asn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5u7l5asn/gem5/stats.txt --config /tmp/tmp5u7l5asn/gem5/config.json --output /tmp/tmp5u7l5asn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5u7l5asn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5u7l5asn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp01lzlaer/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp01lzlaer/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp01lzlaer/gem5/stats.txt --config /tmp/tmp01lzlaer/gem5/config.json --output /tmp/tmp01lzlaer/mcpat-in.xml
/usr/bin/time --output /tmp/tmp01lzlaer/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp01lzlaer/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppnb2w5ie/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppnb2w5ie/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=118 -P system.switch_cpus[:].numPhysFloatRegs=115 -P system.switch_cpus[:].numPhysVecRegs=96 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpgr2t18_1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgr2t18_1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgr2t18_1/gem5/stats.txt --config /tmp/tmpgr2t18_1/gem5/config.json --output /tmp/tmpgr2t18_1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgr2t18_1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgr2t18_1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv2gr7wu_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv2gr7wu_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv2gr7wu_/gem5/stats.txt --config /tmp/tmpv2gr7wu_/gem5/config.json --output /tmp/tmpv2gr7wu_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv2gr7wu_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv2gr7wu_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2tx9ht2r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2tx9ht2r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2tx9ht2r/gem5/stats.txt --config /tmp/tmp2tx9ht2r/gem5/config.json --output /tmp/tmp2tx9ht2r/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2tx9ht2r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2tx9ht2r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph48kaco_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph48kaco_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph48kaco_/gem5/stats.txt --config /tmp/tmph48kaco_/gem5/config.json --output /tmp/tmph48kaco_/mcpat-in.xml
/usr/bin/time --output /tmp/tmph48kaco_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph48kaco_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpja5ey96q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpja5ey96q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpja5ey96q/gem5/stats.txt --config /tmp/tmpja5ey96q/gem5/config.json --output /tmp/tmpja5ey96q/mcpat-in.xml
/usr/bin/time --output /tmp/tmpja5ey96q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpja5ey96q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpigaq69m9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpigaq69m9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpigaq69m9/gem5/stats.txt --config /tmp/tmpigaq69m9/gem5/config.json --output /tmp/tmpigaq69m9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpigaq69m9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpigaq69m9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbe_6pi18/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbe_6pi18/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=64 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=67 -P system.switch_cpus[:].numPhysFloatRegs=152 -P system.switch_cpus[:].numPhysVecRegs=159 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpn89dh1d4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn89dh1d4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn89dh1d4/gem5/stats.txt --config /tmp/tmpn89dh1d4/gem5/config.json --output /tmp/tmpn89dh1d4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn89dh1d4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn89dh1d4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzvfa5_1i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzvfa5_1i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzvfa5_1i/gem5/stats.txt --config /tmp/tmpzvfa5_1i/gem5/config.json --output /tmp/tmpzvfa5_1i/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzvfa5_1i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzvfa5_1i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxb7y2ij4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxb7y2ij4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxb7y2ij4/gem5/stats.txt --config /tmp/tmpxb7y2ij4/gem5/config.json --output /tmp/tmpxb7y2ij4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxb7y2ij4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxb7y2ij4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4koa5_hk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4koa5_hk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4koa5_hk/gem5/stats.txt --config /tmp/tmp4koa5_hk/gem5/config.json --output /tmp/tmp4koa5_hk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4koa5_hk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4koa5_hk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp085k69cs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp085k69cs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp085k69cs/gem5/stats.txt --config /tmp/tmp085k69cs/gem5/config.json --output /tmp/tmp085k69cs/mcpat-in.xml
/usr/bin/time --output /tmp/tmp085k69cs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp085k69cs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpelr0vwpf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpelr0vwpf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpelr0vwpf/gem5/stats.txt --config /tmp/tmpelr0vwpf/gem5/config.json --output /tmp/tmpelr0vwpf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpelr0vwpf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpelr0vwpf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqqr6_8zv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqqr6_8zv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=235 -P system.switch_cpus[:].numPhysVecRegs=178 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpufy_yjn7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpufy_yjn7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpufy_yjn7/gem5/stats.txt --config /tmp/tmpufy_yjn7/gem5/config.json --output /tmp/tmpufy_yjn7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpufy_yjn7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpufy_yjn7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphal8h4wb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphal8h4wb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphal8h4wb/gem5/stats.txt --config /tmp/tmphal8h4wb/gem5/config.json --output /tmp/tmphal8h4wb/mcpat-in.xml
/usr/bin/time --output /tmp/tmphal8h4wb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphal8h4wb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnidwuq1h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnidwuq1h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnidwuq1h/gem5/stats.txt --config /tmp/tmpnidwuq1h/gem5/config.json --output /tmp/tmpnidwuq1h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnidwuq1h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnidwuq1h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw8tyzn5p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw8tyzn5p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw8tyzn5p/gem5/stats.txt --config /tmp/tmpw8tyzn5p/gem5/config.json --output /tmp/tmpw8tyzn5p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw8tyzn5p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw8tyzn5p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3ltvrp6f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3ltvrp6f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3ltvrp6f/gem5/stats.txt --config /tmp/tmp3ltvrp6f/gem5/config.json --output /tmp/tmp3ltvrp6f/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3ltvrp6f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3ltvrp6f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpthsu8612/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpthsu8612/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpthsu8612/gem5/stats.txt --config /tmp/tmpthsu8612/gem5/config.json --output /tmp/tmpthsu8612/mcpat-in.xml
/usr/bin/time --output /tmp/tmpthsu8612/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpthsu8612/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_ge_8pxx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_ge_8pxx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=195 -P system.switch_cpus[:].numPhysFloatRegs=248 -P system.switch_cpus[:].numPhysVecRegs=209 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpst1xoss1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpst1xoss1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpst1xoss1/gem5/stats.txt --config /tmp/tmpst1xoss1/gem5/config.json --output /tmp/tmpst1xoss1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpst1xoss1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpst1xoss1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp13wgaolh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp13wgaolh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp13wgaolh/gem5/stats.txt --config /tmp/tmp13wgaolh/gem5/config.json --output /tmp/tmp13wgaolh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp13wgaolh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp13wgaolh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpanmol9zv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpanmol9zv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpanmol9zv/gem5/stats.txt --config /tmp/tmpanmol9zv/gem5/config.json --output /tmp/tmpanmol9zv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpanmol9zv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpanmol9zv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdw8ed7dy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdw8ed7dy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdw8ed7dy/gem5/stats.txt --config /tmp/tmpdw8ed7dy/gem5/config.json --output /tmp/tmpdw8ed7dy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdw8ed7dy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdw8ed7dy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4a0k9jvv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4a0k9jvv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4a0k9jvv/gem5/stats.txt --config /tmp/tmp4a0k9jvv/gem5/config.json --output /tmp/tmp4a0k9jvv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4a0k9jvv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4a0k9jvv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9o4j80ln/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9o4j80ln/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9o4j80ln/gem5/stats.txt --config /tmp/tmp9o4j80ln/gem5/config.json --output /tmp/tmp9o4j80ln/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9o4j80ln/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9o4j80ln/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpozafnw07/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpozafnw07/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=102 -P system.switch_cpus[:].numPhysFloatRegs=93 -P system.switch_cpus[:].numPhysVecRegs=99 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
curr: 2
defaultdict(<class 'list'>, {'rob_size': [256, 32, 256, 256, 256, 128, 256, 128, 16, 16], 'lq_size': [256, 128, 16, 256, 4, 128, 128, 128, 256, 128], 'sq_size': [128, 128, 16, 16, 128, 128, 256, 256, 256, 256], 'p_width': [7, 5, 6, 5, 6, 10, 4, 4, 5, 4], 'int_regs': [238, 82, 213, 209, 57, 135, 163, 201, 214, 225], 'float_regs': [256, 175, 183, 256, 254, 242, 252, 256, 198, 255], 'vec_regs': [84, 166, 252, 143, 55, 250, 65, 132, 93, 242]})
/usr/bin/time --output /tmp/tmpj6rh3j26/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpj6rh3j26/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpj6rh3j26/gem5/stats.txt --config /tmp/tmpj6rh3j26/gem5/config.json --output /tmp/tmpj6rh3j26/mcpat-in.xml
/usr/bin/time --output /tmp/tmpj6rh3j26/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpj6rh3j26/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwhxo1u52/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwhxo1u52/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwhxo1u52/gem5/stats.txt --config /tmp/tmpwhxo1u52/gem5/config.json --output /tmp/tmpwhxo1u52/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwhxo1u52/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwhxo1u52/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy37vj3t_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy37vj3t_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy37vj3t_/gem5/stats.txt --config /tmp/tmpy37vj3t_/gem5/config.json --output /tmp/tmpy37vj3t_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy37vj3t_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy37vj3t_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps8ln2icl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps8ln2icl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps8ln2icl/gem5/stats.txt --config /tmp/tmps8ln2icl/gem5/config.json --output /tmp/tmps8ln2icl/mcpat-in.xml
/usr/bin/time --output /tmp/tmps8ln2icl/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps8ln2icl/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuoqewkck/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuoqewkck/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuoqewkck/gem5/stats.txt --config /tmp/tmpuoqewkck/gem5/config.json --output /tmp/tmpuoqewkck/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuoqewkck/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuoqewkck/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp12nu8arh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp12nu8arh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp12nu8arh/gem5/stats.txt --config /tmp/tmp12nu8arh/gem5/config.json --output /tmp/tmp12nu8arh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp12nu8arh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp12nu8arh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0ai9316y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0ai9316y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=213 -P system.switch_cpus[:].numPhysFloatRegs=183 -P system.switch_cpus[:].numPhysVecRegs=252 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbfqmoqdw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbfqmoqdw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbfqmoqdw/gem5/stats.txt --config /tmp/tmpbfqmoqdw/gem5/config.json --output /tmp/tmpbfqmoqdw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbfqmoqdw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbfqmoqdw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwulgfa83/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwulgfa83/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwulgfa83/gem5/stats.txt --config /tmp/tmpwulgfa83/gem5/config.json --output /tmp/tmpwulgfa83/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwulgfa83/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwulgfa83/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph92q0uox/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph92q0uox/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph92q0uox/gem5/stats.txt --config /tmp/tmph92q0uox/gem5/config.json --output /tmp/tmph92q0uox/mcpat-in.xml
/usr/bin/time --output /tmp/tmph92q0uox/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph92q0uox/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgo38nlt1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgo38nlt1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgo38nlt1/gem5/stats.txt --config /tmp/tmpgo38nlt1/gem5/config.json --output /tmp/tmpgo38nlt1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgo38nlt1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgo38nlt1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqb8c_83l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqb8c_83l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqb8c_83l/gem5/stats.txt --config /tmp/tmpqb8c_83l/gem5/config.json --output /tmp/tmpqb8c_83l/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqb8c_83l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqb8c_83l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpts_df5_u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpts_df5_u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpts_df5_u/gem5/stats.txt --config /tmp/tmpts_df5_u/gem5/config.json --output /tmp/tmpts_df5_u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpts_df5_u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpts_df5_u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5afz6el8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5afz6el8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=135 -P system.switch_cpus[:].numPhysFloatRegs=242 -P system.switch_cpus[:].numPhysVecRegs=250 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmps85i_xtr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps85i_xtr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps85i_xtr/gem5/stats.txt --config /tmp/tmps85i_xtr/gem5/config.json --output /tmp/tmps85i_xtr/mcpat-in.xml
/usr/bin/time --output /tmp/tmps85i_xtr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps85i_xtr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpztkpg_10/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpztkpg_10/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpztkpg_10/gem5/stats.txt --config /tmp/tmpztkpg_10/gem5/config.json --output /tmp/tmpztkpg_10/mcpat-in.xml
/usr/bin/time --output /tmp/tmpztkpg_10/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpztkpg_10/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi2j2e2ik/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi2j2e2ik/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi2j2e2ik/gem5/stats.txt --config /tmp/tmpi2j2e2ik/gem5/config.json --output /tmp/tmpi2j2e2ik/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi2j2e2ik/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi2j2e2ik/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuvvscp5s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuvvscp5s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuvvscp5s/gem5/stats.txt --config /tmp/tmpuvvscp5s/gem5/config.json --output /tmp/tmpuvvscp5s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuvvscp5s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuvvscp5s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg2m2raof/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg2m2raof/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg2m2raof/gem5/stats.txt --config /tmp/tmpg2m2raof/gem5/config.json --output /tmp/tmpg2m2raof/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg2m2raof/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg2m2raof/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_lyo46ha/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_lyo46ha/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_lyo46ha/gem5/stats.txt --config /tmp/tmp_lyo46ha/gem5/config.json --output /tmp/tmp_lyo46ha/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_lyo46ha/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_lyo46ha/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpf4ai8by5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf4ai8by5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=163 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmprd1clsez/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprd1clsez/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprd1clsez/gem5/stats.txt --config /tmp/tmprd1clsez/gem5/config.json --output /tmp/tmprd1clsez/mcpat-in.xml
/usr/bin/time --output /tmp/tmprd1clsez/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprd1clsez/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp79hb4jaf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp79hb4jaf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp79hb4jaf/gem5/stats.txt --config /tmp/tmp79hb4jaf/gem5/config.json --output /tmp/tmp79hb4jaf/mcpat-in.xml
/usr/bin/time --output /tmp/tmp79hb4jaf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp79hb4jaf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo4ksqyr_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo4ksqyr_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo4ksqyr_/gem5/stats.txt --config /tmp/tmpo4ksqyr_/gem5/config.json --output /tmp/tmpo4ksqyr_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo4ksqyr_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo4ksqyr_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaehws1ok/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaehws1ok/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaehws1ok/gem5/stats.txt --config /tmp/tmpaehws1ok/gem5/config.json --output /tmp/tmpaehws1ok/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaehws1ok/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaehws1ok/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3ikifjy4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3ikifjy4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3ikifjy4/gem5/stats.txt --config /tmp/tmp3ikifjy4/gem5/config.json --output /tmp/tmp3ikifjy4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3ikifjy4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3ikifjy4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp29wzzlu_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp29wzzlu_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp29wzzlu_/gem5/stats.txt --config /tmp/tmp29wzzlu_/gem5/config.json --output /tmp/tmp29wzzlu_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp29wzzlu_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp29wzzlu_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpawdqbqqm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpawdqbqqm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=238 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=84 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpflvjz15a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpflvjz15a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpflvjz15a/gem5/stats.txt --config /tmp/tmpflvjz15a/gem5/config.json --output /tmp/tmpflvjz15a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpflvjz15a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpflvjz15a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzihe_4fi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzihe_4fi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzihe_4fi/gem5/stats.txt --config /tmp/tmpzihe_4fi/gem5/config.json --output /tmp/tmpzihe_4fi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzihe_4fi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzihe_4fi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9h_gb8_u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9h_gb8_u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9h_gb8_u/gem5/stats.txt --config /tmp/tmp9h_gb8_u/gem5/config.json --output /tmp/tmp9h_gb8_u/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9h_gb8_u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9h_gb8_u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplu52jwt9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplu52jwt9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplu52jwt9/gem5/stats.txt --config /tmp/tmplu52jwt9/gem5/config.json --output /tmp/tmplu52jwt9/mcpat-in.xml
/usr/bin/time --output /tmp/tmplu52jwt9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplu52jwt9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd2zitish/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd2zitish/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd2zitish/gem5/stats.txt --config /tmp/tmpd2zitish/gem5/config.json --output /tmp/tmpd2zitish/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd2zitish/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd2zitish/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw1i3guom/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw1i3guom/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw1i3guom/gem5/stats.txt --config /tmp/tmpw1i3guom/gem5/config.json --output /tmp/tmpw1i3guom/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw1i3guom/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw1i3guom/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb2igx84e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb2igx84e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=201 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=132 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp4me3eyfh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4me3eyfh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4me3eyfh/gem5/stats.txt --config /tmp/tmp4me3eyfh/gem5/config.json --output /tmp/tmp4me3eyfh/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4me3eyfh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4me3eyfh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9moq6q9t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9moq6q9t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9moq6q9t/gem5/stats.txt --config /tmp/tmp9moq6q9t/gem5/config.json --output /tmp/tmp9moq6q9t/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9moq6q9t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9moq6q9t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpilmpkcdw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpilmpkcdw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpilmpkcdw/gem5/stats.txt --config /tmp/tmpilmpkcdw/gem5/config.json --output /tmp/tmpilmpkcdw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpilmpkcdw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpilmpkcdw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjgom0ahw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjgom0ahw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjgom0ahw/gem5/stats.txt --config /tmp/tmpjgom0ahw/gem5/config.json --output /tmp/tmpjgom0ahw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjgom0ahw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjgom0ahw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpecgdvt3z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpecgdvt3z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpecgdvt3z/gem5/stats.txt --config /tmp/tmpecgdvt3z/gem5/config.json --output /tmp/tmpecgdvt3z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpecgdvt3z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpecgdvt3z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcrdqoiw8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcrdqoiw8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcrdqoiw8/gem5/stats.txt --config /tmp/tmpcrdqoiw8/gem5/config.json --output /tmp/tmpcrdqoiw8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcrdqoiw8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcrdqoiw8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp658luc2d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp658luc2d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=209 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=143 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp2ef_7yjs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2ef_7yjs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2ef_7yjs/gem5/stats.txt --config /tmp/tmp2ef_7yjs/gem5/config.json --output /tmp/tmp2ef_7yjs/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2ef_7yjs/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2ef_7yjs/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0d8f0ll_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0d8f0ll_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0d8f0ll_/gem5/stats.txt --config /tmp/tmp0d8f0ll_/gem5/config.json --output /tmp/tmp0d8f0ll_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0d8f0ll_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0d8f0ll_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbgcjfz55/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbgcjfz55/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbgcjfz55/gem5/stats.txt --config /tmp/tmpbgcjfz55/gem5/config.json --output /tmp/tmpbgcjfz55/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbgcjfz55/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbgcjfz55/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv9utr1ws/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv9utr1ws/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv9utr1ws/gem5/stats.txt --config /tmp/tmpv9utr1ws/gem5/config.json --output /tmp/tmpv9utr1ws/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv9utr1ws/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv9utr1ws/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe8aa2phf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe8aa2phf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe8aa2phf/gem5/stats.txt --config /tmp/tmpe8aa2phf/gem5/config.json --output /tmp/tmpe8aa2phf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe8aa2phf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe8aa2phf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp40fqwu__/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp40fqwu__/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp40fqwu__/gem5/stats.txt --config /tmp/tmp40fqwu__/gem5/config.json --output /tmp/tmp40fqwu__/mcpat-in.xml
/usr/bin/time --output /tmp/tmp40fqwu__/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp40fqwu__/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8gs_vhu3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8gs_vhu3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=57 -P system.switch_cpus[:].numPhysFloatRegs=254 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpo229_w28/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo229_w28/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo229_w28/gem5/stats.txt --config /tmp/tmpo229_w28/gem5/config.json --output /tmp/tmpo229_w28/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo229_w28/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo229_w28/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpafmjw__c/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpafmjw__c/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpafmjw__c/gem5/stats.txt --config /tmp/tmpafmjw__c/gem5/config.json --output /tmp/tmpafmjw__c/mcpat-in.xml
/usr/bin/time --output /tmp/tmpafmjw__c/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpafmjw__c/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpiht254gp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpiht254gp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpiht254gp/gem5/stats.txt --config /tmp/tmpiht254gp/gem5/config.json --output /tmp/tmpiht254gp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpiht254gp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpiht254gp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp35lh5h18/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp35lh5h18/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp35lh5h18/gem5/stats.txt --config /tmp/tmp35lh5h18/gem5/config.json --output /tmp/tmp35lh5h18/mcpat-in.xml
/usr/bin/time --output /tmp/tmp35lh5h18/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp35lh5h18/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpu_gksnja/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpu_gksnja/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpu_gksnja/gem5/stats.txt --config /tmp/tmpu_gksnja/gem5/config.json --output /tmp/tmpu_gksnja/mcpat-in.xml
/usr/bin/time --output /tmp/tmpu_gksnja/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpu_gksnja/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkvs5pqd8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkvs5pqd8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkvs5pqd8/gem5/stats.txt --config /tmp/tmpkvs5pqd8/gem5/config.json --output /tmp/tmpkvs5pqd8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkvs5pqd8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkvs5pqd8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe7kt2wm3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe7kt2wm3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=82 -P system.switch_cpus[:].numPhysFloatRegs=175 -P system.switch_cpus[:].numPhysVecRegs=166 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpdqlruv33/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdqlruv33/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpdqlruv33/gem5/stats.txt --config /tmp/tmpdqlruv33/gem5/config.json --output /tmp/tmpdqlruv33/mcpat-in.xml
/usr/bin/time --output /tmp/tmpdqlruv33/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpdqlruv33/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo8nq5z3c/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo8nq5z3c/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo8nq5z3c/gem5/stats.txt --config /tmp/tmpo8nq5z3c/gem5/config.json --output /tmp/tmpo8nq5z3c/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo8nq5z3c/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo8nq5z3c/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp91p1izjq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp91p1izjq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp91p1izjq/gem5/stats.txt --config /tmp/tmp91p1izjq/gem5/config.json --output /tmp/tmp91p1izjq/mcpat-in.xml
/usr/bin/time --output /tmp/tmp91p1izjq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp91p1izjq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphkvo1ni_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphkvo1ni_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphkvo1ni_/gem5/stats.txt --config /tmp/tmphkvo1ni_/gem5/config.json --output /tmp/tmphkvo1ni_/mcpat-in.xml
/usr/bin/time --output /tmp/tmphkvo1ni_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphkvo1ni_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpylij_we3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpylij_we3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpylij_we3/gem5/stats.txt --config /tmp/tmpylij_we3/gem5/config.json --output /tmp/tmpylij_we3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpylij_we3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpylij_we3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoqv2f48p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoqv2f48p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoqv2f48p/gem5/stats.txt --config /tmp/tmpoqv2f48p/gem5/config.json --output /tmp/tmpoqv2f48p/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoqv2f48p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoqv2f48p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqmf8wcav/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqmf8wcav/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=225 -P system.switch_cpus[:].numPhysFloatRegs=255 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp5hk_4wiw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5hk_4wiw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5hk_4wiw/gem5/stats.txt --config /tmp/tmp5hk_4wiw/gem5/config.json --output /tmp/tmp5hk_4wiw/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5hk_4wiw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5hk_4wiw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp873vvbz3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp873vvbz3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp873vvbz3/gem5/stats.txt --config /tmp/tmp873vvbz3/gem5/config.json --output /tmp/tmp873vvbz3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp873vvbz3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp873vvbz3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbutf0yjw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbutf0yjw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbutf0yjw/gem5/stats.txt --config /tmp/tmpbutf0yjw/gem5/config.json --output /tmp/tmpbutf0yjw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbutf0yjw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbutf0yjw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph07wozmv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph07wozmv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph07wozmv/gem5/stats.txt --config /tmp/tmph07wozmv/gem5/config.json --output /tmp/tmph07wozmv/mcpat-in.xml
/usr/bin/time --output /tmp/tmph07wozmv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph07wozmv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphav3olrr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphav3olrr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphav3olrr/gem5/stats.txt --config /tmp/tmphav3olrr/gem5/config.json --output /tmp/tmphav3olrr/mcpat-in.xml
/usr/bin/time --output /tmp/tmphav3olrr/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphav3olrr/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwmpclt12/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwmpclt12/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwmpclt12/gem5/stats.txt --config /tmp/tmpwmpclt12/gem5/config.json --output /tmp/tmpwmpclt12/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwmpclt12/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwmpclt12/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmput0nsent/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmput0nsent/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=214 -P system.switch_cpus[:].numPhysFloatRegs=198 -P system.switch_cpus[:].numPhysVecRegs=93 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
curr: 3
defaultdict(<class 'list'>, {'rob_size': [256, 256, 256, 256, 256, 256, 512, 512, 16, 16], 'lq_size': [256, 256, 256, 256, 256, 256, 256, 256, 256, 256], 'sq_size': [128, 128, 256, 4, 256, 256, 256, 256, 256, 256], 'p_width': [7, 5, 5, 8, 10, 8, 10, 9, 8, 9], 'int_regs': [229, 246, 248, 244, 250, 242, 244, 242, 241, 242], 'float_regs': [252, 252, 256, 58, 226, 256, 256, 256, 256, 64], 'vec_regs': [65, 62, 63, 60, 56, 49, 85, 86, 65, 87]})
/usr/bin/time --output /tmp/tmpt09lay1w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt09lay1w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt09lay1w/gem5/stats.txt --config /tmp/tmpt09lay1w/gem5/config.json --output /tmp/tmpt09lay1w/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt09lay1w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt09lay1w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8e6e2ti3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8e6e2ti3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8e6e2ti3/gem5/stats.txt --config /tmp/tmp8e6e2ti3/gem5/config.json --output /tmp/tmp8e6e2ti3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8e6e2ti3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8e6e2ti3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo5einsoq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo5einsoq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo5einsoq/gem5/stats.txt --config /tmp/tmpo5einsoq/gem5/config.json --output /tmp/tmpo5einsoq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo5einsoq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo5einsoq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpz9ubu_1l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz9ubu_1l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz9ubu_1l/gem5/stats.txt --config /tmp/tmpz9ubu_1l/gem5/config.json --output /tmp/tmpz9ubu_1l/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz9ubu_1l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz9ubu_1l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppr2taix6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppr2taix6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppr2taix6/gem5/stats.txt --config /tmp/tmppr2taix6/gem5/config.json --output /tmp/tmppr2taix6/mcpat-in.xml
/usr/bin/time --output /tmp/tmppr2taix6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppr2taix6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzvp8qpi5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzvp8qpi5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzvp8qpi5/gem5/stats.txt --config /tmp/tmpzvp8qpi5/gem5/config.json --output /tmp/tmpzvp8qpi5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzvp8qpi5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzvp8qpi5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9pnk3mdg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9pnk3mdg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=85 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpc9s4uory/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc9s4uory/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc9s4uory/gem5/stats.txt --config /tmp/tmpc9s4uory/gem5/config.json --output /tmp/tmpc9s4uory/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc9s4uory/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc9s4uory/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpw3k3p9mu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpw3k3p9mu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpw3k3p9mu/gem5/stats.txt --config /tmp/tmpw3k3p9mu/gem5/config.json --output /tmp/tmpw3k3p9mu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpw3k3p9mu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpw3k3p9mu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0pslw3pk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0pslw3pk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0pslw3pk/gem5/stats.txt --config /tmp/tmp0pslw3pk/gem5/config.json --output /tmp/tmp0pslw3pk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0pslw3pk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0pslw3pk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo3nffe7o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo3nffe7o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo3nffe7o/gem5/stats.txt --config /tmp/tmpo3nffe7o/gem5/config.json --output /tmp/tmpo3nffe7o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo3nffe7o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo3nffe7o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqbgjbz3v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqbgjbz3v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqbgjbz3v/gem5/stats.txt --config /tmp/tmpqbgjbz3v/gem5/config.json --output /tmp/tmpqbgjbz3v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqbgjbz3v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqbgjbz3v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoi_53r25/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoi_53r25/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoi_53r25/gem5/stats.txt --config /tmp/tmpoi_53r25/gem5/config.json --output /tmp/tmpoi_53r25/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoi_53r25/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoi_53r25/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl2ny1fuf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl2ny1fuf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpri5pqt98/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpri5pqt98/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpri5pqt98/gem5/stats.txt --config /tmp/tmpri5pqt98/gem5/config.json --output /tmp/tmpri5pqt98/mcpat-in.xml
/usr/bin/time --output /tmp/tmpri5pqt98/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpri5pqt98/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpokwc3rjk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpokwc3rjk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpokwc3rjk/gem5/stats.txt --config /tmp/tmpokwc3rjk/gem5/config.json --output /tmp/tmpokwc3rjk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpokwc3rjk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpokwc3rjk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2l0o732l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2l0o732l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2l0o732l/gem5/stats.txt --config /tmp/tmp2l0o732l/gem5/config.json --output /tmp/tmp2l0o732l/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2l0o732l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2l0o732l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt76l9a3t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt76l9a3t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt76l9a3t/gem5/stats.txt --config /tmp/tmpt76l9a3t/gem5/config.json --output /tmp/tmpt76l9a3t/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt76l9a3t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt76l9a3t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp08krgevz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp08krgevz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp08krgevz/gem5/stats.txt --config /tmp/tmp08krgevz/gem5/config.json --output /tmp/tmp08krgevz/mcpat-in.xml
/usr/bin/time --output /tmp/tmp08krgevz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp08krgevz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnw0pn4w2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnw0pn4w2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnw0pn4w2/gem5/stats.txt --config /tmp/tmpnw0pn4w2/gem5/config.json --output /tmp/tmpnw0pn4w2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnw0pn4w2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnw0pn4w2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4_7hu_bb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4_7hu_bb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=244 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=60 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpn0wvh2yb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn0wvh2yb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn0wvh2yb/gem5/stats.txt --config /tmp/tmpn0wvh2yb/gem5/config.json --output /tmp/tmpn0wvh2yb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn0wvh2yb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn0wvh2yb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmqdty6tb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmqdty6tb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmqdty6tb/gem5/stats.txt --config /tmp/tmpmqdty6tb/gem5/config.json --output /tmp/tmpmqdty6tb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmqdty6tb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmqdty6tb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp00243o5v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp00243o5v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp00243o5v/gem5/stats.txt --config /tmp/tmp00243o5v/gem5/config.json --output /tmp/tmp00243o5v/mcpat-in.xml
/usr/bin/time --output /tmp/tmp00243o5v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp00243o5v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr2xyou20/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr2xyou20/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr2xyou20/gem5/stats.txt --config /tmp/tmpr2xyou20/gem5/config.json --output /tmp/tmpr2xyou20/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr2xyou20/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr2xyou20/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2s1_js8r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2s1_js8r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2s1_js8r/gem5/stats.txt --config /tmp/tmp2s1_js8r/gem5/config.json --output /tmp/tmp2s1_js8r/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2s1_js8r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2s1_js8r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp02u9727l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp02u9727l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp02u9727l/gem5/stats.txt --config /tmp/tmp02u9727l/gem5/config.json --output /tmp/tmp02u9727l/mcpat-in.xml
/usr/bin/time --output /tmp/tmp02u9727l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp02u9727l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwz4v54sx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwz4v54sx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=229 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpz_hi29j4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpz_hi29j4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpz_hi29j4/gem5/stats.txt --config /tmp/tmpz_hi29j4/gem5/config.json --output /tmp/tmpz_hi29j4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpz_hi29j4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpz_hi29j4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprcauczsb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprcauczsb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprcauczsb/gem5/stats.txt --config /tmp/tmprcauczsb/gem5/config.json --output /tmp/tmprcauczsb/mcpat-in.xml
/usr/bin/time --output /tmp/tmprcauczsb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprcauczsb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpewbr__pg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpewbr__pg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpewbr__pg/gem5/stats.txt --config /tmp/tmpewbr__pg/gem5/config.json --output /tmp/tmpewbr__pg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpewbr__pg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpewbr__pg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy9wkeu7m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy9wkeu7m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy9wkeu7m/gem5/stats.txt --config /tmp/tmpy9wkeu7m/gem5/config.json --output /tmp/tmpy9wkeu7m/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy9wkeu7m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy9wkeu7m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpepbm1c3n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpepbm1c3n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpepbm1c3n/gem5/stats.txt --config /tmp/tmpepbm1c3n/gem5/config.json --output /tmp/tmpepbm1c3n/mcpat-in.xml
/usr/bin/time --output /tmp/tmpepbm1c3n/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpepbm1c3n/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp4dk7fj1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp4dk7fj1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp4dk7fj1/gem5/stats.txt --config /tmp/tmpp4dk7fj1/gem5/config.json --output /tmp/tmpp4dk7fj1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp4dk7fj1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp4dk7fj1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplhvi2joy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplhvi2joy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=226 -P system.switch_cpus[:].numPhysVecRegs=56 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp5abatit8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5abatit8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5abatit8/gem5/stats.txt --config /tmp/tmp5abatit8/gem5/config.json --output /tmp/tmp5abatit8/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5abatit8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5abatit8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0223z1hk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0223z1hk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0223z1hk/gem5/stats.txt --config /tmp/tmp0223z1hk/gem5/config.json --output /tmp/tmp0223z1hk/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0223z1hk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0223z1hk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2gmuua83/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2gmuua83/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2gmuua83/gem5/stats.txt --config /tmp/tmp2gmuua83/gem5/config.json --output /tmp/tmp2gmuua83/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2gmuua83/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2gmuua83/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoiagiupe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoiagiupe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoiagiupe/gem5/stats.txt --config /tmp/tmpoiagiupe/gem5/config.json --output /tmp/tmpoiagiupe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoiagiupe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoiagiupe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2xlbv0hd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2xlbv0hd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2xlbv0hd/gem5/stats.txt --config /tmp/tmp2xlbv0hd/gem5/config.json --output /tmp/tmp2xlbv0hd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2xlbv0hd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2xlbv0hd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmperaq67br/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmperaq67br/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmperaq67br/gem5/stats.txt --config /tmp/tmperaq67br/gem5/config.json --output /tmp/tmperaq67br/mcpat-in.xml
/usr/bin/time --output /tmp/tmperaq67br/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmperaq67br/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpacfpks5z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpacfpks5z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=86 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpxa89d6qm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxa89d6qm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxa89d6qm/gem5/stats.txt --config /tmp/tmpxa89d6qm/gem5/config.json --output /tmp/tmpxa89d6qm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxa89d6qm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxa89d6qm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkrhhkir7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkrhhkir7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkrhhkir7/gem5/stats.txt --config /tmp/tmpkrhhkir7/gem5/config.json --output /tmp/tmpkrhhkir7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkrhhkir7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkrhhkir7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpkslesr46/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpkslesr46/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpkslesr46/gem5/stats.txt --config /tmp/tmpkslesr46/gem5/config.json --output /tmp/tmpkslesr46/mcpat-in.xml
/usr/bin/time --output /tmp/tmpkslesr46/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpkslesr46/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpa9ot49_z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpa9ot49_z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpa9ot49_z/gem5/stats.txt --config /tmp/tmpa9ot49_z/gem5/config.json --output /tmp/tmpa9ot49_z/mcpat-in.xml
/usr/bin/time --output /tmp/tmpa9ot49_z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpa9ot49_z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpykht6id2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpykht6id2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpykht6id2/gem5/stats.txt --config /tmp/tmpykht6id2/gem5/config.json --output /tmp/tmpykht6id2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpykht6id2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpykht6id2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvgc_rseh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvgc_rseh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvgc_rseh/gem5/stats.txt --config /tmp/tmpvgc_rseh/gem5/config.json --output /tmp/tmpvgc_rseh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvgc_rseh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvgc_rseh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn7kq8o_n/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn7kq8o_n/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=248 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=63 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpewgam99u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpewgam99u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpewgam99u/gem5/stats.txt --config /tmp/tmpewgam99u/gem5/config.json --output /tmp/tmpewgam99u/mcpat-in.xml
/usr/bin/time --output /tmp/tmpewgam99u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpewgam99u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3s2ytl22/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3s2ytl22/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3s2ytl22/gem5/stats.txt --config /tmp/tmp3s2ytl22/gem5/config.json --output /tmp/tmp3s2ytl22/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3s2ytl22/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3s2ytl22/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpylxlh53o/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpylxlh53o/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpylxlh53o/gem5/stats.txt --config /tmp/tmpylxlh53o/gem5/config.json --output /tmp/tmpylxlh53o/mcpat-in.xml
/usr/bin/time --output /tmp/tmpylxlh53o/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpylxlh53o/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphrgxs22u/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphrgxs22u/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphrgxs22u/gem5/stats.txt --config /tmp/tmphrgxs22u/gem5/config.json --output /tmp/tmphrgxs22u/mcpat-in.xml
/usr/bin/time --output /tmp/tmphrgxs22u/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphrgxs22u/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0wtr29sd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0wtr29sd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0wtr29sd/gem5/stats.txt --config /tmp/tmp0wtr29sd/gem5/config.json --output /tmp/tmp0wtr29sd/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0wtr29sd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0wtr29sd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpeqe_v598/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpeqe_v598/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpeqe_v598/gem5/stats.txt --config /tmp/tmpeqe_v598/gem5/config.json --output /tmp/tmpeqe_v598/mcpat-in.xml
/usr/bin/time --output /tmp/tmpeqe_v598/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpeqe_v598/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_0w27r5k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_0w27r5k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=252 -P system.switch_cpus[:].numPhysVecRegs=62 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpf7j748vk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpf7j748vk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpf7j748vk/gem5/stats.txt --config /tmp/tmpf7j748vk/gem5/config.json --output /tmp/tmpf7j748vk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpf7j748vk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpf7j748vk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2q31ty6i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2q31ty6i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2q31ty6i/gem5/stats.txt --config /tmp/tmp2q31ty6i/gem5/config.json --output /tmp/tmp2q31ty6i/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2q31ty6i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2q31ty6i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmt165n77/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmt165n77/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmt165n77/gem5/stats.txt --config /tmp/tmpmt165n77/gem5/config.json --output /tmp/tmpmt165n77/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmt165n77/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmt165n77/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0ereoqlo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0ereoqlo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0ereoqlo/gem5/stats.txt --config /tmp/tmp0ereoqlo/gem5/config.json --output /tmp/tmp0ereoqlo/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0ereoqlo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0ereoqlo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyonhla00/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyonhla00/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyonhla00/gem5/stats.txt --config /tmp/tmpyonhla00/gem5/config.json --output /tmp/tmpyonhla00/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyonhla00/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyonhla00/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm7x8pl5a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm7x8pl5a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm7x8pl5a/gem5/stats.txt --config /tmp/tmpm7x8pl5a/gem5/config.json --output /tmp/tmpm7x8pl5a/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm7x8pl5a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm7x8pl5a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb_s6jj41/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb_s6jj41/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=241 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=65 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp58ikyckv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp58ikyckv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 3 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp58ikyckv/gem5/stats.txt --config /tmp/tmp58ikyckv/gem5/config.json --output /tmp/tmp58ikyckv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp58ikyckv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp58ikyckv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp48tgzrf_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp48tgzrf_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp48tgzrf_/gem5/stats.txt --config /tmp/tmp48tgzrf_/gem5/config.json --output /tmp/tmp48tgzrf_/mcpat-in.xml
/usr/bin/time --output /tmp/tmp48tgzrf_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp48tgzrf_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp85979res/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp85979res/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp85979res/gem5/stats.txt --config /tmp/tmp85979res/gem5/config.json --output /tmp/tmp85979res/mcpat-in.xml
/usr/bin/time --output /tmp/tmp85979res/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp85979res/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvif8f40r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvif8f40r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvif8f40r/gem5/stats.txt --config /tmp/tmpvif8f40r/gem5/config.json --output /tmp/tmpvif8f40r/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvif8f40r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvif8f40r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe3m1ljt3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe3m1ljt3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 8 --checkpoint-dir in/4000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe3m1ljt3/gem5/stats.txt --config /tmp/tmpe3m1ljt3/gem5/config.json --output /tmp/tmpe3m1ljt3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe3m1ljt3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe3m1ljt3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4mzvqqqy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4mzvqqqy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4mzvqqqy/gem5/stats.txt --config /tmp/tmp4mzvqqqy/gem5/config.json --output /tmp/tmp4mzvqqqy/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4mzvqqqy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4mzvqqqy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0bagmi8w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0bagmi8w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=242 -P system.switch_cpus[:].numPhysFloatRegs=64 -P system.switch_cpus[:].numPhysVecRegs=87 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
curr: 4
defaultdict(<class 'list'>, {'rob_size': [512, 128, 128, 128, 256, 16, 32, 16, 256, 256], 'lq_size': [256, 128, 64, 16, 64, 64, 4, 4, 4, 4], 'sq_size': [4, 4, 4, 4, 4, 4, 4, 4, 4, 4], 'p_width': [7, 5, 6, 5, 7, 6, 7, 8, 6, 9], 'int_regs': [236, 232, 211, 232, 192, 246, 239, 167, 243, 250], 'float_regs': [220, 104, 72, 223, 215, 103, 58, 131, 170, 237], 'vec_regs': [55, 49, 49, 51, 53, 54, 53, 52, 53, 55]})
/usr/bin/time --output /tmp/tmpvf7vkb6x/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvf7vkb6x/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvf7vkb6x/gem5/stats.txt --config /tmp/tmpvf7vkb6x/gem5/config.json --output /tmp/tmpvf7vkb6x/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvf7vkb6x/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvf7vkb6x/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc8amjnar/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc8amjnar/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc8amjnar/gem5/stats.txt --config /tmp/tmpc8amjnar/gem5/config.json --output /tmp/tmpc8amjnar/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc8amjnar/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc8amjnar/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr29r2njj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr29r2njj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr29r2njj/gem5/stats.txt --config /tmp/tmpr29r2njj/gem5/config.json --output /tmp/tmpr29r2njj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr29r2njj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr29r2njj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd2awy775/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd2awy775/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd2awy775/gem5/stats.txt --config /tmp/tmpd2awy775/gem5/config.json --output /tmp/tmpd2awy775/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd2awy775/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd2awy775/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjykya17l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjykya17l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjykya17l/gem5/stats.txt --config /tmp/tmpjykya17l/gem5/config.json --output /tmp/tmpjykya17l/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjykya17l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjykya17l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmvkuy7ty/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmvkuy7ty/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmvkuy7ty/gem5/stats.txt --config /tmp/tmpmvkuy7ty/gem5/config.json --output /tmp/tmpmvkuy7ty/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmvkuy7ty/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmvkuy7ty/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbxn7vcl0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbxn7vcl0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=192 -P system.switch_cpus[:].numPhysFloatRegs=215 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp7h3kq01b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7h3kq01b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7h3kq01b/gem5/stats.txt --config /tmp/tmp7h3kq01b/gem5/config.json --output /tmp/tmp7h3kq01b/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7h3kq01b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7h3kq01b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp09onl8_a/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp09onl8_a/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp09onl8_a/gem5/stats.txt --config /tmp/tmp09onl8_a/gem5/config.json --output /tmp/tmp09onl8_a/mcpat-in.xml
/usr/bin/time --output /tmp/tmp09onl8_a/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp09onl8_a/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpov9a8ua6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpov9a8ua6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpov9a8ua6/gem5/stats.txt --config /tmp/tmpov9a8ua6/gem5/config.json --output /tmp/tmpov9a8ua6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpov9a8ua6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpov9a8ua6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpudoh27ej/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpudoh27ej/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpudoh27ej/gem5/stats.txt --config /tmp/tmpudoh27ej/gem5/config.json --output /tmp/tmpudoh27ej/mcpat-in.xml
/usr/bin/time --output /tmp/tmpudoh27ej/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpudoh27ej/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvjpzadzp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvjpzadzp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvjpzadzp/gem5/stats.txt --config /tmp/tmpvjpzadzp/gem5/config.json --output /tmp/tmpvjpzadzp/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvjpzadzp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvjpzadzp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzucc82ny/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzucc82ny/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzucc82ny/gem5/stats.txt --config /tmp/tmpzucc82ny/gem5/config.json --output /tmp/tmpzucc82ny/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzucc82ny/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzucc82ny/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjrgw81g4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjrgw81g4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=104 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmppj8usu6t/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppj8usu6t/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppj8usu6t/gem5/stats.txt --config /tmp/tmppj8usu6t/gem5/config.json --output /tmp/tmppj8usu6t/mcpat-in.xml
/usr/bin/time --output /tmp/tmppj8usu6t/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppj8usu6t/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3cqoiqjg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3cqoiqjg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3cqoiqjg/gem5/stats.txt --config /tmp/tmp3cqoiqjg/gem5/config.json --output /tmp/tmp3cqoiqjg/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3cqoiqjg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3cqoiqjg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnhb6ynkb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnhb6ynkb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnhb6ynkb/gem5/stats.txt --config /tmp/tmpnhb6ynkb/gem5/config.json --output /tmp/tmpnhb6ynkb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnhb6ynkb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnhb6ynkb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp3uqeqmj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp3uqeqmj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp3uqeqmj/gem5/stats.txt --config /tmp/tmpp3uqeqmj/gem5/config.json --output /tmp/tmpp3uqeqmj/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp3uqeqmj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp3uqeqmj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmps4dv1mcg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps4dv1mcg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps4dv1mcg/gem5/stats.txt --config /tmp/tmps4dv1mcg/gem5/config.json --output /tmp/tmps4dv1mcg/mcpat-in.xml
/usr/bin/time --output /tmp/tmps4dv1mcg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps4dv1mcg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm2dposn7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm2dposn7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm2dposn7/gem5/stats.txt --config /tmp/tmpm2dposn7/gem5/config.json --output /tmp/tmpm2dposn7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm2dposn7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm2dposn7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqxj6hc67/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqxj6hc67/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=236 -P system.switch_cpus[:].numPhysFloatRegs=220 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpav5s6oyz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpav5s6oyz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpav5s6oyz/gem5/stats.txt --config /tmp/tmpav5s6oyz/gem5/config.json --output /tmp/tmpav5s6oyz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpav5s6oyz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpav5s6oyz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpscyylw34/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpscyylw34/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpscyylw34/gem5/stats.txt --config /tmp/tmpscyylw34/gem5/config.json --output /tmp/tmpscyylw34/mcpat-in.xml
/usr/bin/time --output /tmp/tmpscyylw34/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpscyylw34/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbkssdsuu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbkssdsuu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbkssdsuu/gem5/stats.txt --config /tmp/tmpbkssdsuu/gem5/config.json --output /tmp/tmpbkssdsuu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbkssdsuu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbkssdsuu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmponqgqqmd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmponqgqqmd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmponqgqqmd/gem5/stats.txt --config /tmp/tmponqgqqmd/gem5/config.json --output /tmp/tmponqgqqmd/mcpat-in.xml
/usr/bin/time --output /tmp/tmponqgqqmd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmponqgqqmd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpurl5w6jo/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpurl5w6jo/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpurl5w6jo/gem5/stats.txt --config /tmp/tmpurl5w6jo/gem5/config.json --output /tmp/tmpurl5w6jo/mcpat-in.xml
/usr/bin/time --output /tmp/tmpurl5w6jo/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpurl5w6jo/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn11exw3m/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn11exw3m/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn11exw3m/gem5/stats.txt --config /tmp/tmpn11exw3m/gem5/config.json --output /tmp/tmpn11exw3m/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn11exw3m/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn11exw3m/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsn_un7r8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsn_un7r8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=211 -P system.switch_cpus[:].numPhysFloatRegs=72 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpwl7auzc_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwl7auzc_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwl7auzc_/gem5/stats.txt --config /tmp/tmpwl7auzc_/gem5/config.json --output /tmp/tmpwl7auzc_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwl7auzc_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwl7auzc_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpytqt82n6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpytqt82n6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpytqt82n6/gem5/stats.txt --config /tmp/tmpytqt82n6/gem5/config.json --output /tmp/tmpytqt82n6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpytqt82n6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpytqt82n6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0awch8yg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0awch8yg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0awch8yg/gem5/stats.txt --config /tmp/tmp0awch8yg/gem5/config.json --output /tmp/tmp0awch8yg/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0awch8yg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0awch8yg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp95yyji7b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp95yyji7b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp95yyji7b/gem5/stats.txt --config /tmp/tmp95yyji7b/gem5/config.json --output /tmp/tmp95yyji7b/mcpat-in.xml
/usr/bin/time --output /tmp/tmp95yyji7b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp95yyji7b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1xqj_nl6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1xqj_nl6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1xqj_nl6/gem5/stats.txt --config /tmp/tmp1xqj_nl6/gem5/config.json --output /tmp/tmp1xqj_nl6/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1xqj_nl6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1xqj_nl6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfa30fmes/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfa30fmes/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfa30fmes/gem5/stats.txt --config /tmp/tmpfa30fmes/gem5/config.json --output /tmp/tmpfa30fmes/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfa30fmes/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfa30fmes/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7bqhewpr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7bqhewpr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=250 -P system.switch_cpus[:].numPhysFloatRegs=237 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpzq6e0o36/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzq6e0o36/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzq6e0o36/gem5/stats.txt --config /tmp/tmpzq6e0o36/gem5/config.json --output /tmp/tmpzq6e0o36/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzq6e0o36/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzq6e0o36/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm47qun2j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm47qun2j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm47qun2j/gem5/stats.txt --config /tmp/tmpm47qun2j/gem5/config.json --output /tmp/tmpm47qun2j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm47qun2j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm47qun2j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplevs2lfh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplevs2lfh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplevs2lfh/gem5/stats.txt --config /tmp/tmplevs2lfh/gem5/config.json --output /tmp/tmplevs2lfh/mcpat-in.xml
/usr/bin/time --output /tmp/tmplevs2lfh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplevs2lfh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnv1ext9e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnv1ext9e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnv1ext9e/gem5/stats.txt --config /tmp/tmpnv1ext9e/gem5/config.json --output /tmp/tmpnv1ext9e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnv1ext9e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnv1ext9e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpr2j75pnb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpr2j75pnb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpr2j75pnb/gem5/stats.txt --config /tmp/tmpr2j75pnb/gem5/config.json --output /tmp/tmpr2j75pnb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpr2j75pnb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpr2j75pnb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy298wxt2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy298wxt2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy298wxt2/gem5/stats.txt --config /tmp/tmpy298wxt2/gem5/config.json --output /tmp/tmpy298wxt2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy298wxt2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy298wxt2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpytpxojdw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpytpxojdw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=232 -P system.switch_cpus[:].numPhysFloatRegs=223 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp9uv4gmjg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9uv4gmjg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9uv4gmjg/gem5/stats.txt --config /tmp/tmp9uv4gmjg/gem5/config.json --output /tmp/tmp9uv4gmjg/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9uv4gmjg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9uv4gmjg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7jn9x0_p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7jn9x0_p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7jn9x0_p/gem5/stats.txt --config /tmp/tmp7jn9x0_p/gem5/config.json --output /tmp/tmp7jn9x0_p/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7jn9x0_p/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7jn9x0_p/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpmm84sgc3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpmm84sgc3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpmm84sgc3/gem5/stats.txt --config /tmp/tmpmm84sgc3/gem5/config.json --output /tmp/tmpmm84sgc3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpmm84sgc3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpmm84sgc3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4k3dkro2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4k3dkro2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4k3dkro2/gem5/stats.txt --config /tmp/tmp4k3dkro2/gem5/config.json --output /tmp/tmp4k3dkro2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4k3dkro2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4k3dkro2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpndhsig0_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpndhsig0_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpndhsig0_/gem5/stats.txt --config /tmp/tmpndhsig0_/gem5/config.json --output /tmp/tmpndhsig0_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpndhsig0_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpndhsig0_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpilcdic3y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpilcdic3y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpilcdic3y/gem5/stats.txt --config /tmp/tmpilcdic3y/gem5/config.json --output /tmp/tmpilcdic3y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpilcdic3y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpilcdic3y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9qw2qcsr/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9qw2qcsr/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=239 -P system.switch_cpus[:].numPhysFloatRegs=58 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpxn7y1s08/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxn7y1s08/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxn7y1s08/gem5/stats.txt --config /tmp/tmpxn7y1s08/gem5/config.json --output /tmp/tmpxn7y1s08/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxn7y1s08/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxn7y1s08/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwgk9rjen/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwgk9rjen/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwgk9rjen/gem5/stats.txt --config /tmp/tmpwgk9rjen/gem5/config.json --output /tmp/tmpwgk9rjen/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwgk9rjen/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwgk9rjen/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq8gdvd8f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq8gdvd8f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq8gdvd8f/gem5/stats.txt --config /tmp/tmpq8gdvd8f/gem5/config.json --output /tmp/tmpq8gdvd8f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq8gdvd8f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq8gdvd8f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppv6kc9xx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppv6kc9xx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppv6kc9xx/gem5/stats.txt --config /tmp/tmppv6kc9xx/gem5/config.json --output /tmp/tmppv6kc9xx/mcpat-in.xml
/usr/bin/time --output /tmp/tmppv6kc9xx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppv6kc9xx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3u_vn_4f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3u_vn_4f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3u_vn_4f/gem5/stats.txt --config /tmp/tmp3u_vn_4f/gem5/config.json --output /tmp/tmp3u_vn_4f/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3u_vn_4f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3u_vn_4f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsoau_7ln/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsoau_7ln/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsoau_7ln/gem5/stats.txt --config /tmp/tmpsoau_7ln/gem5/config.json --output /tmp/tmpsoau_7ln/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsoau_7ln/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsoau_7ln/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptewdryjx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptewdryjx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=167 -P system.switch_cpus[:].numPhysFloatRegs=131 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp899yk_q6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp899yk_q6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp899yk_q6/gem5/stats.txt --config /tmp/tmp899yk_q6/gem5/config.json --output /tmp/tmp899yk_q6/mcpat-in.xml
/usr/bin/time --output /tmp/tmp899yk_q6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp899yk_q6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp123ve03b/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp123ve03b/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp123ve03b/gem5/stats.txt --config /tmp/tmp123ve03b/gem5/config.json --output /tmp/tmp123ve03b/mcpat-in.xml
/usr/bin/time --output /tmp/tmp123ve03b/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp123ve03b/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp78w1_ck1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp78w1_ck1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp78w1_ck1/gem5/stats.txt --config /tmp/tmp78w1_ck1/gem5/config.json --output /tmp/tmp78w1_ck1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp78w1_ck1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp78w1_ck1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpadn643fx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpadn643fx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpadn643fx/gem5/stats.txt --config /tmp/tmpadn643fx/gem5/config.json --output /tmp/tmpadn643fx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpadn643fx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpadn643fx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0yo37z81/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0yo37z81/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0yo37z81/gem5/stats.txt --config /tmp/tmp0yo37z81/gem5/config.json --output /tmp/tmp0yo37z81/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0yo37z81/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0yo37z81/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp_sts1jvv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp_sts1jvv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp_sts1jvv/gem5/stats.txt --config /tmp/tmp_sts1jvv/gem5/config.json --output /tmp/tmp_sts1jvv/mcpat-in.xml
/usr/bin/time --output /tmp/tmp_sts1jvv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp_sts1jvv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd_m7iusn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd_m7iusn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=243 -P system.switch_cpus[:].numPhysFloatRegs=170 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpos0g3z7j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpos0g3z7j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpos0g3z7j/gem5/stats.txt --config /tmp/tmpos0g3z7j/gem5/config.json --output /tmp/tmpos0g3z7j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpos0g3z7j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpos0g3z7j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpszdf8nxv/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpszdf8nxv/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpszdf8nxv/gem5/stats.txt --config /tmp/tmpszdf8nxv/gem5/config.json --output /tmp/tmpszdf8nxv/mcpat-in.xml
/usr/bin/time --output /tmp/tmpszdf8nxv/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpszdf8nxv/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprpjckexk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprpjckexk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprpjckexk/gem5/stats.txt --config /tmp/tmprpjckexk/gem5/config.json --output /tmp/tmprpjckexk/mcpat-in.xml
/usr/bin/time --output /tmp/tmprpjckexk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprpjckexk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5ul59wc3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5ul59wc3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5ul59wc3/gem5/stats.txt --config /tmp/tmp5ul59wc3/gem5/config.json --output /tmp/tmp5ul59wc3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5ul59wc3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5ul59wc3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpuwe0ly_v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpuwe0ly_v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpuwe0ly_v/gem5/stats.txt --config /tmp/tmpuwe0ly_v/gem5/config.json --output /tmp/tmpuwe0ly_v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpuwe0ly_v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpuwe0ly_v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvr9nwzhd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvr9nwzhd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvr9nwzhd/gem5/stats.txt --config /tmp/tmpvr9nwzhd/gem5/config.json --output /tmp/tmpvr9nwzhd/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvr9nwzhd/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvr9nwzhd/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprvg5tix7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprvg5tix7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=246 -P system.switch_cpus[:].numPhysFloatRegs=103 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 5
defaultdict(<class 'list'>, {'rob_size': [512, 512, 512, 512, 512, 32, 512, 512, 512, 512], 'lq_size': [128, 256, 256, 256, 16, 4, 256, 256, 256, 64], 'sq_size': [4, 64, 16, 256, 16, 64, 4, 256, 256, 256], 'p_width': [5, 8, 5, 7, 5, 12, 12, 10, 10, 6], 'int_regs': [188, 189, 188, 184, 188, 87, 181, 180, 181, 153], 'float_regs': [83, 200, 83, 199, 142, 158, 228, 105, 256, 129], 'vec_regs': [54, 55, 54, 55, 55, 157, 54, 52, 50, 55]})
/usr/bin/time --output /tmp/tmpfse6qb7i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfse6qb7i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfse6qb7i/gem5/stats.txt --config /tmp/tmpfse6qb7i/gem5/config.json --output /tmp/tmpfse6qb7i/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfse6qb7i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfse6qb7i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpo0w3n7wt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpo0w3n7wt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpo0w3n7wt/gem5/stats.txt --config /tmp/tmpo0w3n7wt/gem5/config.json --output /tmp/tmpo0w3n7wt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpo0w3n7wt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpo0w3n7wt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv2m16tar/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv2m16tar/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv2m16tar/gem5/stats.txt --config /tmp/tmpv2m16tar/gem5/config.json --output /tmp/tmpv2m16tar/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv2m16tar/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv2m16tar/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpowop02g3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpowop02g3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpowop02g3/gem5/stats.txt --config /tmp/tmpowop02g3/gem5/config.json --output /tmp/tmpowop02g3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpowop02g3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpowop02g3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0hg2n6f2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0hg2n6f2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0hg2n6f2/gem5/stats.txt --config /tmp/tmp0hg2n6f2/gem5/config.json --output /tmp/tmp0hg2n6f2/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0hg2n6f2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0hg2n6f2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgo_c4jz7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgo_c4jz7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgo_c4jz7/gem5/stats.txt --config /tmp/tmpgo_c4jz7/gem5/config.json --output /tmp/tmpgo_c4jz7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgo_c4jz7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgo_c4jz7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcd2lpikl/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcd2lpikl/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=228 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpku2oyokq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpku2oyokq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpku2oyokq/gem5/stats.txt --config /tmp/tmpku2oyokq/gem5/config.json --output /tmp/tmpku2oyokq/mcpat-in.xml
/usr/bin/time --output /tmp/tmpku2oyokq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpku2oyokq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqk56urht/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqk56urht/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqk56urht/gem5/stats.txt --config /tmp/tmpqk56urht/gem5/config.json --output /tmp/tmpqk56urht/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqk56urht/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqk56urht/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoxfv4_9y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoxfv4_9y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpoxfv4_9y/gem5/stats.txt --config /tmp/tmpoxfv4_9y/gem5/config.json --output /tmp/tmpoxfv4_9y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpoxfv4_9y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpoxfv4_9y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgg6iba5s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgg6iba5s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgg6iba5s/gem5/stats.txt --config /tmp/tmpgg6iba5s/gem5/config.json --output /tmp/tmpgg6iba5s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgg6iba5s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgg6iba5s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptwe0602q/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptwe0602q/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptwe0602q/gem5/stats.txt --config /tmp/tmptwe0602q/gem5/config.json --output /tmp/tmptwe0602q/mcpat-in.xml
/usr/bin/time --output /tmp/tmptwe0602q/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptwe0602q/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0tnh8_ni/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0tnh8_ni/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp0tnh8_ni/gem5/stats.txt --config /tmp/tmp0tnh8_ni/gem5/config.json --output /tmp/tmp0tnh8_ni/mcpat-in.xml
/usr/bin/time --output /tmp/tmp0tnh8_ni/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp0tnh8_ni/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp72qzx3c6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp72qzx3c6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=184 -P system.switch_cpus[:].numPhysFloatRegs=199 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=7 -P system.switch_cpus[:].decodeWidth=7 -P system.switch_cpus[:].renameWidth=7 -P system.switch_cpus[:].dispatchWidth=7 -P system.switch_cpus[:].issueWidth=7 -P system.switch_cpus[:].wbWidth=7 -P system.switch_cpus[:].squashWidth=7 -P system.switch_cpus[:].commitWidth=7 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpvtbejfy5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvtbejfy5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvtbejfy5/gem5/stats.txt --config /tmp/tmpvtbejfy5/gem5/config.json --output /tmp/tmpvtbejfy5/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvtbejfy5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvtbejfy5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppo3so9i9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppo3so9i9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppo3so9i9/gem5/stats.txt --config /tmp/tmppo3so9i9/gem5/config.json --output /tmp/tmppo3so9i9/mcpat-in.xml
/usr/bin/time --output /tmp/tmppo3so9i9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppo3so9i9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4to7_3zm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4to7_3zm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4to7_3zm/gem5/stats.txt --config /tmp/tmp4to7_3zm/gem5/config.json --output /tmp/tmp4to7_3zm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4to7_3zm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4to7_3zm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4soux58v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4soux58v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4soux58v/gem5/stats.txt --config /tmp/tmp4soux58v/gem5/config.json --output /tmp/tmp4soux58v/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4soux58v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4soux58v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpd7s8r7z_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpd7s8r7z_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpd7s8r7z_/gem5/stats.txt --config /tmp/tmpd7s8r7z_/gem5/config.json --output /tmp/tmpd7s8r7z_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpd7s8r7z_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpd7s8r7z_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8_fcu4x9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8_fcu4x9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8_fcu4x9/gem5/stats.txt --config /tmp/tmp8_fcu4x9/gem5/config.json --output /tmp/tmp8_fcu4x9/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8_fcu4x9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8_fcu4x9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl0uebhs3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl0uebhs3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=142 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp3wgec2mt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3wgec2mt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3wgec2mt/gem5/stats.txt --config /tmp/tmp3wgec2mt/gem5/config.json --output /tmp/tmp3wgec2mt/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3wgec2mt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3wgec2mt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvu2m6zc3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvu2m6zc3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvu2m6zc3/gem5/stats.txt --config /tmp/tmpvu2m6zc3/gem5/config.json --output /tmp/tmpvu2m6zc3/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvu2m6zc3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvu2m6zc3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjed5hbt8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjed5hbt8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjed5hbt8/gem5/stats.txt --config /tmp/tmpjed5hbt8/gem5/config.json --output /tmp/tmpjed5hbt8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjed5hbt8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjed5hbt8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprwddymdj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprwddymdj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprwddymdj/gem5/stats.txt --config /tmp/tmprwddymdj/gem5/config.json --output /tmp/tmprwddymdj/mcpat-in.xml
/usr/bin/time --output /tmp/tmprwddymdj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprwddymdj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvt_mmj6v/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvt_mmj6v/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvt_mmj6v/gem5/stats.txt --config /tmp/tmpvt_mmj6v/gem5/config.json --output /tmp/tmpvt_mmj6v/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvt_mmj6v/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvt_mmj6v/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpv3lgkmf1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpv3lgkmf1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpv3lgkmf1/gem5/stats.txt --config /tmp/tmpv3lgkmf1/gem5/config.json --output /tmp/tmpv3lgkmf1/mcpat-in.xml
/usr/bin/time --output /tmp/tmpv3lgkmf1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpv3lgkmf1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp70ha1yle/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp70ha1yle/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=181 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=50 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp63gu982y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp63gu982y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp63gu982y/gem5/stats.txt --config /tmp/tmp63gu982y/gem5/config.json --output /tmp/tmp63gu982y/mcpat-in.xml
/usr/bin/time --output /tmp/tmp63gu982y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp63gu982y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptwu4vw_e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptwu4vw_e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptwu4vw_e/gem5/stats.txt --config /tmp/tmptwu4vw_e/gem5/config.json --output /tmp/tmptwu4vw_e/mcpat-in.xml
/usr/bin/time --output /tmp/tmptwu4vw_e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptwu4vw_e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmper3gp6lf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmper3gp6lf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmper3gp6lf/gem5/stats.txt --config /tmp/tmper3gp6lf/gem5/config.json --output /tmp/tmper3gp6lf/mcpat-in.xml
/usr/bin/time --output /tmp/tmper3gp6lf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmper3gp6lf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpy38x6w15/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpy38x6w15/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpy38x6w15/gem5/stats.txt --config /tmp/tmpy38x6w15/gem5/config.json --output /tmp/tmpy38x6w15/mcpat-in.xml
/usr/bin/time --output /tmp/tmpy38x6w15/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpy38x6w15/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppvjyc9w5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppvjyc9w5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppvjyc9w5/gem5/stats.txt --config /tmp/tmppvjyc9w5/gem5/config.json --output /tmp/tmppvjyc9w5/mcpat-in.xml
/usr/bin/time --output /tmp/tmppvjyc9w5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppvjyc9w5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptwetr282/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptwetr282/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptwetr282/gem5/stats.txt --config /tmp/tmptwetr282/gem5/config.json --output /tmp/tmptwetr282/mcpat-in.xml
/usr/bin/time --output /tmp/tmptwetr282/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptwetr282/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp0gcsdt6e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp0gcsdt6e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=189 -P system.switch_cpus[:].numPhysFloatRegs=200 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=8 -P system.switch_cpus[:].decodeWidth=8 -P system.switch_cpus[:].renameWidth=8 -P system.switch_cpus[:].dispatchWidth=8 -P system.switch_cpus[:].issueWidth=8 -P system.switch_cpus[:].wbWidth=8 -P system.switch_cpus[:].squashWidth=8 -P system.switch_cpus[:].commitWidth=8 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmps28b2blh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmps28b2blh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmps28b2blh/gem5/stats.txt --config /tmp/tmps28b2blh/gem5/config.json --output /tmp/tmps28b2blh/mcpat-in.xml
/usr/bin/time --output /tmp/tmps28b2blh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmps28b2blh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp5206a4l3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp5206a4l3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp5206a4l3/gem5/stats.txt --config /tmp/tmp5206a4l3/gem5/config.json --output /tmp/tmp5206a4l3/mcpat-in.xml
/usr/bin/time --output /tmp/tmp5206a4l3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp5206a4l3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpjld6mkgi/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjld6mkgi/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjld6mkgi/gem5/stats.txt --config /tmp/tmpjld6mkgi/gem5/config.json --output /tmp/tmpjld6mkgi/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjld6mkgi/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjld6mkgi/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp8sxe3g2w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp8sxe3g2w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp8sxe3g2w/gem5/stats.txt --config /tmp/tmp8sxe3g2w/gem5/config.json --output /tmp/tmp8sxe3g2w/mcpat-in.xml
/usr/bin/time --output /tmp/tmp8sxe3g2w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp8sxe3g2w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpys2r7al2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpys2r7al2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpys2r7al2/gem5/stats.txt --config /tmp/tmpys2r7al2/gem5/config.json --output /tmp/tmpys2r7al2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpys2r7al2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpys2r7al2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp2b_s16e/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp2b_s16e/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp2b_s16e/gem5/stats.txt --config /tmp/tmpp2b_s16e/gem5/config.json --output /tmp/tmpp2b_s16e/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp2b_s16e/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp2b_s16e/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpl36q_wpt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpl36q_wpt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=4 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpgurye8je/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgurye8je/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgurye8je/gem5/stats.txt --config /tmp/tmpgurye8je/gem5/config.json --output /tmp/tmpgurye8je/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgurye8je/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgurye8je/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx3bmx3vm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx3bmx3vm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx3bmx3vm/gem5/stats.txt --config /tmp/tmpx3bmx3vm/gem5/config.json --output /tmp/tmpx3bmx3vm/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx3bmx3vm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx3bmx3vm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpug6vtkkf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpug6vtkkf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpug6vtkkf/gem5/stats.txt --config /tmp/tmpug6vtkkf/gem5/config.json --output /tmp/tmpug6vtkkf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpug6vtkkf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpug6vtkkf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpwod042jh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpwod042jh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpwod042jh/gem5/stats.txt --config /tmp/tmpwod042jh/gem5/config.json --output /tmp/tmpwod042jh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpwod042jh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpwod042jh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpko6k6p2s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpko6k6p2s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpko6k6p2s/gem5/stats.txt --config /tmp/tmpko6k6p2s/gem5/config.json --output /tmp/tmpko6k6p2s/mcpat-in.xml
/usr/bin/time --output /tmp/tmpko6k6p2s/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpko6k6p2s/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphrhry8yc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphrhry8yc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphrhry8yc/gem5/stats.txt --config /tmp/tmphrhry8yc/gem5/config.json --output /tmp/tmphrhry8yc/mcpat-in.xml
/usr/bin/time --output /tmp/tmphrhry8yc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphrhry8yc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp93tjjxr3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp93tjjxr3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=188 -P system.switch_cpus[:].numPhysFloatRegs=83 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=5 -P system.switch_cpus[:].decodeWidth=5 -P system.switch_cpus[:].renameWidth=5 -P system.switch_cpus[:].dispatchWidth=5 -P system.switch_cpus[:].issueWidth=5 -P system.switch_cpus[:].wbWidth=5 -P system.switch_cpus[:].squashWidth=5 -P system.switch_cpus[:].commitWidth=5 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpjsvgzonu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpjsvgzonu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpjsvgzonu/gem5/stats.txt --config /tmp/tmpjsvgzonu/gem5/config.json --output /tmp/tmpjsvgzonu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpjsvgzonu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpjsvgzonu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpb34aey4r/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpb34aey4r/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpb34aey4r/gem5/stats.txt --config /tmp/tmpb34aey4r/gem5/config.json --output /tmp/tmpb34aey4r/mcpat-in.xml
/usr/bin/time --output /tmp/tmpb34aey4r/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpb34aey4r/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9jg65885/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9jg65885/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9jg65885/gem5/stats.txt --config /tmp/tmp9jg65885/gem5/config.json --output /tmp/tmp9jg65885/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9jg65885/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9jg65885/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp15cg9bn4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp15cg9bn4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp15cg9bn4/gem5/stats.txt --config /tmp/tmp15cg9bn4/gem5/config.json --output /tmp/tmp15cg9bn4/mcpat-in.xml
/usr/bin/time --output /tmp/tmp15cg9bn4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp15cg9bn4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnrdui4uz/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnrdui4uz/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnrdui4uz/gem5/stats.txt --config /tmp/tmpnrdui4uz/gem5/config.json --output /tmp/tmpnrdui4uz/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnrdui4uz/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnrdui4uz/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpzb6ai_u2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpzb6ai_u2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpzb6ai_u2/gem5/stats.txt --config /tmp/tmpzb6ai_u2/gem5/config.json --output /tmp/tmpzb6ai_u2/mcpat-in.xml
/usr/bin/time --output /tmp/tmpzb6ai_u2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpzb6ai_u2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptt9cin1p/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptt9cin1p/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=153 -P system.switch_cpus[:].numPhysFloatRegs=129 -P system.switch_cpus[:].numPhysVecRegs=55 -P system.switch_cpus[:].fetchWidth=6 -P system.switch_cpus[:].decodeWidth=6 -P system.switch_cpus[:].renameWidth=6 -P system.switch_cpus[:].dispatchWidth=6 -P system.switch_cpus[:].issueWidth=6 -P system.switch_cpus[:].wbWidth=6 -P system.switch_cpus[:].squashWidth=6 -P system.switch_cpus[:].commitWidth=6 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpn0urspjw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn0urspjw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpn0urspjw/gem5/stats.txt --config /tmp/tmpn0urspjw/gem5/config.json --output /tmp/tmpn0urspjw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpn0urspjw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpn0urspjw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpk0vk33zb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpk0vk33zb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpk0vk33zb/gem5/stats.txt --config /tmp/tmpk0vk33zb/gem5/config.json --output /tmp/tmpk0vk33zb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpk0vk33zb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpk0vk33zb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp4z2bjokj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp4z2bjokj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp4z2bjokj/gem5/stats.txt --config /tmp/tmp4z2bjokj/gem5/config.json --output /tmp/tmp4z2bjokj/mcpat-in.xml
/usr/bin/time --output /tmp/tmp4z2bjokj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp4z2bjokj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp564tpark/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp564tpark/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp564tpark/gem5/stats.txt --config /tmp/tmp564tpark/gem5/config.json --output /tmp/tmp564tpark/mcpat-in.xml
/usr/bin/time --output /tmp/tmp564tpark/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp564tpark/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpxilbr0bw/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpxilbr0bw/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpxilbr0bw/gem5/stats.txt --config /tmp/tmpxilbr0bw/gem5/config.json --output /tmp/tmpxilbr0bw/mcpat-in.xml
/usr/bin/time --output /tmp/tmpxilbr0bw/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpxilbr0bw/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3m7uh_xm/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3m7uh_xm/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3m7uh_xm/gem5/stats.txt --config /tmp/tmp3m7uh_xm/gem5/config.json --output /tmp/tmp3m7uh_xm/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3m7uh_xm/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3m7uh_xm/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyj3nnnar/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyj3nnnar/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=256 -P system.switch_cpus[:].SQEntries=256 -P system.switch_cpus[:].numPhysIntRegs=180 -P system.switch_cpus[:].numPhysFloatRegs=105 -P system.switch_cpus[:].numPhysVecRegs=52 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp2m3b9ro1/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2m3b9ro1/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2m3b9ro1/gem5/stats.txt --config /tmp/tmp2m3b9ro1/gem5/config.json --output /tmp/tmp2m3b9ro1/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2m3b9ro1/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2m3b9ro1/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpi52cocue/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpi52cocue/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpi52cocue/gem5/stats.txt --config /tmp/tmpi52cocue/gem5/config.json --output /tmp/tmpi52cocue/mcpat-in.xml
/usr/bin/time --output /tmp/tmpi52cocue/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpi52cocue/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsn0j9ox0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsn0j9ox0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsn0j9ox0/gem5/stats.txt --config /tmp/tmpsn0j9ox0/gem5/config.json --output /tmp/tmpsn0j9ox0/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsn0j9ox0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsn0j9ox0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaw4alvyk/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaw4alvyk/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaw4alvyk/gem5/stats.txt --config /tmp/tmpaw4alvyk/gem5/config.json --output /tmp/tmpaw4alvyk/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaw4alvyk/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaw4alvyk/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfy3a1zbc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfy3a1zbc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfy3a1zbc/gem5/stats.txt --config /tmp/tmpfy3a1zbc/gem5/config.json --output /tmp/tmpfy3a1zbc/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfy3a1zbc/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfy3a1zbc/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm178j1h9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm178j1h9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm178j1h9/gem5/stats.txt --config /tmp/tmpm178j1h9/gem5/config.json --output /tmp/tmpm178j1h9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm178j1h9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm178j1h9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcpal8ito/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcpal8ito/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=32 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=87 -P system.switch_cpus[:].numPhysFloatRegs=158 -P system.switch_cpus[:].numPhysVecRegs=157 -P system.switch_cpus[:].fetchWidth=12 -P system.switch_cpus[:].decodeWidth=12 -P system.switch_cpus[:].renameWidth=12 -P system.switch_cpus[:].dispatchWidth=12 -P system.switch_cpus[:].issueWidth=12 -P system.switch_cpus[:].wbWidth=12 -P system.switch_cpus[:].squashWidth=12 -P system.switch_cpus[:].commitWidth=12 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
curr: 6
defaultdict(<class 'list'>, {'rob_size': [512, 512, 128, 512, 512, 512, 16, 256, 512, 512], 'lq_size': [64, 64, 128, 64, 16, 4, 4, 4, 16, 128], 'sq_size': [64, 64, 64, 128, 128, 16, 128, 128, 128, 128], 'p_width': [9, 9, 4, 9, 9, 10, 4, 10, 10, 9], 'int_regs': [150, 149, 205, 149, 148, 150, 58, 147, 124, 123], 'float_regs': [203, 205, 153, 205, 69, 91, 251, 77, 256, 110], 'vec_regs': [54, 51, 211, 54, 53, 49, 242, 51, 53, 54]})
/usr/bin/time --output /tmp/tmp055s5bqn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp055s5bqn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp055s5bqn/gem5/stats.txt --config /tmp/tmp055s5bqn/gem5/config.json --output /tmp/tmp055s5bqn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp055s5bqn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp055s5bqn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3lpytbyp/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3lpytbyp/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3lpytbyp/gem5/stats.txt --config /tmp/tmp3lpytbyp/gem5/config.json --output /tmp/tmp3lpytbyp/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3lpytbyp/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3lpytbyp/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpyhae8adu/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpyhae8adu/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpyhae8adu/gem5/stats.txt --config /tmp/tmpyhae8adu/gem5/config.json --output /tmp/tmpyhae8adu/mcpat-in.xml
/usr/bin/time --output /tmp/tmpyhae8adu/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpyhae8adu/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpt591lflb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt591lflb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt591lflb/gem5/stats.txt --config /tmp/tmpt591lflb/gem5/config.json --output /tmp/tmpt591lflb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt591lflb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt591lflb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpm1lmtwp6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpm1lmtwp6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpm1lmtwp6/gem5/stats.txt --config /tmp/tmpm1lmtwp6/gem5/config.json --output /tmp/tmpm1lmtwp6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpm1lmtwp6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpm1lmtwp6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1pr9pq10/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1pr9pq10/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1pr9pq10/gem5/stats.txt --config /tmp/tmp1pr9pq10/gem5/config.json --output /tmp/tmp1pr9pq10/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1pr9pq10/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1pr9pq10/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpn5e66fc9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpn5e66fc9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmplb4sktl6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplb4sktl6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplb4sktl6/gem5/stats.txt --config /tmp/tmplb4sktl6/gem5/config.json --output /tmp/tmplb4sktl6/mcpat-in.xml
/usr/bin/time --output /tmp/tmplb4sktl6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplb4sktl6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp7gan1mrt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7gan1mrt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7gan1mrt/gem5/stats.txt --config /tmp/tmp7gan1mrt/gem5/config.json --output /tmp/tmp7gan1mrt/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7gan1mrt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7gan1mrt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsu8kcvas/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsu8kcvas/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsu8kcvas/gem5/stats.txt --config /tmp/tmpsu8kcvas/gem5/config.json --output /tmp/tmpsu8kcvas/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsu8kcvas/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsu8kcvas/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp62_qa1t0/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp62_qa1t0/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp62_qa1t0/gem5/stats.txt --config /tmp/tmp62_qa1t0/gem5/config.json --output /tmp/tmp62_qa1t0/mcpat-in.xml
/usr/bin/time --output /tmp/tmp62_qa1t0/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp62_qa1t0/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphat95oco/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphat95oco/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphat95oco/gem5/stats.txt --config /tmp/tmphat95oco/gem5/config.json --output /tmp/tmphat95oco/mcpat-in.xml
/usr/bin/time --output /tmp/tmphat95oco/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphat95oco/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphuw_0rkb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphuw_0rkb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmphuw_0rkb/gem5/stats.txt --config /tmp/tmphuw_0rkb/gem5/config.json --output /tmp/tmphuw_0rkb/mcpat-in.xml
/usr/bin/time --output /tmp/tmphuw_0rkb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmphuw_0rkb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3_yn2xka/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3_yn2xka/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=124 -P system.switch_cpus[:].numPhysFloatRegs=256 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpbv2ewf8j/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbv2ewf8j/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpbv2ewf8j/gem5/stats.txt --config /tmp/tmpbv2ewf8j/gem5/config.json --output /tmp/tmpbv2ewf8j/mcpat-in.xml
/usr/bin/time --output /tmp/tmpbv2ewf8j/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpbv2ewf8j/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpc89w4con/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpc89w4con/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpc89w4con/gem5/stats.txt --config /tmp/tmpc89w4con/gem5/config.json --output /tmp/tmpc89w4con/mcpat-in.xml
/usr/bin/time --output /tmp/tmpc89w4con/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpc89w4con/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpx9n06ic8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpx9n06ic8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpx9n06ic8/gem5/stats.txt --config /tmp/tmpx9n06ic8/gem5/config.json --output /tmp/tmpx9n06ic8/mcpat-in.xml
/usr/bin/time --output /tmp/tmpx9n06ic8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpx9n06ic8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmparufuum2/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmparufuum2/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmparufuum2/gem5/stats.txt --config /tmp/tmparufuum2/gem5/config.json --output /tmp/tmparufuum2/mcpat-in.xml
/usr/bin/time --output /tmp/tmparufuum2/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmparufuum2/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpda7w0nmh/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpda7w0nmh/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpda7w0nmh/gem5/stats.txt --config /tmp/tmpda7w0nmh/gem5/config.json --output /tmp/tmpda7w0nmh/mcpat-in.xml
/usr/bin/time --output /tmp/tmpda7w0nmh/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpda7w0nmh/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6uc565ib/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6uc565ib/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6uc565ib/gem5/stats.txt --config /tmp/tmp6uc565ib/gem5/config.json --output /tmp/tmp6uc565ib/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6uc565ib/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6uc565ib/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpoki_m_io/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpoki_m_io/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=203 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpphnvx4p4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpphnvx4p4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpphnvx4p4/gem5/stats.txt --config /tmp/tmpphnvx4p4/gem5/config.json --output /tmp/tmpphnvx4p4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpphnvx4p4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpphnvx4p4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpvvro868f/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpvvro868f/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpvvro868f/gem5/stats.txt --config /tmp/tmpvvro868f/gem5/config.json --output /tmp/tmpvvro868f/mcpat-in.xml
/usr/bin/time --output /tmp/tmpvvro868f/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpvvro868f/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpczwwksx4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpczwwksx4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpczwwksx4/gem5/stats.txt --config /tmp/tmpczwwksx4/gem5/config.json --output /tmp/tmpczwwksx4/mcpat-in.xml
/usr/bin/time --output /tmp/tmpczwwksx4/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpczwwksx4/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp6e7n_e7z/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp6e7n_e7z/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp6e7n_e7z/gem5/stats.txt --config /tmp/tmp6e7n_e7z/gem5/config.json --output /tmp/tmp6e7n_e7z/mcpat-in.xml
/usr/bin/time --output /tmp/tmp6e7n_e7z/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp6e7n_e7z/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3y0l1n4l/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3y0l1n4l/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3y0l1n4l/gem5/stats.txt --config /tmp/tmp3y0l1n4l/gem5/config.json --output /tmp/tmp3y0l1n4l/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3y0l1n4l/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3y0l1n4l/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplnm5_bci/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplnm5_bci/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplnm5_bci/gem5/stats.txt --config /tmp/tmplnm5_bci/gem5/config.json --output /tmp/tmplnm5_bci/mcpat-in.xml
/usr/bin/time --output /tmp/tmplnm5_bci/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplnm5_bci/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp19y6ilut/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp19y6ilut/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=256 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=147 -P system.switch_cpus[:].numPhysFloatRegs=77 -P system.switch_cpus[:].numPhysVecRegs=51 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpe_u7txa7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe_u7txa7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe_u7txa7/gem5/stats.txt --config /tmp/tmpe_u7txa7/gem5/config.json --output /tmp/tmpe_u7txa7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe_u7txa7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe_u7txa7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp08f5io7w/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp08f5io7w/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp08f5io7w/gem5/stats.txt --config /tmp/tmp08f5io7w/gem5/config.json --output /tmp/tmp08f5io7w/mcpat-in.xml
/usr/bin/time --output /tmp/tmp08f5io7w/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp08f5io7w/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpaklebt2d/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpaklebt2d/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpaklebt2d/gem5/stats.txt --config /tmp/tmpaklebt2d/gem5/config.json --output /tmp/tmpaklebt2d/mcpat-in.xml
/usr/bin/time --output /tmp/tmpaklebt2d/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpaklebt2d/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp1dyxg1tn/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp1dyxg1tn/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp1dyxg1tn/gem5/stats.txt --config /tmp/tmp1dyxg1tn/gem5/config.json --output /tmp/tmp1dyxg1tn/mcpat-in.xml
/usr/bin/time --output /tmp/tmp1dyxg1tn/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp1dyxg1tn/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp3kssroub/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp3kssroub/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp3kssroub/gem5/stats.txt --config /tmp/tmp3kssroub/gem5/config.json --output /tmp/tmp3kssroub/mcpat-in.xml
/usr/bin/time --output /tmp/tmp3kssroub/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp3kssroub/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnsa6ytfx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnsa6ytfx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpnsa6ytfx/gem5/stats.txt --config /tmp/tmpnsa6ytfx/gem5/config.json --output /tmp/tmpnsa6ytfx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpnsa6ytfx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpnsa6ytfx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqqs502xe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqqs502xe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=123 -P system.switch_cpus[:].numPhysFloatRegs=110 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp7c385g0i/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp7c385g0i/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp7c385g0i/gem5/stats.txt --config /tmp/tmp7c385g0i/gem5/config.json --output /tmp/tmp7c385g0i/mcpat-in.xml
/usr/bin/time --output /tmp/tmp7c385g0i/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp7c385g0i/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqxjx5lp_/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqxjx5lp_/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqxjx5lp_/gem5/stats.txt --config /tmp/tmpqxjx5lp_/gem5/config.json --output /tmp/tmpqxjx5lp_/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqxjx5lp_/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqxjx5lp_/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9ojhw7kj/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9ojhw7kj/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9ojhw7kj/gem5/stats.txt --config /tmp/tmp9ojhw7kj/gem5/config.json --output /tmp/tmp9ojhw7kj/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9ojhw7kj/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9ojhw7kj/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpgoy81qfy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgoy81qfy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgoy81qfy/gem5/stats.txt --config /tmp/tmpgoy81qfy/gem5/config.json --output /tmp/tmpgoy81qfy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgoy81qfy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgoy81qfy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp840g9cna/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp840g9cna/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp840g9cna/gem5/stats.txt --config /tmp/tmp840g9cna/gem5/config.json --output /tmp/tmp840g9cna/mcpat-in.xml
/usr/bin/time --output /tmp/tmp840g9cna/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp840g9cna/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfhl40m0h/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfhl40m0h/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfhl40m0h/gem5/stats.txt --config /tmp/tmpfhl40m0h/gem5/config.json --output /tmp/tmpfhl40m0h/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfhl40m0h/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfhl40m0h/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp2pmw0jn4/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2pmw0jn4/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=16 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=148 -P system.switch_cpus[:].numPhysFloatRegs=69 -P system.switch_cpus[:].numPhysVecRegs=53 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpgfosdqgg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpgfosdqgg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpgfosdqgg/gem5/stats.txt --config /tmp/tmpgfosdqgg/gem5/config.json --output /tmp/tmpgfosdqgg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpgfosdqgg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpgfosdqgg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmppdhpg773/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmppdhpg773/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmppdhpg773/gem5/stats.txt --config /tmp/tmppdhpg773/gem5/config.json --output /tmp/tmppdhpg773/mcpat-in.xml
/usr/bin/time --output /tmp/tmppdhpg773/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmppdhpg773/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpipmjhz34/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpipmjhz34/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpipmjhz34/gem5/stats.txt --config /tmp/tmpipmjhz34/gem5/config.json --output /tmp/tmpipmjhz34/mcpat-in.xml
/usr/bin/time --output /tmp/tmpipmjhz34/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpipmjhz34/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmplt05xis8/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmplt05xis8/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmplt05xis8/gem5/stats.txt --config /tmp/tmplt05xis8/gem5/config.json --output /tmp/tmplt05xis8/mcpat-in.xml
/usr/bin/time --output /tmp/tmplt05xis8/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmplt05xis8/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpq02_ednt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpq02_ednt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpq02_ednt/gem5/stats.txt --config /tmp/tmpq02_ednt/gem5/config.json --output /tmp/tmpq02_ednt/mcpat-in.xml
/usr/bin/time --output /tmp/tmpq02_ednt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpq02_ednt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmph0ahbsxq/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmph0ahbsxq/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmph0ahbsxq/gem5/stats.txt --config /tmp/tmph0ahbsxq/gem5/config.json --output /tmp/tmph0ahbsxq/mcpat-in.xml
/usr/bin/time --output /tmp/tmph0ahbsxq/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmph0ahbsxq/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpdbxynxsd/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpdbxynxsd/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=16 -P system.switch_cpus[:].numPhysIntRegs=150 -P system.switch_cpus[:].numPhysFloatRegs=91 -P system.switch_cpus[:].numPhysVecRegs=49 -P system.switch_cpus[:].fetchWidth=10 -P system.switch_cpus[:].decodeWidth=10 -P system.switch_cpus[:].renameWidth=10 -P system.switch_cpus[:].dispatchWidth=10 -P system.switch_cpus[:].issueWidth=10 -P system.switch_cpus[:].wbWidth=10 -P system.switch_cpus[:].squashWidth=10 -P system.switch_cpus[:].commitWidth=10 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpt6o4e8j7/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpt6o4e8j7/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpt6o4e8j7/gem5/stats.txt --config /tmp/tmpt6o4e8j7/gem5/config.json --output /tmp/tmpt6o4e8j7/mcpat-in.xml
/usr/bin/time --output /tmp/tmpt6o4e8j7/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpt6o4e8j7/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpqp27e6iy/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpqp27e6iy/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpqp27e6iy/gem5/stats.txt --config /tmp/tmpqp27e6iy/gem5/config.json --output /tmp/tmpqp27e6iy/mcpat-in.xml
/usr/bin/time --output /tmp/tmpqp27e6iy/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpqp27e6iy/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpppiu232y/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpppiu232y/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpppiu232y/gem5/stats.txt --config /tmp/tmpppiu232y/gem5/config.json --output /tmp/tmpppiu232y/mcpat-in.xml
/usr/bin/time --output /tmp/tmpppiu232y/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpppiu232y/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmptdcjgmua/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmptdcjgmua/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmptdcjgmua/gem5/stats.txt --config /tmp/tmptdcjgmua/gem5/config.json --output /tmp/tmptdcjgmua/mcpat-in.xml
/usr/bin/time --output /tmp/tmptdcjgmua/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmptdcjgmua/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsdtpi4sb/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsdtpi4sb/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsdtpi4sb/gem5/stats.txt --config /tmp/tmpsdtpi4sb/gem5/config.json --output /tmp/tmpsdtpi4sb/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsdtpi4sb/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsdtpi4sb/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmp9e5hi0nt/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp9e5hi0nt/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp9e5hi0nt/gem5/stats.txt --config /tmp/tmp9e5hi0nt/gem5/config.json --output /tmp/tmp9e5hi0nt/mcpat-in.xml
/usr/bin/time --output /tmp/tmp9e5hi0nt/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp9e5hi0nt/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpbbq47k7s/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpbbq47k7s/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=512 -P system.switch_cpus[:].LQEntries=64 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=149 -P system.switch_cpus[:].numPhysFloatRegs=205 -P system.switch_cpus[:].numPhysVecRegs=54 -P system.switch_cpus[:].fetchWidth=9 -P system.switch_cpus[:].decodeWidth=9 -P system.switch_cpus[:].renameWidth=9 -P system.switch_cpus[:].dispatchWidth=9 -P system.switch_cpus[:].issueWidth=9 -P system.switch_cpus[:].wbWidth=9 -P system.switch_cpus[:].squashWidth=9 -P system.switch_cpus[:].commitWidth=9 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmpur7edhr9/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpur7edhr9/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpur7edhr9/gem5/stats.txt --config /tmp/tmpur7edhr9/gem5/config.json --output /tmp/tmpur7edhr9/mcpat-in.xml
/usr/bin/time --output /tmp/tmpur7edhr9/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpur7edhr9/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpih71p_jx/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpih71p_jx/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpih71p_jx/gem5/stats.txt --config /tmp/tmpih71p_jx/gem5/config.json --output /tmp/tmpih71p_jx/mcpat-in.xml
/usr/bin/time --output /tmp/tmpih71p_jx/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpih71p_jx/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpp143tihe/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpp143tihe/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpp143tihe/gem5/stats.txt --config /tmp/tmpp143tihe/gem5/config.json --output /tmp/tmpp143tihe/mcpat-in.xml
/usr/bin/time --output /tmp/tmpp143tihe/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpp143tihe/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpg0mjwsn6/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpg0mjwsn6/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpg0mjwsn6/gem5/stats.txt --config /tmp/tmpg0mjwsn6/gem5/config.json --output /tmp/tmpg0mjwsn6/mcpat-in.xml
/usr/bin/time --output /tmp/tmpg0mjwsn6/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpg0mjwsn6/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpsj61_415/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpsj61_415/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpsj61_415/gem5/stats.txt --config /tmp/tmpsj61_415/gem5/config.json --output /tmp/tmpsj61_415/mcpat-in.xml
/usr/bin/time --output /tmp/tmpsj61_415/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpsj61_415/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpcntcp_4k/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpcntcp_4k/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpcntcp_4k/gem5/stats.txt --config /tmp/tmpcntcp_4k/gem5/config.json --output /tmp/tmpcntcp_4k/mcpat-in.xml
/usr/bin/time --output /tmp/tmpcntcp_4k/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpcntcp_4k/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpnygg6pbs/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpnygg6pbs/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=128 -P system.switch_cpus[:].LQEntries=128 -P system.switch_cpus[:].SQEntries=64 -P system.switch_cpus[:].numPhysIntRegs=205 -P system.switch_cpus[:].numPhysFloatRegs=153 -P system.switch_cpus[:].numPhysVecRegs=211 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
/usr/bin/time --output /tmp/tmp2kn4ivc5/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmp2kn4ivc5/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 1 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmp2kn4ivc5/gem5/stats.txt --config /tmp/tmp2kn4ivc5/gem5/config.json --output /tmp/tmp2kn4ivc5/mcpat-in.xml
/usr/bin/time --output /tmp/tmp2kn4ivc5/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmp2kn4ivc5/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpikha8vzg/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpikha8vzg/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 2 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpikha8vzg/gem5/stats.txt --config /tmp/tmpikha8vzg/gem5/config.json --output /tmp/tmpikha8vzg/mcpat-in.xml
/usr/bin/time --output /tmp/tmpikha8vzg/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpikha8vzg/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpudkqnrit/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpudkqnrit/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 4 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpudkqnrit/gem5/stats.txt --config /tmp/tmpudkqnrit/gem5/config.json --output /tmp/tmpudkqnrit/mcpat-in.xml
/usr/bin/time --output /tmp/tmpudkqnrit/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpudkqnrit/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpfhnnu_ut/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpfhnnu_ut/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 5 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpfhnnu_ut/gem5/stats.txt --config /tmp/tmpfhnnu_ut/gem5/config.json --output /tmp/tmpfhnnu_ut/mcpat-in.xml
/usr/bin/time --output /tmp/tmpfhnnu_ut/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpfhnnu_ut/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmpe8t98yjf/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmpe8t98yjf/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 6 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmpe8t98yjf/gem5/stats.txt --config /tmp/tmpe8t98yjf/gem5/config.json --output /tmp/tmpe8t98yjf/mcpat-in.xml
/usr/bin/time --output /tmp/tmpe8t98yjf/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmpe8t98yjf/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmprdl3yrt3/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmprdl3yrt3/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 7 --checkpoint-dir in/16000000
/home/danielg/fyp/experiments/6_hypermapper_zip/gem5tomcpat.py --template template_switchcpu_x86.xml --stats /tmp/tmprdl3yrt3/gem5/stats.txt --config /tmp/tmprdl3yrt3/gem5/config.json --output /tmp/tmprdl3yrt3/mcpat-in.xml
/usr/bin/time --output /tmp/tmprdl3yrt3/mcpat.timing /home/danielg/mcpat/mcpat -infile /tmp/tmprdl3yrt3/mcpat-in.xml -print_level 1 -opt_for_clk 1
/usr/bin/time --output /tmp/tmphjdq82rc/gem5.timing /home/danielg/gem5/build/X86/gem5.opt --outdir /tmp/tmphjdq82rc/gem5/ /home/danielg/gem5/configs/deprecated/example/se.py -c ./bin/zip --options=-v0 -c1 -w1 -i1 --cpu-type=O3CPU --mem-size=8GiB --caches --l2cache --l1d_size=64KiB --l1i_size=64KiB -P system.switch_cpus[:].numROBEntries=16 -P system.switch_cpus[:].LQEntries=4 -P system.switch_cpus[:].SQEntries=128 -P system.switch_cpus[:].numPhysIntRegs=58 -P system.switch_cpus[:].numPhysFloatRegs=251 -P system.switch_cpus[:].numPhysVecRegs=242 -P system.switch_cpus[:].fetchWidth=4 -P system.switch_cpus[:].decodeWidth=4 -P system.switch_cpus[:].renameWidth=4 -P system.switch_cpus[:].dispatchWidth=4 -P system.switch_cpus[:].issueWidth=4 -P system.switch_cpus[:].wbWidth=4 -P system.switch_cpus[:].squashWidth=4 -P system.switch_cpus[:].commitWidth=4 --restore-simpoint-checkpoint -r 9 --checkpoint-dir in/16000000
