$date
	Sun Jun 01 10:59:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_path_tb $end
$var wire 1 ! endFile $end
$var reg 1 " clockDP_ $end
$var reg 201 # nomeArquivoInstDP_ [200:0] $end
$var reg 1 $ resetDP_ $end
$var reg 32 % valorReg [31:0] $end
$var integer 32 & i [31:0] $end
$scope module dpR5 $end
$var wire 1 " clockDP $end
$var wire 201 ' nomeArquivoDP [200:0] $end
$var wire 1 $ resetDP $end
$var wire 32 ( writeRegDataDP [31:0] $end
$var wire 1 ) regWriteDP $end
$var wire 32 * readMemDP [31:0] $end
$var wire 32 + readData2DP [31:0] $end
$var wire 32 , readData1DP [31:0] $end
$var wire 32 - pcOutDP [31:0] $end
$var wire 32 . pcInDP [31:0] $end
$var wire 32 / muxAluOutDP [31:0] $end
$var wire 1 0 memWriteDP $end
$var wire 1 1 memToRegDP $end
$var wire 1 2 memReadDP $end
$var wire 32 3 instructionDP [31:0] $end
$var wire 32 4 immGenOutDP [31:0] $end
$var wire 4 5 f3f7AluCtrlDP [3:0] $end
$var wire 1 ! endFile $end
$var wire 1 6 branchTaken $end
$var wire 1 7 branchDP $end
$var wire 1 8 aluZeroDP $end
$var wire 1 9 aluSrcDP $end
$var wire 32 : aluOutDP [31:0] $end
$var wire 2 ; aluOpDP [1:0] $end
$var wire 4 < aluCtrlDP [3:0] $end
$var wire 32 = addBranchDP [31:0] $end
$var wire 32 > add4OutDP [31:0] $end
$scope module add4 $end
$var wire 32 ? a [31:0] $end
$var wire 32 @ out [31:0] $end
$var wire 32 A b [31:0] $end
$upscope $end
$scope module addBranch $end
$var wire 32 B out [31:0] $end
$var wire 32 C b [31:0] $end
$var wire 32 D a [31:0] $end
$upscope $end
$scope module alu $end
$var wire 1 8 zeroAlu $end
$var wire 32 E aluInput2 [31:0] $end
$var wire 32 F aluInput1 [31:0] $end
$var wire 4 G aluControlAlu [3:0] $end
$var reg 32 H aluResultAlu [31:0] $end
$upscope $end
$scope module aluControl $end
$var wire 4 I f3f7ACtrl [3:0] $end
$var wire 1 J funct7ACtrl $end
$var wire 3 K funct3ACtrl [2:0] $end
$var wire 2 L aluOpACtrl [1:0] $end
$var reg 4 M aluCtrlACtrl [3:0] $end
$upscope $end
$scope module ctrlDP $end
$var wire 7 N instructionCtrl [6:0] $end
$var wire 1 ) RegWriteCtrl $end
$var wire 1 0 MemWriteCtrl $end
$var wire 1 1 MemToRegCtrl $end
$var wire 1 2 MemReadCtrl $end
$var wire 1 7 BranchCtrl $end
$var wire 1 9 ALUSrcCtrl $end
$var wire 2 O ALUOpCtrl [1:0] $end
$var reg 8 P outputCtrl [7:0] $end
$upscope $end
$scope module dataMem $end
$var wire 32 Q addressDM [31:0] $end
$var wire 1 " clock $end
$var wire 1 2 memReadDM $end
$var wire 1 0 memWriteDM $end
$var wire 32 R writeDataDM [31:0] $end
$var reg 32 S readDataDM [31:0] $end
$upscope $end
$scope module immGen $end
$var wire 32 T instructionImmGen [31:0] $end
$var reg 32 U immediateImmGen [31:0] $end
$upscope $end
$scope module insMem $end
$var wire 201 V nomeArquivo [200:0] $end
$var wire 32 W readAddress [31:0] $end
$var reg 1 ! fimDoArquivo $end
$var reg 32 X instruction [31:0] $end
$var reg 32 Y linha [31:0] $end
$var integer 32 Z arquivo [31:0] $end
$var integer 32 [ error [31:0] $end
$upscope $end
$scope module muxAdds $end
$var wire 1 6 ctrl $end
$var wire 32 \ input1 [31:0] $end
$var wire 32 ] input2 [31:0] $end
$var wire 32 ^ out [31:0] $end
$upscope $end
$scope module muxAlu $end
$var wire 1 9 ctrl $end
$var wire 32 _ input2 [31:0] $end
$var wire 32 ` out [31:0] $end
$var wire 32 a input1 [31:0] $end
$upscope $end
$scope module muxDataMem $end
$var wire 1 1 ctrl $end
$var wire 32 b input1 [31:0] $end
$var wire 32 c input2 [31:0] $end
$var wire 32 d out [31:0] $end
$upscope $end
$scope module pcDP $end
$var wire 1 " clock $end
$var wire 32 e pcIn [31:0] $end
$var wire 1 $ reset $end
$var reg 32 f pcOut [31:0] $end
$upscope $end
$scope module regMem $end
$var wire 1 " clock $end
$var wire 5 g readReg1 [4:0] $end
$var wire 5 h readReg2 [4:0] $end
$var wire 1 ) regWrite $end
$var wire 32 i writeData [31:0] $end
$var wire 5 j writeRegId [4:0] $end
$var reg 32 k readData1 [31:0] $end
$var reg 32 l readData2 [31:0] $end
$var integer 32 m i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
b10000000000000000000000000000011 Z
bx Y
bx X
bx W
b110100101101110011100000111010101110100010001000101000000101110011101000111100001110100 V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
xJ
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
b100 ?
bx >
bx =
bx <
bx ;
bx :
x9
x8
x7
x6
bx 5
bx 4
bx 3
x2
x1
x0
bx /
bx .
bx -
bx ,
bx +
bx *
x)
bx (
b110100101101110011100000111010101110100010001000101000000101110011101000111100001110100 '
bx &
bx %
0$
b110100101101110011100000111010101110100010001000101000000101110011101000111100001110100 #
0"
x!
$end
#1000
08
b1010 (
b1010 d
b1010 i
b10 <
b10 G
b10 M
b1010 :
b1010 H
b1010 Q
b1010 b
06
19
01
1)
02
00
07
b0 ;
b0 L
b0 O
b1010 /
b1010 E
b1010 `
b100 .
b100 ^
b100 e
b0 ,
b0 F
b0 k
b0 +
b0 R
b0 a
b0 l
b10100000 P
b1010 =
b1010 B
b1010 ]
b1010 4
b1010 C
b1010 U
b1010 _
b0 K
0J
b1 j
b1010 h
b0 g
b10011 N
b0 5
b0 I
b101000000000000010010011 3
b101000000000000010010011 T
b101000000000000010010011 X
b101000000000000010010011 Y
b1 [
b100 >
b100 @
b100 \
b0 -
b0 A
b0 D
b0 W
b0 f
1"
#2000
0"
#3000
1"
#4000
0"
#5000
b1011 (
b1011 d
b1011 i
b1011 :
b1011 H
b1011 Q
b1011 b
b1011 /
b1011 E
b1011 `
b1011 4
b1011 C
b1011 U
b1011 _
b10 j
b1011 h
b1000 .
b1000 ^
b1000 e
b101100000000000100010011 3
b101100000000000100010011 T
b101100000000000100010011 X
b101100000000000100010011 Y
b1 [
b1111 =
b1111 B
b1111 ]
b1000 >
b1000 @
b1000 \
b100 -
b100 A
b100 D
b100 W
b100 f
1"
1$
#6000
0"
#7000
b11111111111111111111111111111111 (
b11111111111111111111111111111111 d
b11111111111111111111111111111111 i
b110 <
b110 G
b110 M
b11111111111111111111111111111111 :
b11111111111111111111111111111111 H
b11111111111111111111111111111111 Q
b11111111111111111111111111111111 b
16
09
0)
17
b1 ;
b1 L
b1 O
b1011 /
b1011 E
b1011 `
b1010 ,
b1010 F
b1010 k
b1011 +
b1011 R
b1011 a
b1011 l
b101 P
b1000 4
b1000 C
b1000 U
b1000 _
b1 K
b1000 j
b10 h
b1 g
b1100011 N
b1 5
b1 I
b10000 .
b10000 ^
b10000 e
b1000001001010001100011 3
b1000001001010001100011 T
b1000001001010001100011 X
b1000001001010001100011 Y
b1 [
b10000 =
b10000 B
b10000 ]
b1100 >
b1100 @
b1100 \
b1000 -
b1000 A
b1000 D
b1000 W
b1000 f
1"
#8000
0"
#9000
b10100 (
b10100 d
b10100 i
b10 <
b10 G
b10 M
b10100 :
b10100 H
b10100 Q
b10100 b
b10100 /
b10100 E
b10100 `
19
1)
07
b0 ;
b0 L
b0 O
b0 ,
b0 F
b0 k
b0 +
b0 R
b0 a
b0 l
b10100000 P
b10100 4
b10100 C
b10100 U
b10100 _
06
b0 K
b100 j
b10100 h
b0 g
b10011 N
b0 5
b0 I
b10100 .
b10100 ^
b10100 e
b1010000000000001000010011 3
b1010000000000001000010011 T
b1010000000000001000010011 X
b1010000000000001000010011 Y
b1 [
b100100 =
b100100 B
b100100 ]
b10100 >
b10100 @
b10100 \
b10000 -
b10000 A
b10000 D
b10000 W
b10000 f
1"
#10000
0"
#11000
18
b0 (
b0 d
b0 i
b0 :
b0 H
b0 Q
b0 b
0)
10
b0 /
b0 E
b0 `
b1010 +
b1010 R
b1010 a
b1010 l
b10001000 P
b0 4
b0 C
b0 U
b0 _
b10 K
b0 j
b1 h
b1010 g
b100011 N
b10 5
b10 I
b11000 .
b11000 ^
b11000 e
b101010010000000100011 3
b101010010000000100011 T
b101010010000000100011 X
b101010010000000100011 Y
b1 [
b10100 =
b10100 B
b10100 ]
b11000 >
b11000 @
b11000 \
b10100 -
b10100 A
b10100 D
b10100 W
b10100 f
1"
#12000
0"
#13000
b1011 +
b1011 R
b1011 a
b1011 l
b10 h
b1011 g
b11100 .
b11100 ^
b11100 e
b1001011010000000100011 3
b1001011010000000100011 T
b1001011010000000100011 X
b1001011010000000100011 Y
b1 [
b11000 =
b11000 B
b11000 ]
b11100 >
b11100 @
b11100 \
b11000 -
b11000 A
b11000 D
b11000 W
b11000 f
1"
#14000
0"
#15000
b1011 (
b1011 d
b1011 i
b1011 *
b1011 S
b1011 c
11
1)
12
00
b0 +
b0 R
b0 a
b0 l
b11110000 P
b10 j
b0 h
b1010 g
b11 N
b100000 .
b100000 ^
b100000 e
b1010010000100000011 3
b1010010000100000011 T
b1010010000100000011 X
b1010010000100000011 Y
b1 [
b11100 =
b11100 B
b11100 ]
b100000 >
b100000 @
b100000 \
b11100 -
b11100 A
b11100 D
b11100 W
b11100 f
1"
#16000
0"
#17000
b1 j
b1011 g
b100100 .
b100100 ^
b100100 e
b1011010000010000011 3
b1011010000010000011 T
b1011010000010000011 X
b1011010000010000011 Y
b1 [
b100000 =
b100000 B
b100000 ]
b100100 >
b100100 @
b100100 \
b100000 -
b100000 A
b100000 D
b100000 W
b100000 f
1"
#18000
0"
#19000
08
b11 <
b11 G
b11 M
b11111 :
b11111 H
b11111 Q
b11111 b
b11111 (
b11111 d
b11111 i
09
01
02
b10 ;
b10 L
b10 O
b10100 /
b10100 E
b10100 `
b1011 ,
b1011 F
b1011 k
b10100 +
b10100 R
b10100 a
b10100 l
b100010 P
bx 4
bx C
bx U
bx _
b100 K
b101 j
b100 h
b1 g
b110011 N
b100 5
b100 I
b101000 .
b101000 ^
b101000 e
b10000001100001010110011 3
b10000001100001010110011 T
b10000001100001010110011 X
b10000001100001010110011 Y
b1 [
bx =
bx B
bx ]
b101000 >
b101000 @
b101000 \
b100100 -
b100100 A
b100100 D
b100100 W
b100100 f
1"
#20000
0"
#21000
b1011 (
b1011 d
b1011 i
b1011 :
b1011 H
b1011 Q
b1011 b
b0 /
b0 E
b0 `
b101 <
b101 G
b101 M
b0 +
b0 R
b0 a
b0 l
b1 K
b110 j
b111 h
b1 5
b1 I
b101100 .
b101100 ^
b101100 e
b11100001001001100110011 3
b11100001001001100110011 T
b11100001001001100110011 X
b11100001001001100110011 Y
b1 [
b101100 >
b101100 @
b101100 \
b101000 -
b101000 A
b101000 D
b101000 W
b101000 f
1"
#22000
0"
#23000
x6
x8
bx (
bx d
bx i
bx :
bx H
bx Q
bx b
bx /
bx E
bx `
x9
x1
x)
x2
x0
x7
bx ;
bx L
bx O
b10 <
b10 G
b10 M
b0 ,
b0 F
b0 k
bx P
b0 K
b0 j
b0 h
b0 g
b0 N
b0 5
b0 I
bx .
bx ^
bx e
b0 3
b0 T
b0 X
b11111111111111111111111111111111 [
b110000 >
b110000 @
b110000 \
b101100 -
b101100 A
b101100 D
b101100 W
b101100 f
1"
#24000
0"
#25000
1!
bx >
bx @
bx \
bx -
bx A
bx D
bx W
bx f
1"
#26000
0"
b0 %
b100000 &
