package Memory

import chisel3._
import chisel3.util._
import utils._

class MemPortIO(data_width: Int) extends Bundle{
    //////
    val data = 0.U
}