#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb308430310 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fb30870c740_0 .var "Clk", 0 0;
v0x7fb30870c8d0_0 .var "Reset", 0 0;
v0x7fb30870c970_0 .var "Start", 0 0;
v0x7fb30870ca00_0 .var/i "counter", 31 0;
v0x7fb30870ca90_0 .var/i "flush", 31 0;
v0x7fb30870cb60_0 .var/i "i", 31 0;
v0x7fb30870cc10_0 .var/i "outfile", 31 0;
v0x7fb30870ccc0_0 .var/i "stall", 31 0;
S_0x7fb30842e850 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fb308430310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7fb30870bdc0_0 .net *"_s10", 5 0, L_0x7fb30845b460;  1 drivers
v0x7fb30870be80_0 .net *"_s11", 3 0, L_0x7fb30845b560;  1 drivers
v0x7fb30870bf20_0 .net *"_s14", 6 0, L_0x7fb30845b7a0;  1 drivers
v0x7fb30870bfb0_0 .net *"_s15", 6 0, L_0x7fb30845b840;  1 drivers
v0x7fb30870c060_0 .net *"_s17", 2 0, L_0x7fb30845b920;  1 drivers
v0x7fb30870c150_0 .net *"_s18", 2 0, L_0x7fb30845ba40;  1 drivers
L_0x1097580e0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb30870c200_0 .net/2u *"_s6", 19 0, L_0x1097580e0;  1 drivers
v0x7fb30870c2b0_0 .net *"_s8", 0 0, L_0x7fb30845b1d0;  1 drivers
v0x7fb30870c360_0 .net *"_s9", 0 0, L_0x7fb30845b2c0;  1 drivers
v0x7fb30870c470_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  1 drivers
v0x7fb30870c500_0 .net "instr_addr", 31 0, v0x7fb30870ad40_0;  1 drivers
v0x7fb30870c620_0 .net "rst_i", 0 0, v0x7fb30870c8d0_0;  1 drivers
v0x7fb30870c6b0_0 .net "start_i", 0 0, v0x7fb30870c970_0;  1 drivers
LS_0x7fb30845b600_0_0 .concat [ 4 6 1 1], L_0x7fb30845b560, L_0x7fb30845b460, L_0x7fb30845b2c0, L_0x7fb30845b1d0;
LS_0x7fb30845b600_0_4 .concat [ 20 0 0 0], L_0x1097580e0;
L_0x7fb30845b600 .concat [ 12 20 0 0], LS_0x7fb30845b600_0_0, LS_0x7fb30845b600_0_4;
L_0x7fb30845b840 .concat [ 7 0 0 0], L_0x7fb30845b7a0;
L_0x7fb30845ba40 .concat [ 3 0 0 0], L_0x7fb30845b920;
L_0x7fb30845bae0 .concat [ 3 7 0 0], L_0x7fb30845ba40, L_0x7fb30845b840;
S_0x7fb308434480 .scope module, "ALU" "ALU" 3 166, 4 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_Control_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fb3084345e0_0 .net "ALU_Control_i", 3 0, v0x7fb308702310_0;  1 drivers
o0x109726038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb308701e00_0 .net "Zero_o", 0 0, o0x109726038;  0 drivers
v0x7fb308701e90_0 .net "data1_i", 31 0, v0x7fb308709ba0_0;  1 drivers
v0x7fb308701f20_0 .net "data2_i", 31 0, v0x7fb30870a240_0;  1 drivers
v0x7fb308701fb0_0 .var "data_o", 31 0;
E_0x7fb308439a30 .event edge, v0x7fb3084345e0_0, v0x7fb308701f20_0, v0x7fb308701e90_0;
S_0x7fb3087020b0 .scope module, "ALU_Control" "ALU_Control" 3 160, 5 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 10 "func"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x7fb308702310_0 .var "ALUCtrl_o", 3 0;
v0x7fb3087023e0_0 .net "EX_signal_i", 1 0, v0x7fb308706140_0;  1 drivers
v0x7fb308702490_0 .net "func", 9 0, L_0x7fb30845bae0;  1 drivers
E_0x7fb3087022c0 .event edge, v0x7fb308702490_0, v0x7fb3087023e0_0;
S_0x7fb3087025a0 .scope module, "Add_PC" "Adder" 3 15, 6 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /INPUT 1 "stall_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb308702820_0 .net "data1_in", 31 0, v0x7fb30870ad40_0;  alias, 1 drivers
v0x7fb3087028e0_0 .net "data2_in", 31 0, v0x7fb308704970_0;  1 drivers
v0x7fb308702990_0 .var "data_o", 31 0;
v0x7fb308702a50_0 .net "stall_i", 0 0, v0x7fb308705b70_0;  1 drivers
E_0x7fb3087027d0 .event edge, v0x7fb308702a50_0, v0x7fb3087028e0_0, v0x7fb308702820_0;
S_0x7fb308702b50 .scope module, "Control" "Control" 3 68, 7 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /OUTPUT 2 "EX_signal_o"
    .port_info 2 /OUTPUT 3 "MEM_signal_o"
    .port_info 3 /OUTPUT 2 "WB_signal_o"
v0x7fb308702db0_0 .var "EX_signal_o", 1 0;
v0x7fb308702e70_0 .var "MEM_signal_o", 2 0;
v0x7fb308702f20_0 .var "WB_signal_o", 1 0;
v0x7fb308702fe0_0 .net "inst_i", 31 0, v0x7fb3087071d0_0;  1 drivers
E_0x7fb308702d60 .event edge, v0x7fb308702fe0_0;
S_0x7fb3087030f0 .scope module, "Data_Memory" "Data_Memory" 3 201, 8 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fb308703400_0 .net "MEM_signal_i", 2 0, v0x7fb308703de0_0;  1 drivers
v0x7fb3087034c0_0 .net "addr_i", 31 0, v0x7fb308703ca0_0;  1 drivers
v0x7fb308703560_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb308703610_0 .net "data_i", 31 0, v0x7fb308703f70_0;  1 drivers
v0x7fb3087036b0_0 .var "data_o", 31 0;
v0x7fb3087037a0 .array "memory", 0 31, 7 0;
E_0x7fb308703390 .event negedge, v0x7fb308703560_0;
E_0x7fb3087033c0 .event posedge, v0x7fb308703560_0;
S_0x7fb3087038c0 .scope module, "EX_MEM_Reg" "EX_MEM_Reg" 3 185, 9 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 3 "MEM_signal_i"
    .port_info 3 /INPUT 2 "WB_signal_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "RTdata_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 3 "MEM_signal_o"
    .port_info 8 /OUTPUT 2 "WB_signal_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "RTdata_o"
    .port_info 11 /NODIR 0 ""
v0x7fb308703bf0_0 .net "ALUResult_i", 31 0, v0x7fb308701fb0_0;  1 drivers
v0x7fb308703ca0_0 .var "ALUResult_o", 31 0;
v0x7fb308703d30_0 .net "MEM_signal_i", 2 0, v0x7fb308706410_0;  1 drivers
v0x7fb308703de0_0 .var "MEM_signal_o", 2 0;
v0x7fb308703e90_0 .net "RTdata_i", 31 0, v0x7fb3087094b0_0;  1 drivers
v0x7fb308703f70_0 .var "RTdata_o", 31 0;
v0x7fb308704010_0 .net "WB_signal_i", 1 0, v0x7fb308706920_0;  1 drivers
v0x7fb3087040b0_0 .var "WB_signal_o", 1 0;
v0x7fb308704160_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb308704290_0 .net "inst_i", 31 0, v0x7fb308706b30_0;  1 drivers
v0x7fb308704320_0 .var "inst_o", 31 0;
L_0x7fb30845bdb0 .part v0x7fb308704320_0, 7, 5;
S_0x7fb3087044b0 .scope module, "Flush_Unit" "Flush_Unit" 3 113, 10 5 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 32 "Imm_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /OUTPUT 1 "If_flush_o"
    .port_info 5 /OUTPUT 32 "Imm_o"
v0x7fb308704780_0 .net "EX_signal_i", 1 0, v0x7fb308702db0_0;  1 drivers
v0x7fb308704850_0 .var "If_flush_o", 0 0;
v0x7fb3087048e0_0 .net "Imm_i", 31 0, L_0x7fb30845b600;  1 drivers
v0x7fb308704970_0 .var "Imm_o", 31 0;
v0x7fb308704a00_0 .net "RSdata_i", 31 0, L_0x7fb30845a890;  1 drivers
v0x7fb308704ae0_0 .net "RTdata_i", 31 0, L_0x7fb30845ab80;  1 drivers
E_0x7fb308704720 .event edge, v0x7fb308704ae0_0, v0x7fb308704a00_0, v0x7fb308702db0_0;
S_0x7fb308704c20 .scope module, "FowardUnit" "FowardUnit" 3 174, 11 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RS_i"
    .port_info 1 /INPUT 5 "ID_EX_RT_i"
    .port_info 2 /INPUT 5 "EX_MEM_RD_i"
    .port_info 3 /INPUT 2 "EX_MEM_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_WB_RD_i"
    .port_info 5 /INPUT 2 "MEM_WB_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
v0x7fb308704f60_0 .net "EX_MEM_RD_i", 4 0, L_0x7fb30845bdb0;  1 drivers
v0x7fb308705010_0 .net "EX_MEM_RegWrite_i", 1 0, v0x7fb3087040b0_0;  1 drivers
v0x7fb3087050d0_0 .net "ID_EX_RS_i", 4 0, L_0x7fb30845bc40;  1 drivers
v0x7fb308705180_0 .net "ID_EX_RT_i", 4 0, L_0x7fb30845bce0;  1 drivers
v0x7fb308705230_0 .net "MEM_WB_RD_i", 4 0, L_0x7fb30845be90;  1 drivers
v0x7fb308705320_0 .net "MEM_WB_RegWrite_i", 1 0, v0x7fb3087082f0_0;  1 drivers
v0x7fb3087053d0_0 .var "forwardA_o", 1 0;
v0x7fb308705480_0 .var "forwardB_o", 1 0;
E_0x7fb308704660/0 .event edge, v0x7fb308705180_0, v0x7fb308705230_0, v0x7fb308705320_0, v0x7fb308704f60_0;
E_0x7fb308704660/1 .event edge, v0x7fb3087040b0_0;
E_0x7fb308704660 .event/or E_0x7fb308704660/0, E_0x7fb308704660/1;
E_0x7fb308704f00/0 .event edge, v0x7fb3087050d0_0, v0x7fb308705230_0, v0x7fb308705320_0, v0x7fb308704f60_0;
E_0x7fb308704f00/1 .event edge, v0x7fb3087040b0_0;
E_0x7fb308704f00 .event/or E_0x7fb308704f00/0, E_0x7fb308704f00/1;
S_0x7fb3087055f0 .scope module, "HazzardDetectUnit" "HazzardDetectUnit" 3 94, 12 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "MEM_signal_i"
    .port_info 1 /INPUT 5 "RS_addr_i"
    .port_info 2 /INPUT 5 "RT_addr_i"
    .port_info 3 /INPUT 5 "RD_addr_i"
    .port_info 4 /OUTPUT 1 "stall_o"
v0x7fb3087058d0_0 .net "MEM_signal_i", 2 0, v0x7fb308706410_0;  alias, 1 drivers
v0x7fb3087059a0_0 .net "RD_addr_i", 4 0, L_0x7fb30845b090;  1 drivers
v0x7fb308705a30_0 .net "RS_addr_i", 4 0, L_0x7fb30845af10;  1 drivers
v0x7fb308705ac0_0 .net "RT_addr_i", 4 0, L_0x7fb30845afd0;  1 drivers
v0x7fb308705b70_0 .var "stall_o", 0 0;
E_0x7fb3087058a0 .event edge, v0x7fb3087059a0_0, v0x7fb308705ac0_0, v0x7fb308705a30_0, v0x7fb308703d30_0;
S_0x7fb308705cb0 .scope module, "ID_EX_Reg" "ID_EX_Reg" 3 75, 13 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /INPUT 2 "EX_signal_i"
    .port_info 5 /INPUT 3 "MEM_signal_i"
    .port_info 6 /INPUT 2 "WB_signal_i"
    .port_info 7 /OUTPUT 32 "RS2Data_o"
    .port_info 8 /OUTPUT 2 "EX_signal_o"
    .port_info 9 /OUTPUT 3 "MEM_signal_o"
    .port_info 10 /OUTPUT 2 "WB_signal_o"
    .port_info 11 /OUTPUT 32 "inst_o"
    .port_info 12 /OUTPUT 32 "RSdata_o"
    .port_info 13 /OUTPUT 32 "RTdata_o"
    .port_info 14 /OUTPUT 32 "ImmData_o"
    .port_info 15 /OUTPUT 1 "Immsig_o"
    .port_info 16 /NODIR 0 ""
v0x7fb308706080_0 .net "EX_signal_i", 1 0, v0x7fb308708a70_0;  1 drivers
v0x7fb308706140_0 .var "EX_signal_o", 1 0;
v0x7fb3087061e0_0 .var "ImmData_o", 31 0;
v0x7fb308706290_0 .var "Immsig_o", 0 0;
v0x7fb308706320_0 .net "MEM_signal_i", 2 0, v0x7fb308708be0_0;  1 drivers
v0x7fb308706410_0 .var "MEM_signal_o", 2 0;
v0x7fb3087064f0_0 .var "RS2Data_o", 31 0;
v0x7fb308706580_0 .net "RSdata_i", 31 0, L_0x7fb30845a890;  alias, 1 drivers
v0x7fb308706620_0 .var "RSdata_o", 31 0;
v0x7fb308706740_0 .net "RTdata_i", 31 0, L_0x7fb30845ab80;  alias, 1 drivers
v0x7fb308706800_0 .var "RTdata_o", 31 0;
v0x7fb308706890_0 .net "WB_signal_i", 1 0, v0x7fb308708d60_0;  1 drivers
v0x7fb308706920_0 .var "WB_signal_o", 1 0;
v0x7fb3087069d0_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb308706aa0_0 .net "inst_i", 31 0, v0x7fb3087071d0_0;  alias, 1 drivers
v0x7fb308706b30_0 .var "inst_o", 31 0;
L_0x7fb30845b090 .part v0x7fb308706b30_0, 7, 5;
L_0x7fb30845b7a0 .part v0x7fb308706b30_0, 25, 7;
L_0x7fb30845b920 .part v0x7fb308706b30_0, 12, 3;
L_0x7fb30845bc40 .part v0x7fb308706b30_0, 15, 5;
L_0x7fb30845bce0 .part v0x7fb308706b30_0, 20, 5;
S_0x7fb308706d50 .scope module, "IF_ID_Reg" "IF_ID_Reg" 3 45, 14 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /NODIR 0 ""
v0x7fb308707000_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb3087070a0_0 .net "flush_i", 0 0, v0x7fb308704850_0;  1 drivers
v0x7fb308707140_0 .net "inst_i", 31 0, L_0x7fb30845a5b0;  1 drivers
v0x7fb3087071d0_0 .var "inst_o", 31 0;
v0x7fb308707260_0 .net "pc_i", 31 0, v0x7fb30870ad40_0;  alias, 1 drivers
v0x7fb308707330_0 .var "pc_o", 31 0;
v0x7fb3087073c0_0 .net "stall_i", 0 0, v0x7fb308705b70_0;  alias, 1 drivers
L_0x7fb30845ac30 .part v0x7fb3087071d0_0, 15, 5;
L_0x7fb30845ad10 .part v0x7fb3087071d0_0, 20, 5;
L_0x7fb30845af10 .part v0x7fb3087071d0_0, 15, 5;
L_0x7fb30845afd0 .part v0x7fb3087071d0_0, 20, 5;
L_0x7fb30845b1d0 .part v0x7fb3087071d0_0, 31, 1;
L_0x7fb30845b2c0 .part v0x7fb3087071d0_0, 7, 1;
L_0x7fb30845b460 .part v0x7fb3087071d0_0, 25, 6;
L_0x7fb30845b560 .part v0x7fb3087071d0_0, 8, 4;
S_0x7fb308707540 .scope module, "Instruction_Memory" "Instruction_Memory" 3 40, 15 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fb30845a5b0 .functor BUFZ 32, L_0x7fb30845a2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb308707720_0 .net *"_s0", 31 0, L_0x7fb30845a2b0;  1 drivers
v0x7fb3087077d0_0 .net *"_s2", 31 0, L_0x7fb30845a430;  1 drivers
v0x7fb308707870_0 .net *"_s4", 29 0, L_0x7fb30845a350;  1 drivers
L_0x109758008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb308707900_0 .net *"_s6", 1 0, L_0x109758008;  1 drivers
v0x7fb3087079b0_0 .net "addr_i", 31 0, v0x7fb30870ad40_0;  alias, 1 drivers
v0x7fb308707ad0_0 .net "instr_o", 31 0, L_0x7fb30845a5b0;  alias, 1 drivers
v0x7fb308707b60 .array "memory", 255 0, 31 0;
L_0x7fb30845a2b0 .array/port v0x7fb308707b60, L_0x7fb30845a430;
L_0x7fb30845a350 .part v0x7fb30870ad40_0, 2, 30;
L_0x7fb30845a430 .concat [ 30 2 0 0], L_0x7fb30845a350, L_0x109758008;
S_0x7fb308707c10 .scope module, "MEM_WB_Reg" "MEM_WB_Reg" 3 209, 16 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 2 "WB_signal_i"
    .port_info 3 /INPUT 32 "MEMdata_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 2 "WB_signal_o"
    .port_info 7 /OUTPUT 32 "MEMdata_o"
    .port_info 8 /OUTPUT 32 "ALUResult_o"
v0x7fb308707ef0_0 .net "ALUResult_i", 31 0, v0x7fb308703ca0_0;  alias, 1 drivers
v0x7fb308707fd0_0 .var "ALUResult_o", 31 0;
v0x7fb308708070_0 .net "MEMdata_i", 31 0, v0x7fb3087036b0_0;  1 drivers
v0x7fb308708140_0 .var "MEMdata_o", 31 0;
v0x7fb3087081d0_0 .net "WB_signal_i", 1 0, v0x7fb3087040b0_0;  alias, 1 drivers
v0x7fb3087082f0_0 .var "WB_signal_o", 1 0;
v0x7fb308708380_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb308708490_0 .net "inst_i", 31 0, v0x7fb308704320_0;  1 drivers
v0x7fb308708540_0 .var "inst_o", 31 0;
L_0x7fb30845ae70 .part v0x7fb308708540_0, 7, 5;
L_0x7fb30845be90 .part v0x7fb308708540_0, 7, 5;
L_0x7fb30845bf90 .part v0x7fb3087082f0_0, 0, 1;
S_0x7fb3087086f0 .scope module, "MUX_Control" "MUX8" 3 102, 17 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "stall_select_i"
    .port_info 1 /INPUT 1 "flush_select_i"
    .port_info 2 /INPUT 2 "EX_signal_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /INPUT 2 "WB_signal_i"
    .port_info 5 /OUTPUT 2 "EX_signal_o"
    .port_info 6 /OUTPUT 3 "MEM_signal_o"
    .port_info 7 /OUTPUT 2 "WB_signal_o"
v0x7fb308708980_0 .net "EX_signal_i", 1 0, v0x7fb308702db0_0;  alias, 1 drivers
v0x7fb308708a70_0 .var "EX_signal_o", 1 0;
v0x7fb308708b10_0 .net "MEM_signal_i", 2 0, v0x7fb308702e70_0;  1 drivers
v0x7fb308708be0_0 .var "MEM_signal_o", 2 0;
v0x7fb308708c90_0 .net "WB_signal_i", 1 0, v0x7fb308702f20_0;  1 drivers
v0x7fb308708d60_0 .var "WB_signal_o", 1 0;
v0x7fb308708e10_0 .net "flush_select_i", 0 0, v0x7fb308704850_0;  alias, 1 drivers
v0x7fb308708ee0_0 .net "stall_select_i", 0 0, v0x7fb308705b70_0;  alias, 1 drivers
E_0x7fb308708910/0 .event edge, v0x7fb308704850_0, v0x7fb308702f20_0, v0x7fb308702e70_0, v0x7fb308702db0_0;
E_0x7fb308708910/1 .event edge, v0x7fb308702a50_0;
E_0x7fb308708910 .event/or E_0x7fb308708910/0, E_0x7fb308708910/1;
S_0x7fb308709010 .scope module, "MUX_R2Src" "EX_MUX" 3 149, 18 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fb3087092c0_0 .net "dataEx_i", 31 0, v0x7fb308703ca0_0;  alias, 1 drivers
v0x7fb308709360_0 .net "dataMem_i", 31 0, v0x7fb30870a790_0;  1 drivers
v0x7fb308709400_0 .net "dataOrigin_i", 31 0, v0x7fb3087064f0_0;  1 drivers
v0x7fb3087094b0_0 .var "data_o", 31 0;
v0x7fb308709560_0 .net "select_i", 1 0, v0x7fb308705480_0;  1 drivers
E_0x7fb308709270 .event edge, v0x7fb308709360_0, v0x7fb3087034c0_0, v0x7fb3087064f0_0, v0x7fb308705480_0;
S_0x7fb308709690 .scope module, "MUX_RSSrc" "EX_MUX" 3 134, 18 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fb308709920_0 .net "dataEx_i", 31 0, v0x7fb308703ca0_0;  alias, 1 drivers
v0x7fb308709a50_0 .net "dataMem_i", 31 0, v0x7fb30870a790_0;  alias, 1 drivers
v0x7fb308709af0_0 .net "dataOrigin_i", 31 0, v0x7fb308706620_0;  1 drivers
v0x7fb308709ba0_0 .var "data_o", 31 0;
v0x7fb308709c50_0 .net "select_i", 1 0, v0x7fb3087053d0_0;  1 drivers
E_0x7fb3087098c0 .event edge, v0x7fb308709360_0, v0x7fb3087034c0_0, v0x7fb308706620_0, v0x7fb3087053d0_0;
S_0x7fb308709d80 .scope module, "MUX_RTSrc" "MUX32" 3 142, 19 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb30870a0e0_0 .net/s "data1_i", 31 0, v0x7fb3087061e0_0;  1 drivers
v0x7fb30870a1b0_0 .net/s "data2_i", 31 0, v0x7fb3087094b0_0;  alias, 1 drivers
v0x7fb30870a240_0 .var/s "data_o", 31 0;
v0x7fb30870a2d0_0 .net "select_i", 0 0, v0x7fb308706290_0;  1 drivers
E_0x7fb30870a090 .event edge, v0x7fb3087061e0_0, v0x7fb308703e90_0, v0x7fb308706290_0;
S_0x7fb30870a3a0 .scope module, "MUX_WriteBackSrc" "MUX32" 3 222, 19 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb30870a610_0 .net/s "data1_i", 31 0, v0x7fb308708140_0;  1 drivers
v0x7fb30870a6e0_0 .net/s "data2_i", 31 0, v0x7fb308707fd0_0;  1 drivers
v0x7fb30870a790_0 .var/s "data_o", 31 0;
v0x7fb30870a880_0 .net "select_i", 0 0, L_0x7fb30845bf90;  1 drivers
E_0x7fb30870a5b0 .event edge, v0x7fb308708140_0, v0x7fb308707fd0_0, v0x7fb30870a880_0;
S_0x7fb30870a950 .scope module, "PC" "PC" 3 23, 20 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fb30870ac00_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb30870aca0_0 .net "pc_i", 31 0, v0x7fb308702990_0;  1 drivers
v0x7fb30870ad40_0 .var "pc_o", 31 0;
v0x7fb30870adf0_0 .net "rst_i", 0 0, v0x7fb30870c8d0_0;  alias, 1 drivers
v0x7fb30870ae80_0 .net "start_i", 0 0, v0x7fb30870c970_0;  alias, 1 drivers
E_0x7fb30870abb0/0 .event negedge, v0x7fb30870adf0_0;
E_0x7fb30870abb0/1 .event posedge, v0x7fb308703560_0;
E_0x7fb30870abb0 .event/or E_0x7fb30870abb0/0, E_0x7fb30870abb0/1;
S_0x7fb30870afe0 .scope module, "Registers" "Registers" 3 57, 21 1 0, S_0x7fb30842e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 2 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fb30845a890 .functor BUFZ 32, L_0x7fb30845a6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb30845ab80 .functor BUFZ 32, L_0x7fb30845a940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb30870b290_0 .net "RDaddr_i", 4 0, L_0x7fb30845ae70;  1 drivers
v0x7fb30870b330_0 .net/s "RDdata_i", 31 0, v0x7fb30870a790_0;  alias, 1 drivers
v0x7fb30870b3d0_0 .net "RSaddr_i", 4 0, L_0x7fb30845ac30;  1 drivers
v0x7fb30870b460_0 .net "RSdata_o", 31 0, L_0x7fb30845a890;  alias, 1 drivers
v0x7fb30870b540_0 .net "RTaddr_i", 4 0, L_0x7fb30845ad10;  1 drivers
v0x7fb30870b610_0 .net "RTdata_o", 31 0, L_0x7fb30845ab80;  alias, 1 drivers
v0x7fb30870b6f0_0 .net "RegWrite_i", 1 0, v0x7fb3087082f0_0;  alias, 1 drivers
v0x7fb30870b7c0_0 .net *"_s0", 31 0, L_0x7fb30845a6a0;  1 drivers
v0x7fb30870b850_0 .net *"_s10", 6 0, L_0x7fb30845aa20;  1 drivers
L_0x109758098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb30870b960_0 .net *"_s13", 1 0, L_0x109758098;  1 drivers
v0x7fb30870ba00_0 .net *"_s2", 6 0, L_0x7fb30845a740;  1 drivers
L_0x109758050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb30870bab0_0 .net *"_s5", 1 0, L_0x109758050;  1 drivers
v0x7fb30870bb60_0 .net *"_s8", 31 0, L_0x7fb30845a940;  1 drivers
v0x7fb30870bc10_0 .net "clk_i", 0 0, v0x7fb30870c740_0;  alias, 1 drivers
v0x7fb30870bca0 .array/s "register", 31 0, 31 0;
L_0x7fb30845a6a0 .array/port v0x7fb30870bca0, L_0x7fb30845a740;
L_0x7fb30845a740 .concat [ 5 2 0 0], L_0x7fb30845ac30, L_0x109758050;
L_0x7fb30845a940 .array/port v0x7fb30870bca0, L_0x7fb30845aa20;
L_0x7fb30845aa20 .concat [ 5 2 0 0], L_0x7fb30845ad10, L_0x109758098;
    .scope S_0x7fb3087025a0;
T_0 ;
    %wait E_0x7fb3087027d0;
    %load/vec4 v0x7fb308702a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fb308702820_0;
    %load/vec4 v0x7fb3087028e0_0;
    %add;
    %store/vec4 v0x7fb308702990_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb308702820_0;
    %store/vec4 v0x7fb308702990_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb30870a950;
T_1 ;
    %wait E_0x7fb30870abb0;
    %load/vec4 v0x7fb30870adf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb30870ad40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb30870ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fb30870aca0_0;
    %assign/vec4 v0x7fb30870ad40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fb30870ad40_0;
    %assign/vec4 v0x7fb30870ad40_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb308706d50;
T_2 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb3087073c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb308707140_0;
    %assign/vec4 v0x7fb3087071d0_0, 0;
    %load/vec4 v0x7fb308707260_0;
    %assign/vec4 v0x7fb308707330_0, 0;
T_2.0 ;
    %load/vec4 v0x7fb3087070a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb3087071d0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb30870afe0;
T_3 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb30870b6f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fb30870b330_0;
    %load/vec4 v0x7fb30870b290_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb30870bca0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb308702b50;
T_4 ;
    %wait E_0x7fb308702d60;
    %load/vec4 v0x7fb308702fe0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb308702f20_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb308702f20_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fb308702f20_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fb308702f20_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb308702fe0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb308702e70_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb308702e70_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb308702e70_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb308702e70_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb308702fe0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb308702db0_0, 0, 2;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb308702db0_0, 0, 2;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb308702db0_0, 0, 2;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb308702db0_0, 0, 2;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb308702db0_0, 0, 2;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb308705cb0;
T_5 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb308706aa0_0;
    %assign/vec4 v0x7fb308706b30_0, 0;
    %load/vec4 v0x7fb308706080_0;
    %assign/vec4 v0x7fb308706140_0, 0;
    %load/vec4 v0x7fb308706320_0;
    %assign/vec4 v0x7fb308706410_0, 0;
    %load/vec4 v0x7fb308706890_0;
    %assign/vec4 v0x7fb308706920_0, 0;
    %load/vec4 v0x7fb308706580_0;
    %assign/vec4 v0x7fb308706620_0, 0;
    %load/vec4 v0x7fb308706740_0;
    %assign/vec4 v0x7fb3087064f0_0, 0;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %load/vec4 v0x7fb308706740_0;
    %assign/vec4 v0x7fb308706800_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb308706800_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb308706800_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb308706800_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fb308706740_0;
    %assign/vec4 v0x7fb308706800_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fb3087061e0_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb3087061e0_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb3087061e0_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb3087061e0_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fb3087061e0_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb308706aa0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb308706290_0, 0;
    %jmp T_5.17;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb308706290_0, 0;
    %jmp T_5.17;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb308706290_0, 0;
    %jmp T_5.17;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb308706290_0, 0;
    %jmp T_5.17;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb308706290_0, 0;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb3087055f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb308705b70_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fb3087055f0;
T_7 ;
    %wait E_0x7fb3087058a0;
    %load/vec4 v0x7fb3087058d0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fb3087059a0_0;
    %load/vec4 v0x7fb308705a30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb3087059a0_0;
    %load/vec4 v0x7fb308705ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb308705b70_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb308705b70_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb3087086f0;
T_8 ;
    %wait E_0x7fb308708910;
    %load/vec4 v0x7fb308708ee0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb308708e10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb308708a70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb308708be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb308708d60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb308708980_0;
    %assign/vec4 v0x7fb308708a70_0, 0;
    %load/vec4 v0x7fb308708b10_0;
    %assign/vec4 v0x7fb308708be0_0, 0;
    %load/vec4 v0x7fb308708c90_0;
    %assign/vec4 v0x7fb308708d60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb3087044b0;
T_9 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb308704970_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x7fb3087044b0;
T_10 ;
    %wait E_0x7fb308704720;
    %load/vec4 v0x7fb308704780_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb308704a00_0;
    %load/vec4 v0x7fb308704ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb308704850_0, 0, 1;
    %load/vec4 v0x7fb3087048e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 4, 0, 32;
    %store/vec4 v0x7fb308704970_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb308704850_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fb308704970_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fb308709690;
T_11 ;
    %wait E_0x7fb3087098c0;
    %load/vec4 v0x7fb308709c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fb308709af0_0;
    %store/vec4 v0x7fb308709ba0_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fb308709920_0;
    %store/vec4 v0x7fb308709ba0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb308709a50_0;
    %store/vec4 v0x7fb308709ba0_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb308709d80;
T_12 ;
    %wait E_0x7fb30870a090;
    %load/vec4 v0x7fb30870a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fb30870a0e0_0;
    %assign/vec4 v0x7fb30870a240_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb30870a1b0_0;
    %assign/vec4 v0x7fb30870a240_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb308709010;
T_13 ;
    %wait E_0x7fb308709270;
    %load/vec4 v0x7fb308709560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0x7fb308709400_0;
    %store/vec4 v0x7fb3087094b0_0, 0, 32;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0x7fb3087092c0_0;
    %store/vec4 v0x7fb3087094b0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fb308709360_0;
    %store/vec4 v0x7fb3087094b0_0, 0, 32;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb3087020b0;
T_14 ;
    %wait E_0x7fb3087022c0;
    %load/vec4 v0x7fb3087023e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.0 ;
    %load/vec4 v0x7fb3087023e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.2 ;
    %load/vec4 v0x7fb3087023e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fb308702490_0;
    %cmpi/e 6, 0, 10;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.6 ;
    %load/vec4 v0x7fb308702490_0;
    %cmpi/e 7, 0, 10;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.8 ;
    %load/vec4 v0x7fb308702490_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.10 ;
    %load/vec4 v0x7fb308702490_0;
    %cmpi/e 256, 0, 10;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.12 ;
    %load/vec4 v0x7fb308702490_0;
    %cmpi/e 8, 0, 10;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb308702310_0, 0;
T_14.14 ;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb308434480;
T_15 ;
    %wait E_0x7fb308439a30;
    %load/vec4 v0x7fb3084345e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fb308701e90_0;
    %load/vec4 v0x7fb308701f20_0;
    %add;
    %store/vec4 v0x7fb308701fb0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7fb3084345e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7fb308701e90_0;
    %load/vec4 v0x7fb308701f20_0;
    %sub;
    %store/vec4 v0x7fb308701fb0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fb3084345e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x7fb308701e90_0;
    %load/vec4 v0x7fb308701f20_0;
    %and;
    %store/vec4 v0x7fb308701fb0_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x7fb3084345e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x7fb308701e90_0;
    %load/vec4 v0x7fb308701f20_0;
    %or;
    %store/vec4 v0x7fb308701fb0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x7fb3084345e0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x7fb308701e90_0;
    %load/vec4 v0x7fb308701f20_0;
    %mul;
    %store/vec4 v0x7fb308701fb0_0, 0, 32;
T_15.8 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb308704c20;
T_16 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb3087053d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb308705480_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x7fb308704c20;
T_17 ;
    %wait E_0x7fb308704f00;
    %load/vec4 v0x7fb308705010_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb308704f60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb308704f60_0;
    %load/vec4 v0x7fb3087050d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb3087053d0_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fb308705320_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb308705230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb308705230_0;
    %load/vec4 v0x7fb3087050d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb3087053d0_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb3087053d0_0, 0, 2;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fb308704c20;
T_18 ;
    %wait E_0x7fb308704660;
    %load/vec4 v0x7fb308705010_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb308704f60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb308704f60_0;
    %load/vec4 v0x7fb308705180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb308705480_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb308705320_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb308705230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb308705230_0;
    %load/vec4 v0x7fb308705180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb308705480_0, 0, 2;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb308705480_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fb3087038c0;
T_19 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb308704290_0;
    %assign/vec4 v0x7fb308704320_0, 0;
    %load/vec4 v0x7fb308703d30_0;
    %assign/vec4 v0x7fb308703de0_0, 0;
    %load/vec4 v0x7fb308704010_0;
    %assign/vec4 v0x7fb3087040b0_0, 0;
    %load/vec4 v0x7fb308703bf0_0;
    %assign/vec4 v0x7fb308703ca0_0, 0;
    %load/vec4 v0x7fb308703e90_0;
    %assign/vec4 v0x7fb308703f70_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb3087030f0;
T_20 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb308703400_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fb308703610_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fb3087034c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3087037a0, 0, 4;
    %load/vec4 v0x7fb308703610_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb3087034c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3087037a0, 0, 4;
    %load/vec4 v0x7fb308703610_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fb3087034c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3087037a0, 0, 4;
    %load/vec4 v0x7fb308703610_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fb3087034c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb3087037a0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb3087030f0;
T_21 ;
    %wait E_0x7fb308703390;
    %load/vec4 v0x7fb308703400_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fb3087034c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb3087037a0, 4;
    %load/vec4 v0x7fb3087034c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb3087034c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fb3087034c0_0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb3087036b0_0, 0, 32;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb308707c10;
T_22 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb308707ef0_0;
    %assign/vec4 v0x7fb308707fd0_0, 0;
    %load/vec4 v0x7fb3087081d0_0;
    %assign/vec4 v0x7fb3087082f0_0, 0;
    %load/vec4 v0x7fb308708070_0;
    %assign/vec4 v0x7fb308708140_0, 0;
    %load/vec4 v0x7fb308708490_0;
    %assign/vec4 v0x7fb308708540_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb30870a3a0;
T_23 ;
    %wait E_0x7fb30870a5b0;
    %load/vec4 v0x7fb30870a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7fb30870a610_0;
    %assign/vec4 v0x7fb30870a790_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fb30870a6e0_0;
    %assign/vec4 v0x7fb30870a790_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fb308430310;
T_24 ;
    %delay 25, 0;
    %load/vec4 v0x7fb30870c740_0;
    %inv;
    %store/vec4 v0x7fb30870c740_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb308430310;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30870ca00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30870ccc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30870ca90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30870cb60_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x7fb30870cb60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb30870cb60_0;
    %store/vec4a v0x7fb308707b60, 4, 0;
    %load/vec4 v0x7fb30870cb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30870cb60_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30870cb60_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x7fb30870cb60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fb30870cb60_0;
    %store/vec4a v0x7fb3087037a0, 4, 0;
    %load/vec4 v0x7fb30870cb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30870cb60_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb30870cb60_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x7fb30870cb60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb30870cb60_0;
    %store/vec4a v0x7fb30870bca0, 4, 0;
    %load/vec4 v0x7fb30870cb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30870cb60_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x7fb308707b60 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb30870cc10_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb3087037a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb30870c740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb30870c8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb30870c970_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb30870c8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb30870c970_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x7fb308430310;
T_26 ;
    %wait E_0x7fb3087033c0;
    %load/vec4 v0x7fb30870ca00_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_26.0 ;
    %load/vec4 v0x7fb308705b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x7fb30870ccc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30870ccc0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7fb308704850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x7fb30870ca90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30870ca90_0, 0, 32;
T_26.4 ;
    %vpi_call 2 87 "$fdisplay", v0x7fb30870cc10_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fb30870ca00_0, v0x7fb30870c970_0, v0x7fb30870ccc0_0, v0x7fb30870ca90_0, v0x7fb30870ad40_0 {0 0 0};
    %vpi_call 2 90 "$fdisplay", v0x7fb30870cc10_0, "Registers" {0 0 0};
    %vpi_call 2 91 "$fdisplay", v0x7fb30870cc10_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fb30870bca0, 0>, &A<v0x7fb30870bca0, 8>, &A<v0x7fb30870bca0, 16>, &A<v0x7fb30870bca0, 24> {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7fb30870cc10_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fb30870bca0, 1>, &A<v0x7fb30870bca0, 9>, &A<v0x7fb30870bca0, 17>, &A<v0x7fb30870bca0, 25> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7fb30870cc10_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fb30870bca0, 2>, &A<v0x7fb30870bca0, 10>, &A<v0x7fb30870bca0, 18>, &A<v0x7fb30870bca0, 26> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7fb30870cc10_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fb30870bca0, 3>, &A<v0x7fb30870bca0, 11>, &A<v0x7fb30870bca0, 19>, &A<v0x7fb30870bca0, 27> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fb30870cc10_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fb30870bca0, 4>, &A<v0x7fb30870bca0, 12>, &A<v0x7fb30870bca0, 20>, &A<v0x7fb30870bca0, 28> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fb30870cc10_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fb30870bca0, 5>, &A<v0x7fb30870bca0, 13>, &A<v0x7fb30870bca0, 21>, &A<v0x7fb30870bca0, 29> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fb30870cc10_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fb30870bca0, 6>, &A<v0x7fb30870bca0, 14>, &A<v0x7fb30870bca0, 22>, &A<v0x7fb30870bca0, 30> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fb30870cc10_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fb30870bca0, 7>, &A<v0x7fb30870bca0, 15>, &A<v0x7fb30870bca0, 23>, &A<v0x7fb30870bca0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 101 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 102 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 103 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 104 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 105 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 106 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 107 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb3087037a0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 108 "$fdisplay", v0x7fb30870cc10_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fb30870cc10_0, "\012" {0 0 0};
    %load/vec4 v0x7fb30870ca00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb30870ca00_0, 0, 32;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM_Reg.v";
    "Flush_Unit.v";
    "ForwardUnit.v";
    "HazzardDetectionUnit.v";
    "ID_EX_Reg.v";
    "IF_ID_Reg.v";
    "Instruction_Memory.v";
    "MEM_WB_Reg.v";
    "MUX8.v";
    "EX_MUX.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
