INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_8/project_8.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nisha/project_8/project_8.srcs/sim_1/new/shift_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_tb
