

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s'
================================================================
* Date:           Sun Nov  3 14:20:11 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.362 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  45.000 ns|  45.000 ns|    9|    9|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 9, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_0_2_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_2_0_0_0_val"   --->   Operation 11 'read' 'in_elem_0_2_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_elem_0_1_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_1_0_0_0_val"   --->   Operation 12 'read' 'in_elem_0_1_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 13 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.23ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>, i16 %in_elem_0_0_0_0_0_val_read, i16 %in_elem_0_1_0_0_0_val_read, i16 %in_elem_0_2_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 14 'call' 'call_ln286' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'partselect' 'tmp_557' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.52ns)   --->   "%icmp_ln289_3 = icmp_sgt  i31 %tmp_557, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %pX_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 21 'add' 'add_ln313' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer2_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 23 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 24 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 25 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_556 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 26 'partselect' 'tmp_556' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.52ns)   --->   "%icmp_ln289_2 = icmp_sgt  i31 %tmp_556, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 27 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 28 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 29 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 30 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 31 [8/8] (0.00ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 31 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 33" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 32 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else20, void %if.then9" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 33 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 34 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln328)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 35 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln328 = add i32 %sX_load, i32 %select_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 36 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln328 = store i32 %add_ln328, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 37 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln315 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 39 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln316 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 40 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%add_ln317 = add i32 %pY_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 41 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 42 [7/8] (4.36ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 42 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 33" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 43 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 44 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 45 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 46 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 47 [6/8] (4.36ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 47 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln323)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 48 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln323 = add i32 %sY_load, i32 %select_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 49 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln318 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 51 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln320 = br void %if.end19" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 52 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 53 [5/8] (4.36ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 53 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln323, void %if.else, i32 0, void %if.then12" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 54 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 55 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end31" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 56 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 57 [4/8] (4.36ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 57 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 58 [3/8] (4.36ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 58 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 59 [2/8] (4.36ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 59 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 60 [1/8] (3.90ns)   --->   "%tmp = call i512 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 60 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%res_out = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 61 'extractvalue' 'res_out' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%res_out_32 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 62 'extractvalue' 'res_out_32' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%res_out_33 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 63 'extractvalue' 'res_out_33' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%res_out_34 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 64 'extractvalue' 'res_out_34' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 65 'extractvalue' 'res_out_4' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 66 'extractvalue' 'res_out_5' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 67 'extractvalue' 'res_out_6' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%res_out_7 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 68 'extractvalue' 'res_out_7' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%res_out_8 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 69 'extractvalue' 'res_out_8' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%res_out_9 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 70 'extractvalue' 'res_out_9' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%res_out_10 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 71 'extractvalue' 'res_out_10' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%res_out_11 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 72 'extractvalue' 'res_out_11' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%res_out_12 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 73 'extractvalue' 'res_out_12' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%res_out_13 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 74 'extractvalue' 'res_out_13' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%res_out_14 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 75 'extractvalue' 'res_out_14' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%res_out_15 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 76 'extractvalue' 'res_out_15' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%res_out_16 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 77 'extractvalue' 'res_out_16' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%res_out_17 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 78 'extractvalue' 'res_out_17' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%res_out_18 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 79 'extractvalue' 'res_out_18' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%res_out_19 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 80 'extractvalue' 'res_out_19' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%res_out_20 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 81 'extractvalue' 'res_out_20' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%res_out_21 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 82 'extractvalue' 'res_out_21' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%res_out_22 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 83 'extractvalue' 'res_out_22' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%res_out_23 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 84 'extractvalue' 'res_out_23' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%res_out_24 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 85 'extractvalue' 'res_out_24' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%res_out_25 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 86 'extractvalue' 'res_out_25' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%res_out_26 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 87 'extractvalue' 'res_out_26' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%res_out_27 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 88 'extractvalue' 'res_out_27' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%res_out_28 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 89 'extractvalue' 'res_out_28' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%res_out_29 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 90 'extractvalue' 'res_out_29' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%res_out_30 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 91 'extractvalue' 'res_out_30' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%res_out_31 = extractvalue i512 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 92 'extractvalue' 'res_out_31' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_out_31, i16 %res_out_30, i16 %res_out_29, i16 %res_out_28, i16 %res_out_27, i16 %res_out_26, i16 %res_out_25, i16 %res_out_24, i16 %res_out_23, i16 %res_out_22, i16 %res_out_21, i16 %res_out_20, i16 %res_out_19, i16 %res_out_18, i16 %res_out_17, i16 %res_out_16, i16 %res_out_15, i16 %res_out_14, i16 %res_out_13, i16 %res_out_12, i16 %res_out_11, i16 %res_out_10, i16 %res_out_9, i16 %res_out_8, i16 %res_out_7, i16 %res_out_6, i16 %res_out_5, i16 %res_out_4, i16 %res_out_34, i16 %res_out_33, i16 %res_out_32, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 93 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (2.18ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer2_out, i512 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 94 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 95 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 96 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.234ns
The critical path consists of the following:
	wire read operation ('in_elem_0_2_0_0_0_val_read') on port 'in_elem_0_2_0_0_0_val' [43]  (0.000 ns)
	'call' operation 0 bit ('call_ln286', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' [46]  (3.234 ns)

 <State 2>: 4.140ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln313', firmware/nnet_utils/nnet_conv_stream.h:313) [101]  (2.552 ns)
	'store' operation 0 bit ('store_ln326', firmware/nnet_utils/nnet_conv_stream.h:326) of variable 'add_ln313', firmware/nnet_utils/nnet_conv_stream.h:313 on static variable 'pX' [104]  (1.588 ns)

 <State 3>: 4.362ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (4.362 ns)

 <State 4>: 4.362ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (4.362 ns)

 <State 5>: 4.362ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (4.362 ns)

 <State 6>: 4.362ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (4.362 ns)

 <State 7>: 4.362ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (4.362 ns)

 <State 8>: 4.362ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (4.362 ns)

 <State 9>: 3.903ns
The critical path consists of the following:
	'call' operation 512 bit ('tmp', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [63]  (3.903 ns)

 <State 10>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln309', firmware/nnet_utils/nnet_conv_stream.h:309) on port 'layer2_out' (firmware/nnet_utils/nnet_conv_stream.h:309) [97]  (2.188 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
