// coding: utf-8
/* Copyright (c) 2011, Roboterclub Aachen e.V.
 * All Rights Reserved.
 *
 * The file is part of the xpcc library and is released under the 3-clause BSD
 * license. See the file `LICENSE` for the full license governing this code.
 */
// ----------------------------------------------------------------------------

/**
 * @ingroup 	{{target.string}}
 * @defgroup	{{target.string}}_adc ADC
 */

#ifndef XPCC_ATMEGA_ADC_HPP
#define XPCC_ATMEGA_ADC_HPP

#include <xpcc/architecture/interface/adc.hpp>
#include "../../../device.hpp"

#if defined (__AVR_ATmega64HVE__) || defined(__AVR_ATmega64HVE2__)
#	error "The ATmega64HVE2 is not supported by this ADC class."
#endif

{#- The ATmega ADC module is incredibly fragmented, these defines help a tiny bit #}
%% if target.name in ['16', '32', '64'] and target.type in ['m1', 'c1']
	%% set adcsrb = 'AREFEN'
%% elif target.name in ['64', '128', '256', '644', '1284', '2564'] and target.type in ['rfa1', 'rfr2']
	%% set adcsrb = 'REFOK'
%% endif
%% if target.name in ['8', '16', '32'] and target.type in ['hva', 'hvab', 'hvabrevb']
	%% set vadc = 1
// sane register definitions
#define ADC		VADC
#define ADCSRA	VADCSR

// sane bit definitions
#define ADSC	VADSC
#define ADEN	VADEN
#define ADIF	VADCCIF
#define ADIE	VADCCIE
%% endif
%% if target.name in ['8', '128'] and target.type in ['a', None]
	%% set adfr = 1
%% endif
%% if (target.name in ['16', '32'] and target.type in ['u4']) or (target.name in ['640', '1280', '1281', '2560', '2561'] and target.type in [None]) or (target.name in ['64', '128', '256', '644', '1284', '2564'] and target.type in ['rfa1', 'rfr2'])
	%% set mux5 = 1
%% endif
%% if target.name in ['8', '48', '88', '168', '328'] and target.type in ['a', None, 'p', 'pa']
	%% set nomux4 = 1
%% endif
%% if target.name in ['16', '32', '8535'] and target.type in ['a', None]
	%% set sfior = 1
%% endif
{#- ADC High Speed Mode has been removed from some chips #}
%% if target.name in ['8', '16', '32', '64'] and target.type in ['m1', 'u4', 'c1', 'u6', 'a']
	%% set adhsm = 1
%% endif

%% set resolution = 10

namespace xpcc
{

namespace atmega
{

/**
 * Generic Analog/Digital-Converter module
 *
 * This class aims at providing a common interface to all the different
 * register layouts of the ADC modules in most ATmegas.
 * It takes into consideration restrictions and extensions in ADC
 * functionality and provides the appropriate methods to configure them.
 *
 * This class enables you to address and use a broader array of ATmegas
 * with similar ADC functionality without changing a single line of code.
 *
 * For best use of this class, check your device's datasheet for the
 * supported functionality.
 *
 * ADC clock frequency should be between 50 and 200 kHz for maximum
 * resolution.
 * If less than the full resolution of {{ resolution }} bits are
 * needed the frequency can be higher.
 *
 * @author	Niklas Hauser
 * @ingroup	{{target.string}}_adc
 */
class Adc : public xpcc::Adc
{
public:
	typedef uint8_t Channel;
	static constexpr uint8_t Resolution = {{ resolution }};

%% if not vadc
	enum class
	Reference : uint8_t
	{
	%% if adcsrb and adcsrb == 'AREFEN'
		ExternalRef = 0x20,
		InternalVcc = 0x60,
		internalVccNoCapacitor = 0x40,
		Internal2V56 = 0xe0,
		Internal2V56NoCapacitor = 0xc0,
	%% elif adcsrb and adcsrb == 'REFOK'
		InternalRef = 0,
		InternalVddNoCapacitor = 0x40,
		Internal1V5NoCapacitor = 0x80,
		Internal1V6NoCapacitor = 0xc0,
	%% else
		ExternalRef = 0,
		InternalVcc = 0x40,
		Internal2V56 = 0xe0,
		Internal1V1 = 0xc0,
	%% endif
	};
%% endif

private:
	enum class
	Prescaler : uint8_t
	{
		Div2 = 0x01,
		Div4 = 0x02,
		Div8 = 0x03,
		Div16 = 0x04,
		Div32 = 0x05,
		Div64 = 0x06,
		Div128 = 0x07,
	};

public:
	// start inherited documentation
	template< class SystemClock, uint32_t frequency=100000,
			uint16_t tolerance = xpcc::Tolerance::TenPercent >
	static void
	initialize()
	{
		// calculate the nearest prescaler from the frequency
		constexpr float desired = float(SystemClock::Adc) / frequency;
		constexpr uint16_t nearest = (
				(desired >= ( 64 * 4.f/3)) ? 128 : (
				(desired >= ( 32 * 4.f/3)) ?  64 : (
				(desired >= ( 16 * 4.f/3)) ?  32 : (
				(desired >= (  8 * 4.f/3)) ?  16 : (
				(desired >= (  4 * 4.f/3)) ?   8 : (
				(desired >= (  2 * 4.f/3)) ?   4 :
											   2
				))))));

		// check if we found a prescaler which generates a frequency within the tolerance
		assertBaudrateInTolerance<
				SystemClock::Adc / nearest,
				frequency,
				tolerance >();

		// translate the prescaler into the bitmapping
		constexpr Prescaler prescaler = (
				(nearest >= 128) ? Prescaler::Div128 : (
				(nearest >=  64) ? Prescaler::Div64  : (
				(nearest >=  32) ? Prescaler::Div32  : (
				(nearest >=  16) ? Prescaler::Div16  : (
				(nearest >=   8) ? Prescaler::Div8   : (
				(nearest >=   4) ? Prescaler::Div4   :
								   Prescaler::Div2
				))))));

		disable();
		setPrescaler(prescaler);
		// enable the module
		ADCSRA |= (1<<ADEN);
	}

	static inline void
	disable()
	{
		ADCSRA &= ~(1<<ADEN);
	}


	static inline void
	startConversion()
	{
		acknowledgeInterruptFlag();
		ADCSRA |= (1<<ADSC);
	}

	static inline bool
	isConversionFinished()
	{
		return getInterruptFlag();
	}

	static inline uint16_t
	getValue()
	{
		return ADC;
	}


	/**
	 * Read the value an analog channel
	 *
	 * A normal conversion takes 13 ADC clock cycles. With a clock frequency
	 * of for example 200 kHz a conversion therefore needs 65 microseconds.
	 * This time increases with a lower frequency.
	 */
	static inline uint16_t
	readChannel(Channel channel)
	{
		if (!setChannel(channel)) return 0;

		startConversion();
		// wait until the conversion is finished
		while (!isConversionFinished())
			;

		return getValue();
	}


	static inline bool
	setChannel(Channel channel)
	{
%% if adcsrb and adcsrb == 'AREFEN'
		if (channel > 0x12) return false;
%% elif mux5
		if (channel > 0x3f) return false;
		ADCSRB = (ADCSRB & ~(1<<MUX5)) | ((channel & 0x20) ? (1<<MUX5) : 0);
%% elif nomux4 or vadc
		if (channel > 0x0f) return false;
%% else
		if (channel > 0x1f) return false;
%% endif
%% if vadc
		VADMUX = (VADMUX & ~0x0f) | (channel & 0x0f);
%% else
		ADMUX = (ADMUX & ~0x1f) | (channel & 0x1f);
%% endif
		return true;
	}

	static inline uint8_t
	getChannel()
	{
%% if vadc
		return (VADMUX & 0x0f);
%% elif mux5
		return (ADMUX & 0x1f) | ((ADCSRB & (1<<MUX5)) ? 0x20 : 0);
%% else
		return (ADMUX & 0x1f);
%% endif
	}


	static inline void
	enableFreeRunningMode()
	{
%% if not vadc
	%% if adfr
		ADCSRA |= (1<<ADFR);
	%% else
		enableAutoTrigger();
		setAutoTriggerSource(0);
	%% endif
%% endif
	}

	static inline void
	diableFreeRunningMode()
	{
%% if not vadc
	%% if adfr
		ADCSRA |= (1<<ADFR);
	%% else
		disableAutoTrigger();
	%% endif
%% endif
	}


	static inline void
	setLeftAdjustResult()
	{
%% if not vadc
		ADMUX |= (1 << ADLAR);
%% endif
	}

	static inline void
	setRightAdjustResult()
	{
%% if not vadc
		ADMUX &= ~(1 << ADLAR);
%% endif
	}
	// stop inherited documentation



%% if not vadc
	/**
	 * voltage reference for the ADC
	 *
	 * The internal voltage reference options may not be used if an
	 * external reference voltage is being applied to the AREF pin.
	 */
	static inline void
	setReference(Reference reference)
	{
	%% if acdsrb and adcsrb == 'AREFEN'
		ADCSRB = (ADCSRB & ~(1 << AREFEN)) | (uint8_t(reference) & (1 << AREFEN));
	%% endif
		ADMUX = (ADMUX & ~0xc0) | (uint8_t(reference) & 0xc0);
	}
%% endif


	/// @return	`true` if the flag is set,
	///			`false` otherwise
	static inline bool
	getInterruptFlag()
	{
		return (ADCSRA & (1<<ADIF));
	}

	/// Clears the interrupt flag
	static inline void
	acknowledgeInterruptFlag()
	{
		ADCSRA &= ~(1<<ADIF);
	}

	/// Enables the ADC Conversion Complete Interrupt
	static inline void
	enableInterrupt()
	{
		ADCSRA |= (1<<ADIE);
	}

	/// Disables the ADC Conversion Complete Interrupt
	static inline void
	disableInterrupt()
	{
		ADCSRA &= ~(1<<ADIE);
	}

%% if not vadc and not adfr
	/**
	 * Enable auto triggering of the ADC
	 *
	 * The ADC will start a conversion on a positive edge of the
	 * selected trigger signal.
	 * @see setAutoTriggerSource
	 */
	static inline void
	enableAutoTrigger()
	{
		ADCSRA |= (1<<ADATE);
	}

	/// Disable auto triggering of the ADC
	static inline void
	disableAutoTrigger()
	{
		ADCSRA &= ~(1<<ADATE);
	}

	/**
	 * Selects which source will trigger an ADC conversion
	 *
	 * A conversion will be triggered by the rising edge of the
	 * selected Interrupt Flag. Note that switching from a trigger
	 * source that is cleared to a trigger source that is set, will
	 * generate a positive edge on the trigger signal.
	 * Set to 0 to enable Free Running Mode.
	 */
	static inline void
	setAutoTriggerSource(uint8_t source)
	{
	%% if acdsrb and adcsrb == 'AREFEN'
		if (source > 0x0d) return;
	%% else
		if (source > 0x07) return;
	%% endif
	%% if sfior
		SFIOR = (SFIOR & ~0xe0) | (source << 5);
	%% else
		ADCSRB = (ADCSRB & ~0x0f) | source;
	%% endif
	}
%% endif

	// MARK: special operation modes
%% if adhsm
	/**
	 * Enable the ADC High Speed mode
	 *
	 * Set this if you wish to convert with an ADC clock frequency
	 * higher than 200KHz.
	 * Clear this bit to reduce the power consumption of the ADC when
	 * the ADC clock frequency is lower than 200KHz.
	 */
	static inline void
	enableHighSpeedMode()
	{
		ADCSRB |= (1<<ADHSM);
	}

	/// Disable the ADC High Speed mode
	static inline void
	disableHighSpeedMode()
	{
		ADCSRB &= ~(1<<ADHSM);
	}
%% endif

%% if acdsrb and adcsrb == 'AREFEN'
	/// Source a 100uA current to the AREF pin
	static inline void
	enableCurrentSource()
	{
		ADCSRB |= (1<<ISRCEN);
	}

	/// Use AREF pin as Analog Reference pin.
	static inline void
	disableCurrentSource()
	{
		ADCSRB &= ~(1<<ISRCEN);
	}
%% endif

%% if acdsrb and adcsrb == 'REFOK'
	/**
	 * The analog functions of the ADC are powered from the AVDD domain.
	 * AVDD is supplied from an internal voltage regulator.
	 * Enabling the ADC will power-up the AVDD domain if not already
	 * requested by another functional group of the device.
	 * This method allows the user to monitor (poll) the status of the
	 * AVDD domain.
	 *
	 * @return `true` indicates that AVDD has been powered-up.
	 */
	static inline bool
	isAvddOk()
	{
		return (ADCSRB & (1<<AVDDOK));
	}
	/**
	 * The status of the internal generated reference voltage can be
	 * monitored through this bit.
	 * After enabling the ADC and setting the reference voltage, it
	 * will be available after a start-up delay.
	 *
	 * @return `true` which indicates that the internal generated
	 * reference voltage is approaching final levels.
	 */
	static inline bool
	isReferenceVoltageOk()
	{
		return (ADCSRB & (1<<REFOK));
	}
	/**
	 * The user can force a reset of the analog blocks by setting this
	 * without requesting a different channel. The analog blocks of the
	 * ADC will be reset to handle possible new voltage ranges. Such a
	 * reset phase is especially important for the gain amplifier. It
	 * could be temporarily disabled by a large step of its input common
	 * voltage leading to erroneous A/D conversion results.
	 */
	static inline void
	setAnalogChannelChange()
	{
		ADCSRB |= (1<<ACCH);
	}
%% endif

private:
	static inline void
	setPrescaler(Prescaler prescaler)
	{
		ADCSRA = (ADCSRA & ~0x07) | static_cast<uint8_t>(prescaler);
	}
};

}	// namespace atmega

}	// namespace xpcc

#endif	// XPCC_ATMEGA_ADC_HPP
