m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/miiza/Documents/FPGA/Basic_Freq_Counter-20231116T014840Z-001/Basic_Freq_Counter/simulation/modelsim
Paltera_syn_attributes
w1689955495
R0
8c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd
Fc:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd
l0
L33
VFbQCGNeiUZm<YNoMejh[K3
!s100 >=6W>R7:J_3D;LbQ[QhOE0
OV;C;10.5b;63
31
!s110 1700100738
!i10b 1
!s108 1700100738.000000
!s90 -reportprogress|300|-93|-work|altera|c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd|
!s107 c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd|
!i113 1
o-93 -work altera
tExplicit 1 CvgOpt 0
