{"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" }"}]}]}],"variants":[{"paths":["\/documentation\/vhdlparsing\/casestatement\/rawvalue"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","sections":[],"metadata":{"roleHeading":"Instance Property","externalID":"s:11VHDLParsing13CaseStatementV8rawValueSSvp","symbolKind":"property","modules":[{"name":"VHDLParsing"}],"role":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"}],"title":"rawValue"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CaseStatement"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"abstract":[{"text":"The ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code for this statement.","type":"text"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CaseStatement\/rawValue"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/CaseStatement/rawValue":{"url":"\/documentation\/vhdlparsing\/casestatement\/rawvalue","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CaseStatement\/rawValue","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code for this statement."}],"fragments":[{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"}],"title":"rawValue","type":"topic","role":"symbol","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/CaseStatement":{"kind":"symbol","abstract":[{"type":"text","text":"A struct that represents a "},{"type":"codeVoice","code":"case"},{"type":"text","text":" statement in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"CaseStatement"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CaseStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"CaseStatement"}],"type":"topic","title":"CaseStatement","url":"\/documentation\/vhdlparsing\/casestatement"}}}