// Seed: 800702608
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2
);
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    output wand id_0,
    input supply1 _id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3
  );
  supply0 [1  +  -1  +  -1 : !  id_1] id_8 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    output supply0 id_10
);
  assign id_6 = id_4;
  nor primCall (id_5, id_4, id_8, id_9, id_3);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
endmodule
