Commands to execute tool:
set -e;
echo '  'Creating target-virtex6/base_rv.ngc with top == base_rv\; details in target-virtex6/xst-base_rv.out.;
rm -f base_rv.ngc;
rm -f base_rv.prj;
( echo verilog work '../../../../../../../../cdk/include/hdl/onewire.v';
) >>  base_rv.prj;
(    echo vhdl    base './base-defs.vhd';
echo vhdl    base './generics.vhd';
echo vhdl    base './base-impl.vhd';
echo vhdl    base '../gen/base-assy.vhd';
) >> base_rv.prj;
(   echo lib;
echo devices;
echo cards;
echo components;
echo platform;
echo fixed_float;
echo ocpi;
echo util;
echo bsv;
echo  virtex6_plat;
echo  time_server;
) > base_rv.lso;
(  echo platform=../../../../../imports/ocpi.core/exports/lib/hdl/platform/virtex6;
echo fixed_float=../../../../../imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6;
echo ocpi=../../../../../imports/ocpi.core/exports/lib/hdl/ocpi/virtex6;
echo util=../../../../../imports/ocpi.core/exports/lib/hdl/util/virtex6;
echo bsv=../../../../../imports/ocpi.core/exports/lib/hdl/bsv/virtex6;
echo  virtex6_plat=../../lib/hdl/virtex6/virtex6_plat;
echo  time_server=../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/time_server;
) > base_rv.ini;
(echo set -xsthdpdir . -xsthdpini base_rv.ini;
echo run  -ifmt mixed -bufg 0 -iobuf no -opt_mode speed -opt_level 2 -ofmt NGC -keep_hierarchy soft -netlist_hierarchy rebuilt -hierarchy_separator / -read_cores yes -use_new_parser yes -lso base_rv.lso -ifn base_rv.prj -ofn base_rv.ngc -work_lib base -top base_rv -p virtex6 -vlgincdir { .. ../gen ../../../../../../../../cdk/include/hdl } -sd { ../../lib/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/cards/hdl/virtex6 ../../../../../components/lib/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6 }) > base_rv.scr;
set -e ;
. /opt/Xilinx/14.7/ISE_DS/settings64.sh ;
export LM_LICENSE_FILE=2100@license_server;
xst -ifn base_rv.scr && touch base 
Output from executing commands above:
  Creating target-virtex6/base_rv.ngc with top == base_rv; details in target-virtex6/xst-base_rv.out.
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter xsthdpdir set to .
Parameter xsthdpini set to base_rv.ini


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : mixed
Input File Name                    : "base_rv.prj"
Verilog Include Directory          : { .. ../gen ../../../../../../../../cdk/include/hdl }

---- Target Parameters
Output Format                      : NGC
Output File Name                   : "base_rv.ngc"
Target Device                      : Virtex6

---- Source Options
Use New Parser                     : yes
Work Library                       : base
Top Module Name                    : base_rv

---- Target Options
Add Generic Clock Buffer(BUFG)     : 0
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 2
Keep Hierarchy                     : soft
Netlist Hierarchy                  : rebuilt
Hierarchy Separator                : /
Read Cores                         : yes
Library Search Order               : base_rv.lso

---- Other Options
Cores Search Directories           : { ../../lib/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/cards/hdl/virtex6 ../../../../../components/lib/hdl/virtex6 ../../../../../imports/ocpi.core/exports/lib/components/hdl/virtex6 }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
The vhdl library search path for library \"platform\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/virtex6\"
The veri library search path for library \"platform\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/platform/virtex6\"
The vhdl library search path for library \"fixed_float\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6\"
The veri library search path for library \"fixed_float\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/fixed_float/virtex6\"
The vhdl library search path for library \"ocpi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/virtex6\"
The veri library search path for library \"ocpi\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/ocpi/virtex6\"
The vhdl library search path for library \"util\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/virtex6\"
The veri library search path for library \"util\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/util/virtex6\"
The vhdl library search path for library \"bsv\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/virtex6\"
The veri library search path for library \"bsv\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/hdl/bsv/virtex6\"
The vhdl library search path for library \"virtex6_plat\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/lib/hdl/virtex6/virtex6_plat\"
The veri library search path for library \"virtex6_plat\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/lib/hdl/virtex6/virtex6_plat\"
The vhdl library search path for library \"time_server\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/virtex6/time_server\"
The veri library search path for library \"time_server\" is now \"/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/imports/ocpi.core/exports/lib/devices/hdl/virtex6/time_server\"
Analyzing Verilog file "/home/user/opencpi/ocpi_util/cdk/include/hdl/onewire.v" into library base
Parsing module <onewire>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/config-base/target-virtex6/base-defs.vhd" into library base
Parsing package <base_constants>.
Parsing package <base_defs>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/config-base/target-virtex6/generics.vhd" into library base
Parsing package body <base_constants>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/config-base/target-virtex6/base-impl.vhd" into library base
Parsing entity <base_rv>.
Parsing VHDL file "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/config-base/gen/base-assy.vhd" into library base
Parsing architecture <rtl> of entity <base_rv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 17: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 18: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/fixed_body.vhd" Line 19: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/float_body.vhd" Line 28: Range is empty (null range)
WARNING:HDLCompiler:746 - "/workspace/core/hdl/primitives/fixed_float/float_body.vhd" Line 29: Range is empty (null range)

Elaborating entity <base_rv> (architecture <rtl>) with generics from library <base>.
WARNING:HDLCompiler:89 - "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/target-virtex6/virtex6_plat-defs.vhd" Line 73: <virtex6_plat_rv> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/workspace/core/hdl/devices/time_server.hdl/target-virtex6/time_server-defs.vhd" Line 62: <time_server_rv> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <base_rv>.
    Related source file is "/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/platforms/virtex6_plat/config-base/target-virtex6/base-impl.vhd".
        ocpi_debug = '0'
        ocpi_endian = little_e
        sdp_width = ('0','0','0','0','0','0','0','1')
WARNING:Xst:647 - Input <wci_in[0]_MAddr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_in[0]_MFlag<18:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_in[1]_MAddr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_in[1]_MByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wci_in[1]_MFlag<18:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <base_rv> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../lib/hdl/virtex6/virtex6_plat_rv.ngc>.
Reading core <../../../../../imports/ocpi.core/exports/lib/devices/hdl/virtex6/time_server_rv.ngc>.
Loading core <virtex6_plat_rv> for timing and area information for instance <virtex6_plat_i>.
Loading core <time_server_rv> for timing and area information for instance <time_server_i>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <base_rv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block base_rv, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : base_rv.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2017
#      GND                         : 6
#      INV                         : 71
#      LUT1                        : 92
#      LUT2                        : 211
#      LUT3                        : 290
#      LUT4                        : 154
#      LUT5                        : 303
#      LUT6                        : 68
#      MUXCY                       : 428
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 391
# FlipFlops/Latches                : 1194
#      FD                          : 74
#      FDC                         : 30
#      FDCE                        : 95
#      FDE                         : 193
#      FDP                         : 14
#      FDPE                        : 4
#      FDR                         : 257
#      FDRE                        : 507
#      FDS                         : 2
#      FDSE                        : 17
#      LD                          : 1
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Shift Registers                  : 64
#      SRLC16E                     : 64

Device utilization summary:
---------------------------

Selected Device : 6vcx75tff484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1194  out of  93120     1%  
 Number of Slice LUTs:                 1301  out of  46560     2%  
    Number used as Logic:              1189  out of  46560     2%  
    Number used as Memory:              112  out of  16720     0%  
       Number used as RAM:               48
       Number used as SRL:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1804
   Number with an unused Flip Flop:     610  out of   1804    33%  
   Number with an unused LUT:           503  out of   1804    27%  
   Number of fully used LUT-FF pairs:   691  out of   1804    38%  
   Number of unique control sets:        63

IO Utilization: 
 Number of IOs:                         890
 Number of bonded IOBs:                   0  out of    240     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                                                                                                      | Clock buffer(FF name)                          | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
wci_in[0]_Clk                                                                                                                                     | NONE(virtex6_plat_i/wci/wci_decode/my_data_r_0)| 85    |
wci_in[1]_Clk                                                                                                                                     | NONE(time_server_i/wci/wci_decode/my_data_r_0) | 495   |
time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o(time_server_i/worker/ts/Mram_s_ppsOutMode_dD_OUT[1]_GND_100_o_Mux_14_o11:O)| NONE(*)(time_server_i/worker/ts/ppsOut)        | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.730ns (Maximum Frequency: 366.332MHz)
   Minimum input arrival time before clock: 1.875ns
   Maximum output required time after clock: 2.196ns
   Maximum combinational path delay: 0.416ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wci_in[0]_Clk'
  Clock period: 2.194ns (frequency: 455.746MHz)
  Total number of paths / destination ports: 578 / 120
-------------------------------------------------------------------------
Delay:               2.194ns (Levels of Logic = 4)
  Source:            virtex6_plat_i/wci/wci_decode/my_offset_r_3 (FF)
  Destination:       virtex6_plat_i/wci/LEDS_property/value_0 (FF)
  Source Clock:      wci_in[0]_Clk rising
  Destination Clock: wci_in[0]_Clk rising

  Data Path: virtex6_plat_i/wci/wci_decode/my_offset_r_3 to virtex6_plat_i/wci/LEDS_property/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.317   0.728  my_offset_r_3 (my_offset_r<3>)
     begin scope: 'virtex6_plat_i/wci/wci_decode/g0.g1[10].g2.prop:offset_in<3>'
     LUT6:I1->O            2   0.061   0.362  read_enable11 (read_enable1)
     LUT2:I1->O           32   0.061   0.469  write_enable1 (write_enable)
     end scope: 'virtex6_plat_i/wci/wci_decode/g0.g1[10].g2.prop:write_enable'
     end scope: 'virtex6_plat_i/wci/wci_decode:write_enables<10>'
     begin scope: 'virtex6_plat_i/wci/LEDS_property:write_enable'
     FDRE:CE                   0.196          value_0
    ----------------------------------------
    Total                      2.194ns (0.635ns logic, 1.559ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wci_in[1]_Clk'
  Clock period: 2.730ns (frequency: 366.332MHz)
  Total number of paths / destination ports: 15708 / 751
-------------------------------------------------------------------------
Delay:               2.730ns (Levels of Logic = 67)
  Source:            time_server_i/wci/timeNow_property/written (FF)
  Destination:       time_server_i/worker/ts/timeDeltaOut_63 (FF)
  Source Clock:      wci_in[1]_Clk rising
  Destination Clock: wci_in[1]_Clk rising

  Data Path: time_server_i/wci/timeNow_property/written to time_server_i/worker/ts/timeDeltaOut_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            150   0.317   0.846  written (written)
     end scope: 'time_server_i/wci/timeNow_property:written'
     end scope: 'time_server_i/wci:props_to_worker_timeNow_written'
     begin scope: 'time_server_i/worker:props_in_timeNow_written'
     begin scope: 'time_server_i/worker/ts:timeNow_written'
     LUT6:I1->O            1   0.061   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_lut<0> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_lut<0>)
     MUXCY:S->O            1   0.248   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<0> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<0>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<1> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<1>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<2> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<2>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<3> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<3>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<4> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<4>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<5> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<5>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<6> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<6>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<7> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<7>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<8> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<8>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<9> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<9>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<10> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<10>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<11> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<11>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<12> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<12>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<13> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<13>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<14> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<14>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<15> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<15>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<16> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<16>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<17> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<17>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<18> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<18>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<19> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<19>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<20> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<20>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<21> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<21>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<22> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<22>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<23> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<23>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<24> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<24>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<25> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<25>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<26> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<26>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<27> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<27>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<28> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<28>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<29> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<29>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<30> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<30>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<31> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<31>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<32> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<32>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<33> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<33>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<34> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<34>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<35> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<35>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<36> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<36>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<37> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<37>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<38> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<38>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<39> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<39>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<40> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<40>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<41> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<41>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<42> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<42>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<43> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<43>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<44> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<44>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<45> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<45>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<46> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<46>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<47> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<47>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<48> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<48>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<49> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<49>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<50> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<50>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<51> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<51>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<52> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<52>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<53> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<53>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<54> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<54>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<55> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<55>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<56> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<56>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<57> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<57>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<58> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<58>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<59> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<59>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<60> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<60>)
     MUXCY:CI->O           1   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<61> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<61>)
     MUXCY:CI->O           0   0.017   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<62> (Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_cy<62>)
     XORCY:CI->O           1   0.204   0.000  Msub_s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63:0>_xor<63> (s_nowInCC_dD_OUT[63]_s_timeIn[63]_sub_8_OUT<63>)
     FDRE:D                   -0.002          timeDeltaOut_63
    ----------------------------------------
    Total                      2.730ns (1.884ns logic, 0.846ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wci_in[0]_Clk'
  Total number of paths / destination ports: 186 / 132
-------------------------------------------------------------------------
Offset:              1.535ns (Levels of Logic = 5)
  Source:            wci_in[0]_MAddrSpace<0> (PAD)
  Destination:       virtex6_plat_i/wci/wci_decode/my_is_read_r (FF)
  Destination Clock: wci_in[0]_Clk rising

  Data Path: wci_in[0]_MAddrSpace<0> to virtex6_plat_i/wci/wci_decode/my_is_read_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'virtex6_plat_i:ctl_in_MAddrSpace<0>'
     begin scope: 'virtex6_plat_i/wci:inputs_MAddrSpace<0>'
     begin scope: 'virtex6_plat_i/wci/wci_decode:ocp_in_MAddrSpace<0>'
     LUT4:I0->O            2   0.061   0.699  GND_20_o_access_in[2]_equal_49_o<2>1 (GND_20_o_access_in[2]_equal_49_o)
     LUT5:I0->O            1   0.061   0.426  Reset_OR_DriverANDClockEnable11_SW0 (N28)
     LUT6:I4->O            1   0.061   0.000  my_is_read_r_rstpot (my_is_read_r_rstpot)
     FD:D                     -0.002          my_is_read_r
    ----------------------------------------
    Total                      1.535ns (0.410ns logic, 1.125ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wci_in[1]_Clk'
  Total number of paths / destination ports: 323 / 289
-------------------------------------------------------------------------
Offset:              1.875ns (Levels of Logic = 6)
  Source:            wci_in[1]_MReset_n (PAD)
  Destination:       time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_0 (FF)
  Destination Clock: wci_in[1]_Clk rising

  Data Path: wci_in[1]_MReset_n to time_server_i/worker/ts/syncFifo_setRefF/sGEnqPtr1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'time_server_i:ctl_in_MReset_n'
     begin scope: 'time_server_i/wci:inputs_MReset_n'
     INV:I->O            197   0.079   0.500  my_reset1_INV_0 (reset)
     end scope: 'time_server_i/wci:reset'
     begin scope: 'time_server_i/worker:ctl_in_reset'
     begin scope: 'time_server_i/worker/ts:RST'
     INV:I->O              2   0.079   0.344  RST_N1_INV_0 (RST_N)
     begin scope: 'time_server_i/worker/ts/syncFifo_setRefF:sRST'
     INV:I->O             17   0.079   0.429  sRST_inv1_INV_0 (sRST_inv)
     FDCE:CLR                  0.365          sGEnqPtr_0
    ----------------------------------------
    Total                      1.875ns (0.602ns logic, 1.273ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wci_in[0]_Clk'
  Total number of paths / destination ports: 149 / 35
-------------------------------------------------------------------------
Offset:              1.536ns (Levels of Logic = 4)
  Source:            virtex6_plat_i/wci/wci_decode/my_control_op_r_0 (FF)
  Destination:       wci_out[0]_SResp<1> (PAD)
  Source Clock:      wci_in[0]_Clk rising

  Data Path: virtex6_plat_i/wci/wci_decode/my_control_op_r_0 to wci_out[0]_SResp<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.317   0.706  my_control_op_r_0 (control_op<0>)
     LUT6:I1->O            7   0.061   0.391  my_error1 (my_error1)
     LUT3:I2->O            0   0.061   0.000  GND_20_o_my_error_AND_4_o1 (resp<1>)
     end scope: 'virtex6_plat_i/wci/wci_decode:resp<1>'
     end scope: 'virtex6_plat_i/wci:outputs_SResp<1>'
     end scope: 'virtex6_plat_i:ctl_out_SResp<1>'
    ----------------------------------------
    Total                      1.536ns (0.439ns logic, 1.097ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wci_in[1]_Clk'
  Total number of paths / destination ports: 412 / 35
-------------------------------------------------------------------------
Offset:              2.196ns (Levels of Logic = 7)
  Source:            time_server_i/wci/wci_decode/my_hi32_r (FF)
  Destination:       wci_out[1]_SData<25> (PAD)
  Source Clock:      wci_in[1]_Clk rising

  Data Path: time_server_i/wci/wci_decode/my_hi32_r to wci_out[1]_SData<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            194   0.317   0.672  my_hi32_r (hi32)
     end scope: 'time_server_i/wci/wci_decode:hi32'
     begin scope: 'time_server_i/wci/delta_readback:hi32'
     LUT3:I0->O            1   0.061   0.512  Mmux_data_out321 (data_out<9>)
     end scope: 'time_server_i/wci/delta_readback:data_out<9>'
     begin scope: 'time_server_i/wci/readback:data_inputs<1><9>'
     LUT5:I2->O            1   0.061   0.512  Mmux_data_output321 (Mmux_data_output32)
     LUT4:I1->O            0   0.061   0.000  Mmux_data_output322 (data_output<9>)
     end scope: 'time_server_i/wci/readback:data_output<9>'
     end scope: 'time_server_i/wci:outputs_SData<9>'
     end scope: 'time_server_i:ctl_out_SData<9>'
    ----------------------------------------
    Total                      2.196ns (0.500ns logic, 1.696ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Delay:               0.416ns (Levels of Logic = 4)
  Source:            wci_in[0]_MCmd<0> (PAD)
  Destination:       wci_out[0]_SThreadBusy<0> (PAD)

  Data Path: wci_in[0]_MCmd<0> to wci_out[0]_SThreadBusy<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'virtex6_plat_i:ctl_in_MCmd<0>'
     begin scope: 'virtex6_plat_i/wci:inputs_MCmd<0>'
     begin scope: 'virtex6_plat_i/wci/wci_decode:ocp_in_MCmd<0>'
     LUT5:I0->O            0   0.061   0.000  busy1 (busy)
     end scope: 'virtex6_plat_i/wci/wci_decode:busy'
     end scope: 'virtex6_plat_i/wci:outputs_SThreadBusy<0>'
     end scope: 'virtex6_plat_i:ctl_out_SThreadBusy<0>'
    ----------------------------------------
    Total                      0.416ns (0.416ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock wci_in[0]_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wci_in[0]_Clk  |    2.194|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wci_in[1]_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wci_in[1]_Clk  |    2.730|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.46 secs
 
--> 


Total memory usage is 523132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

0:08.02 at 10:57:24
. /opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /opt/Xilinx/14.7/ISE_DS/common
. /opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /opt/Xilinx/14.7/ISE_DS/EDK
. /opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /opt/Xilinx/14.7/ISE_DS/PlanAhead
. /opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design base_rv.ngc ...
WARNING:NetListWriters:298 - No output is written to base_rv.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:305 - Port bus wci_in[0]_MCmd has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MCmd on block base_rv using the data wci_in[0]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MAddr has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MAddr on block base_rv using the data wci_in[0]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MAddrSpace has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MAddrSpace on block base_rv using the data
   wci_in[0]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MByteEn has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MByteEn on block base_rv using the data wci_in[0]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MData has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MData on block base_rv using the data wci_in[0]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[0]_MFlag has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[0]_MFlag on block base_rv using the data wci_in[0]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MCmd has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MCmd on block base_rv using the data wci_in[1]_MCmd<2:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MAddr has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MAddr on block base_rv using the data wci_in[1]_MAddr<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MAddrSpace has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MAddrSpace on block base_rv using the data
   wci_in[1]_MAddrSpace<0:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MByteEn has a mismatched
   property name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MByteEn on block base_rv using the data wci_in[1]_MByteEn<3:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MData has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MData on block base_rv using the data wci_in[1]_MData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_in[1]_MFlag has a mismatched property
   name wci_in on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_in[1]_MFlag on block base_rv using the data wci_in[1]_MFlag<18:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SData has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SData on block base_rv using the data wci_out[0]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SResp has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SResp on block base_rv using the data wci_out[0]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SFlag has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SFlag on block base_rv using the data wci_out[0]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[0]_SThreadBusy has a mismatched
   property name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[0]_SThreadBusy on block base_rv using the data
   wci_out[0]_SThreadBusy<0:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SData has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SData on block base_rv using the data wci_out[1]_SData<31:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SResp has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SResp on block base_rv using the data wci_out[1]_SResp<1:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SFlag has a mismatched property
   name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SFlag on block base_rv using the data wci_out[1]_SFlag<2:0>.
WARNING:NetListWriters:305 - Port bus wci_out[1]_SThreadBusy has a mismatched
   property name wci_out on block base_rv.
WARNING:NetListWriters:303 - Unable to preserve the ordering for port bus
   wci_out[1]_SThreadBusy on block base_rv using the data
   wci_out[1]_SThreadBusy<0:0>.
  finished :Prep
Writing EDIF netlist file base_rv.ndf ...
ngc2edif: Total memory usage is 104476 kilobytes

