# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../rtl/and2.vhd" \
"../../../../../rtl/inv2.vhd" \
"../../../../../rtl/or2.vhd" \
"../../../../../rtl/task4.vhd" \
"../../../../../rtl/test4.vhd" \

# Do not sort compile order
nosort
