/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  reg [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[181] & in_data[144]);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_0_4z = ~in_data[13];
  assign celloutsig_0_34z = celloutsig_0_13z | celloutsig_0_15z;
  assign celloutsig_1_2z = ~(in_data[115] ^ celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ celloutsig_1_3z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_3z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z[4] ^ celloutsig_0_7z);
  reg [2:0] _08_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 3'h0;
    else _08_ <= celloutsig_0_3z[2:0];
  assign out_data[2:0] = _08_;
  assign celloutsig_1_14z = { in_data[133:126], celloutsig_1_1z } === celloutsig_1_9z[9:1];
  assign celloutsig_0_0z = in_data[9:2] >= in_data[89:82];
  assign celloutsig_0_1z = { in_data[94:90], celloutsig_0_0z } >= in_data[65:60];
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z } && in_data[136:134];
  assign celloutsig_1_19z = { in_data[177:176], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_15z } && { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[15:10], celloutsig_0_1z, celloutsig_0_1z } && in_data[8:1];
  assign celloutsig_1_1z = in_data[153:136] < { in_data[148:132], celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_9z[3:0] < celloutsig_0_8z;
  assign celloutsig_0_3z = - { in_data[43], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = ~ { celloutsig_0_6z[2:0], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[145:136], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z } <<< in_data[143:130];
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_3z) | celloutsig_1_4z);
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_1z) | celloutsig_1_3z);
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[52:45], celloutsig_0_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_9z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_9z = { in_data[76:71], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_9z[11]) | (celloutsig_1_5z & celloutsig_1_3z));
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
