============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Oct 15 2025  01:48:51 pm
  Module:                 seq_det
  Operating conditions:   WC (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin out_o
           View: WC_VIEW
          Group: EXT_CLK
     Startpoint: (F) in_i
          Clock: (R) EXT_CLK
       Endpoint: (R) out_o
          Clock: (R) EXT_CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            6     
       Src Latency:+     400          400     
       Net Latency:+     600 (I)      600 (I) 
           Arrival:=    3000         1006     
                                              
      Output Delay:-     600                  
       Uncertainty:-     200                  
     Required Time:=    2200                  
      Launch Clock:-    1006                  
       Input Delay:-    1000                  
         Data Path:-     193                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              1000            func.sdc_3_line_26 
  output_delay             600             func.sdc_3_line_39 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  in_i           -       -      F     (arrival)      5   6.9    27     0    2006    (-,-) 
  g1576__6783/ZN -       A1->ZN R     NR2D3          1   4.5    74    55    2062    (-,-) 
  g1574__5107/ZN -       A2->ZN F     NR2XD3         1  10.6    48    58    2119    (-,-) 
  g1572/ZN       -       I->ZN  R     INVD12         1 100.0   116    81    2200    (-,-) 
  out_o          <<<     -      R     (port)         -     -     -     0    2200    (-,-) 
#-----------------------------------------------------------------------------------------


