///////////////////////////////////////////////////////////////////////
//
// Parts file configuration file for ICE
//
//   Author: Koji HIJKURO <koji.hijikuro@nms.necel.com>
//   Date  : Dec 09 ,2009
//
///////////////////////////////////////////////////////////////////////
//
// [FILE FORMAT]
//
// <Identifier>,<ModuleName>,<ChangeName(if use)>
//   Identifier - C:Replace,K:Keep,D:Delete
//
// [NOTE]
// When ChangeName is set, mkparts search the name of ChangeName 
// in Device Macro data base. Otherwise, the name of ModuleName was
// used.
//
////////////////////////////////////////////////////////////////////// 
C,D78F1235_SDADLYV1        // SDADLY
C,D78F1845_APBBR0V1        // APBBR
C,D78F1845_CIB0V1          // CIB
C,D78F1845_CSC0V1          // CSC
C,D78F1845_INTEN0V1        // INTEN
C,D78F1845_MODECTL0V1      // MODECTL
C,D78F1845_PCLBUZ0V1       // PCLBUZ
C,D78F1845_PROCNF0V1       // PROCONF
C,QL85EFCBM2SF2V1          // DFCB
C,QLK0RCPU0V2,QLK0RCPUEVA0V2           // CPU
C,QLK0RFCBM2SF1V1          // CFCB
C,QLK0RHEXDEC0V1           // HEXDEC
C,QLK0RINTM4V1,QLK0RINTM4EVAV1         // INTM4
C,QLK0RINTM8V1,QLK0RINTM8EVAV1         // INTM8
C,QLK0RMAW0V1              // MAW
C,QLK0RSCON0V1             // SCON
C,QLNPSAFC0A10V1           // AFC
C,QMK0RADA3224V1,QASADA324V1           // AD
D,D78F1235_CAPBUFF         // CAPBUFF
D,D78F1235_NF              // NOISE FILTER
D,D78F1845_DFLTOP0V1       // DFLTOP
D,D78F1845_PORT0V1_IOBUF   // PORT0_IOBUF
D,D78F1845_PORT12V1_IOBUF  // PORT12_IOBUF
D,D78F1845_PORT13V1_IOBUF  // PORT13_IOBUF
D,D78F1845_PORT14V1_IOBUF  // PORT14_IOBUF
D,D78F1845_PORT15V1_IOBUF  // PORT15_IOBUF
D,D78F1845_PORT1V1_IOBUF   // PORT1_IOBUF
D,D78F1845_PORT3V1_IOBUF   // PORT3_IOBUF
D,D78F1845_PORT4V1_IOBUF   // PORT4_IOBUF
D,D78F1845_PORT5V1_IOBUF   // PORT5_IOBUF
D,D78F1845_PORT6V1_IOBUF   // PORT6_IOBUF
D,D78F1845_PORT7V1_IOBUF   // PORT7_IOBUF
D,D78F1845_RAMTOP0V1       // RAMTOP
D,QAHDRV1HNV1              // DRV
D,QAHPLMF2MPLLEVAV1        // PLL
D,QAHPLMF2MPLLV1           // PLL
D,QAHPOC4HNLVIV1           // POCLVI
D,QAHREGHHNV1              // CHIPREG
D,QAHROS2BN30KWTV1         // L-ROSC
D,QAHROS3HNWTV1            // H-ROSC
D,QI00300DRKS2             // POCDIS
D,QID0300PRKS2             // RESET BUF
D,QIFLVPP1KRKS2            // VPP
D,QIVG0005R03KS2           // POWER
D,QMK0RCAP2V1              // CAP2
D,QMK0RCAP3V1              // CAP3
D,QMK0RCAPV1               // CAP
D,QMK0RRA006KP2V1          // RAM0
D,QMK0RRA006KP2V1          // RAM1
D,QMK0RRA006KP2V1          // RAM2
D,QNSI1N256KEV1            // CFLASH
D,QNSI1NCP5V1              // DFLASH_CP
D,QNSI1NCPEV1              // CFLASH_CP
D,QNSR1N032K7V1            // DFLASH
D,QOP0063RKS2              // POCTEST
D,QOSC20MNL5KS2            // OSCMAIN
D,SS2NDS_FLTOP256K0V1      // FLTOP
K,D78F1845_ADPSEL0V1       // ADPSEL
K,D78F1845_AFCANBB0V1      // AFCBB
K,D78F1845_CLM0V1          // CLM
K,D78F1845_CS0V1           // CS
K,D78F1845_DCIB0V1         // DCIB
K,D78F1845_FCBBB0V1        // FCBBB
K,D78F1845_IAW0V1          // IAW
K,D78F1845_MDROR0V1        // MDROR
K,D78F1845_MISCOR0V1       // MISCOR
K,D78F1845_PFSEL0V1        // PFSEL
K,D78F1845_PORT0V1         // PORT0
K,D78F1845_PORT10V1        // PORT10
K,D78F1845_PORT12V1        // PORT12
K,D78F1845_PORT13V1        // PORT13
K,D78F1845_PORT14V1        // PORT14
K,D78F1845_PORT15V1        // PORT15
K,D78F1845_PORT1V1         // PORT1
K,D78F1845_PORT3V1         // PORT3
K,D78F1845_PORT4V1         // PORT4
K,D78F1845_PORT5V1         // PORT5
K,D78F1845_PORT6V1         // PORT6
C,D78F1845_PORT7V1         // PORT7
K,D78F1845_PORT8V1         // PORT8
K,D78F1845_PORT9V1         // PORT9
K,D78F1845_SYNCFILT0V1     // FILTER
K,D78F1845_WUTM0V1         // WUTM
K,QLK0RDMAC1V1             // DMAC
K,QLK0RINT61V1             // INTM6
K,QLK0RMULDIV0V1           // MULDIV
K,QLK0ROCD0V1              // OCD
K,QLK0RSAU02S01V           // SAU
K,QLK0RSAU02S0V1           // SAU
K,QLK0RTAU08R1V1           // TAU
K,QLK0RUARTFV1             // UARTF
K,QLK0RWWDT2V1             // WWDT
