

================================================================
== Vitis HLS Report for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V'
================================================================
* Date:           Sat Oct 15 11:10:25 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.409 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3  |      514|      514|         3|          1|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 6 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 7 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c5_V = alloca i32 1"   --->   Operation 9 'alloca' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_B_PE_0_185, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_B, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_B_PE_0_185, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten34"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c5_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c6_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i10 %indvar_flatten34"   --->   Operation 20 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%icmp_ln1069 = icmp_eq  i10 %indvar_flatten34_load, i10 512"   --->   Operation 21 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%add_ln1069_6 = add i10 %indvar_flatten34_load, i10 1"   --->   Operation 22 'add' 'add_ln1069_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.preheader, void %.loopexit.loopexit.exitStub"   --->   Operation 23 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 24 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.58ns)   --->   "%icmp_ln1069_11 = icmp_eq  i8 %indvar_flatten_load, i8 64"   --->   Operation 26 'icmp' 'icmp_ln1069_11' <Predicate = (!icmp_ln1069)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln422)   --->   "%xor_ln422 = xor i1 %icmp_ln1069_11, i1 1" [src/kernel_kernel.cpp:422]   --->   Operation 27 'xor' 'xor_ln422' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln106929 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 28 'icmp' 'icmp_ln106929' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln422 = and i1 %icmp_ln106929, i1 %xor_ln422" [src/kernel_kernel.cpp:422]   --->   Operation 29 'and' 'and_ln422' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln870_8 = add i4 %c7_V_load, i4 1"   --->   Operation 30 'add' 'add_ln870_8' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%or_ln870 = or i1 %and_ln422, i1 %icmp_ln1069_11"   --->   Operation 31 'or' 'or_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln870 = select i1 %or_ln870, i4 1, i4 %add_ln870_8"   --->   Operation 32 'select' 'select_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln1069 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 33 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.30ns)   --->   "%select_ln1069_19 = select i1 %icmp_ln1069_11, i8 1, i8 %add_ln1069"   --->   Operation 34 'select' 'select_ln1069_19' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln1069 = store i10 %add_ln1069_6, i10 %indvar_flatten34"   --->   Operation 35 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln1069 = store i8 %select_ln1069_19, i8 %indvar_flatten"   --->   Operation 36 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %select_ln870, i4 %c7_V"   --->   Operation 37 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%c6_V_1 = load i4 %c6_V"   --->   Operation 38 'load' 'c6_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%c5_V_5 = load i4 %c5_V"   --->   Operation 39 'load' 'c5_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c5_V_5, i32 3"   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i1 %tmp"   --->   Operation 41 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c6_V_1"   --->   Operation 42 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%empty_168 = add i3 %empty, i3 %zext_ln1069"   --->   Operation 43 'add' 'empty_168' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %empty_168"   --->   Operation 44 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr i256 %local_B, i64 0, i64 %p_cast"   --->   Operation 45 'getelementptr' 'local_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.20ns)   --->   "%in_data_V = load i3 %local_B_addr"   --->   Operation 46 'load' 'in_data_V' <Predicate = (!icmp_ln1069_11 & !icmp_ln106929)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %c5_V_5, i4 1"   --->   Operation 47 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.35ns)   --->   "%select_ln422 = select i1 %icmp_ln1069_11, i4 0, i4 %c6_V_1" [src/kernel_kernel.cpp:422]   --->   Operation 48 'select' 'select_ln422' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln870, i32 3"   --->   Operation 49 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv_i46_mid1 = zext i1 %tmp_2"   --->   Operation 50 'zext' 'conv_i46_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node empty_171)   --->   "%select_ln422_1 = select i1 %icmp_ln1069_11, i1 %tmp_2, i1 %tmp" [src/kernel_kernel.cpp:422]   --->   Operation 51 'select' 'select_ln422_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node empty_171)   --->   "%zext_ln422 = zext i1 %select_ln422_1" [src/kernel_kernel.cpp:422]   --->   Operation 52 'zext' 'zext_ln422' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.35ns)   --->   "%select_ln422_2 = select i1 %icmp_ln1069_11, i4 %add_ln870, i4 %c5_V_5" [src/kernel_kernel.cpp:422]   --->   Operation 53 'select' 'select_ln422_2' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln422 = trunc i4 %select_ln422_2" [src/kernel_kernel.cpp:422]   --->   Operation 54 'trunc' 'trunc_ln422' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_addr_1 = getelementptr i256 %local_B, i64 0, i64 %conv_i46_mid1"   --->   Operation 55 'getelementptr' 'local_B_addr_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.20ns)   --->   "%local_B_load_1 = load i3 %local_B_addr_1"   --->   Operation 56 'load' 'local_B_load_1' <Predicate = (!icmp_ln1069 & icmp_ln1069_11)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln870_7 = add i4 %select_ln422, i4 1"   --->   Operation 57 'add' 'add_ln870_7' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_171)   --->   "%empty_170 = trunc i4 %add_ln870_7"   --->   Operation 58 'trunc' 'empty_170' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.57ns) (out node of the LUT)   --->   "%empty_171 = add i3 %empty_170, i3 %zext_ln422"   --->   Operation 59 'add' 'empty_171' <Predicate = (!icmp_ln1069)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast1 = zext i3 %empty_171"   --->   Operation 60 'zext' 'p_cast1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%local_B_addr_2 = getelementptr i256 %local_B, i64 0, i64 %p_cast1"   --->   Operation 61 'getelementptr' 'local_B_addr_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.20ns)   --->   "%local_B_load_2 = load i3 %local_B_addr_2"   --->   Operation 62 'load' 'local_B_load_2' <Predicate = (!icmp_ln1069 & !icmp_ln1069_11 & icmp_ln106929)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/1] (0.35ns)   --->   "%select_ln1069_18 = select i1 %and_ln422, i4 %add_ln870_7, i4 %select_ln422"   --->   Operation 63 'select' 'select_ln1069_18' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln422 = store i4 %select_ln422_2, i4 %c5_V" [src/kernel_kernel.cpp:422]   --->   Operation 64 'store' 'store_ln422' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_18, i4 %c6_V"   --->   Operation 65 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 66 [1/2] (1.20ns)   --->   "%in_data_V = load i3 %local_B_addr"   --->   Operation 66 'load' 'in_data_V' <Predicate = (!icmp_ln1069_11 & !icmp_ln106929)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 32, i32 63"   --->   Operation 67 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 64, i32 95"   --->   Operation 68 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 96, i32 127"   --->   Operation 69 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%data_split_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 128, i32 159"   --->   Operation 70 'partselect' 'data_split_V_4' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%data_split_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 160, i32 191"   --->   Operation 71 'partselect' 'data_split_V_5' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%data_split_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 192, i32 223"   --->   Operation 72 'partselect' 'data_split_V_6' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%data_split_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 224, i32 255"   --->   Operation 73 'partselect' 'data_split_V_7' <Predicate = (!icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_169 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 75 'speclooptripcount' 'empty_169' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (1.20ns)   --->   "%local_B_load_1 = load i3 %local_B_addr_1"   --->   Operation 76 'load' 'local_B_load_1' <Predicate = (!icmp_ln1069 & icmp_ln1069_11)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_11)   --->   "%data_split_V_1_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 32, i32 63"   --->   Operation 77 'partselect' 'data_split_V_1_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_11)   --->   "%select_ln422_3 = select i1 %icmp_ln1069_11, i32 %data_split_V_1_mid, i32 %data_split_V_1" [src/kernel_kernel.cpp:422]   --->   Operation 78 'select' 'select_ln422_3' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_12)   --->   "%data_split_V_2_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 64, i32 95"   --->   Operation 79 'partselect' 'data_split_V_2_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_12)   --->   "%select_ln422_4 = select i1 %icmp_ln1069_11, i32 %data_split_V_2_mid, i32 %data_split_V_2" [src/kernel_kernel.cpp:422]   --->   Operation 80 'select' 'select_ln422_4' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_13)   --->   "%data_split_V_3_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 96, i32 127"   --->   Operation 81 'partselect' 'data_split_V_3_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_13)   --->   "%select_ln422_5 = select i1 %icmp_ln1069_11, i32 %data_split_V_3_mid, i32 %data_split_V_3" [src/kernel_kernel.cpp:422]   --->   Operation 82 'select' 'select_ln422_5' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_14)   --->   "%data_split_V_4_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 128, i32 159"   --->   Operation 83 'partselect' 'data_split_V_4_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_14)   --->   "%select_ln422_6 = select i1 %icmp_ln1069_11, i32 %data_split_V_4_mid, i32 %data_split_V_4" [src/kernel_kernel.cpp:422]   --->   Operation 84 'select' 'select_ln422_6' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_15)   --->   "%data_split_V_5_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 160, i32 191"   --->   Operation 85 'partselect' 'data_split_V_5_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_15)   --->   "%select_ln422_7 = select i1 %icmp_ln1069_11, i32 %data_split_V_5_mid, i32 %data_split_V_5" [src/kernel_kernel.cpp:422]   --->   Operation 86 'select' 'select_ln422_7' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_16)   --->   "%data_split_V_6_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 192, i32 223"   --->   Operation 87 'partselect' 'data_split_V_6_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_16)   --->   "%select_ln422_8 = select i1 %icmp_ln1069_11, i32 %data_split_V_6_mid, i32 %data_split_V_6" [src/kernel_kernel.cpp:422]   --->   Operation 88 'select' 'select_ln422_8' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_17)   --->   "%data_split_V_7_mid = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_1, i32 224, i32 255"   --->   Operation 89 'partselect' 'data_split_V_7_mid' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_17)   --->   "%select_ln422_9 = select i1 %icmp_ln1069_11, i32 %data_split_V_7_mid, i32 %data_split_V_7" [src/kernel_kernel.cpp:422]   --->   Operation 90 'select' 'select_ln422_9' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_424_2_VITIS_LOOP_426_3_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (1.20ns)   --->   "%local_B_load_2 = load i3 %local_B_addr_2"   --->   Operation 92 'load' 'local_B_load_2' <Predicate = (!icmp_ln1069 & !icmp_ln1069_11 & icmp_ln106929)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069)   --->   "%trunc_ln1069 = trunc i256 %local_B_load_2"   --->   Operation 93 'trunc' 'trunc_ln1069' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069)   --->   "%trunc_ln1069_2 = trunc i256 %local_B_load_1"   --->   Operation 94 'trunc' 'trunc_ln1069_2' <Predicate = (!icmp_ln1069 & icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069)   --->   "%trunc_ln1069_3 = trunc i256 %in_data_V"   --->   Operation 95 'trunc' 'trunc_ln1069_3' <Predicate = (!icmp_ln1069 & !icmp_ln1069_11 & !and_ln422)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069)   --->   "%select_ln422_10 = select i1 %icmp_ln1069_11, i32 %trunc_ln1069_2, i32 %trunc_ln1069_3" [src/kernel_kernel.cpp:422]   --->   Operation 96 'select' 'select_ln422_10' <Predicate = (!icmp_ln1069 & !and_ln422)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069 = select i1 %and_ln422, i32 %trunc_ln1069, i32 %select_ln422_10"   --->   Operation 97 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_11)   --->   "%data_split_V_1_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 32, i32 63"   --->   Operation 98 'partselect' 'data_split_V_1_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_11 = select i1 %and_ln422, i32 %data_split_V_1_mid1, i32 %select_ln422_3"   --->   Operation 99 'select' 'select_ln1069_11' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_12)   --->   "%data_split_V_2_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 64, i32 95"   --->   Operation 100 'partselect' 'data_split_V_2_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_12 = select i1 %and_ln422, i32 %data_split_V_2_mid1, i32 %select_ln422_4"   --->   Operation 101 'select' 'select_ln1069_12' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_13)   --->   "%data_split_V_3_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 96, i32 127"   --->   Operation 102 'partselect' 'data_split_V_3_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_13 = select i1 %and_ln422, i32 %data_split_V_3_mid1, i32 %select_ln422_5"   --->   Operation 103 'select' 'select_ln1069_13' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_14)   --->   "%data_split_V_4_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 128, i32 159"   --->   Operation 104 'partselect' 'data_split_V_4_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_14 = select i1 %and_ln422, i32 %data_split_V_4_mid1, i32 %select_ln422_6"   --->   Operation 105 'select' 'select_ln1069_14' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_15)   --->   "%data_split_V_5_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 160, i32 191"   --->   Operation 106 'partselect' 'data_split_V_5_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_15 = select i1 %and_ln422, i32 %data_split_V_5_mid1, i32 %select_ln422_7"   --->   Operation 107 'select' 'select_ln1069_15' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_16)   --->   "%data_split_V_6_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 192, i32 223"   --->   Operation 108 'partselect' 'data_split_V_6_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_16 = select i1 %and_ln422, i32 %data_split_V_6_mid1, i32 %select_ln422_8"   --->   Operation 109 'select' 'select_ln1069_16' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_17)   --->   "%data_split_V_7_mid1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %local_B_load_2, i32 224, i32 255"   --->   Operation 110 'partselect' 'data_split_V_7_mid1' <Predicate = (!icmp_ln1069 & and_ln422)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1069_17 = select i1 %and_ln422, i32 %data_split_V_7_mid1, i32 %select_ln422_9"   --->   Operation 111 'select' 'select_ln1069_17' <Predicate = (!icmp_ln1069)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln426 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/kernel_kernel.cpp:426]   --->   Operation 112 'specpipeline' 'specpipeline_ln426' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/kernel_kernel.cpp:426]   --->   Operation 113 'specloopname' 'specloopname_ln426' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.58ns)   --->   "%p_0 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %select_ln1069, i32 %select_ln1069_11, i32 %select_ln1069_12, i32 %select_ln1069_13, i32 %select_ln1069_14, i32 %select_ln1069_15, i32 %select_ln1069_16, i32 %select_ln1069_17, i3 %trunc_ln422" [src/kernel_kernel.cpp:439]   --->   Operation 114 'mux' 'p_0' <Predicate = (!icmp_ln1069)> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_B_PE_0_185, i32 %p_0" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (!icmp_ln1069)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.52ns
The critical path consists of the following:
	'alloca' operation ('c7.V') [3]  (0 ns)
	'load' operation ('c7_V_load') on local variable 'c7.V' [39]  (0 ns)
	'icmp' operation ('icmp_ln106929') [69]  (0.656 ns)
	'and' operation ('and_ln422', src/kernel_kernel.cpp:422) [70]  (0.122 ns)
	'or' operation ('or_ln870') [103]  (0 ns)
	'select' operation ('select_ln870') [104]  (0.351 ns)
	'store' operation ('store_ln870') of variable 'select_ln870' on local variable 'c7.V' [111]  (0.387 ns)

 <State 2>: 2.83ns
The critical path consists of the following:
	'load' operation ('c6.V') on local variable 'c6.V' [18]  (0 ns)
	'select' operation ('select_ln422', src/kernel_kernel.cpp:422) [45]  (0.351 ns)
	'add' operation ('add_ln870_7') [71]  (0.708 ns)
	'add' operation ('empty_171') [74]  (0.572 ns)
	'getelementptr' operation ('local_B_addr_2') [76]  (0 ns)
	'load' operation ('local_B_load_2') on array 'local_B' [77]  (1.2 ns)

 <State 3>: 3.41ns
The critical path consists of the following:
	'load' operation ('in_data.V') on array 'local_B' [27]  (1.2 ns)
	'select' operation ('select_ln422_5', src/kernel_kernel.cpp:422) [59]  (0 ns)
	'select' operation ('select_ln1069_13') [88]  (0.227 ns)
	'mux' operation ('p_0', src/kernel_kernel.cpp:439) [100]  (0.584 ns)
	fifo write operation ('write_ln174', /mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fifo_B_PE_0_185' (/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [101]  (1.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
