<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ScheduleDAGSDNodes Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html">ScheduleDAGSDNodes</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGSDNodes Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ScheduleDAGSDNodes" --><!-- doxytag: inherits="llvm::ScheduleDAG" -->
<p><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html" title="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.">ScheduleDAGSDNodes</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling SDNode-based DAGs.  
 <a href="classllvm_1_1ScheduleDAGSDNodes.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGSDNodes:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGSDNodes__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGSDNodes_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGSDNodes_inherit__map" id="llvm_1_1ScheduleDAGSDNodes_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="35,5,179,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGSDNodes:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGSDNodes__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGSDNodes_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGSDNodes_coll__map" id="llvm_1_1ScheduleDAGSDNodes_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1913,1665,2057,1695"/><area shape="rect" id="node4" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="1551,1415,1713,1444"/><area shape="rect" id="node6" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG." alt="" coords="1587,1979,1677,2008"/><area shape="rect" id="node8" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; SDep, 4 \&gt;" alt="" coords="1037,2389,1251,2419"/><area shape="rect" id="node10" href="classllvm_1_1SmallVectorImpl.html" title="llvm::SmallVectorImpl\&lt; SDep \&gt;" alt="" coords="517,2443,741,2472"/><area shape="rect" id="node12" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable&#45;sized array), optimized for the case when the array is small..." alt="" coords="536,2389,723,2419"/><area shape="rect" id="node14" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class..." alt="" coords="1053,1391,1235,1420"/><area shape="rect" id="node94" href="structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics." alt="" coords="1555,491,1709,520"/><area shape="rect" id="node74" href="classllvm_1_1MCAsmInfo.html" title="This class is intended to be used as a base class for asm properties and features specific to the tar..." alt="" coords="1080,1112,1208,1141"/><area shape="rect" id="node96" href="structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler." alt="" coords="1047,667,1241,696"/><area shape="rect" id="node18" href="classbool.html" title="bool" alt="" coords="109,1752,157,1781"/><area shape="rect" id="node27" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="1055,1979,1233,2008"/><area shape="rect" id="node35" href="classllvm_1_1MCRegisterClass.html" title="MCRegisterClass &#45; Base class of TargetRegisterClass." alt="" coords="549,2200,709,2229"/><area shape="rect" id="node117" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low&#45;level Data Dependence DAG representa..." alt="" coords="557,8,701,37"/><area shape="rect" id="node20" href="classunsigned.html" title="unsigned" alt="" coords="589,711,669,740"/><area shape="rect" id="node51" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="1559,1468,1705,1497"/><area shape="rect" id="node53" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="1072,1497,1216,1527"/><area shape="rect" id="node92" href="classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target." alt="" coords="1903,325,2068,355"/><area shape="rect" id="node103" href="structllvm_1_1InstrItinerary.html" title="An itinerary represents the scheduling information for an instruction." alt="" coords="1076,241,1212,271"/><area shape="rect" id="node110" href="structllvm_1_1InstrStage.html" title="These values represent a non&#45;pipelined step in the execution of an instruction." alt="" coords="1083,120,1205,149"/><area shape="rect" id="node29" href="classllvm_1_1ArrayRef.html" title="llvm::ArrayRef\&lt; MCPhysReg \&gt;" alt="" coords="524,1859,735,1888"/><area shape="rect" id="node55" href="structllvm_1_1TargetRecip.html" title="llvm::TargetRecip" alt="" coords="565,1660,693,1689"/><area shape="rect" id="node60" href="classllvm_1_1Target.html" title="Target &#45; Wrapper for Target specific information." alt="" coords="1097,1059,1191,1088"/><area shape="rect" id="node62" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="1065,1284,1223,1313"/><area shape="rect" id="node64" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="1079,1337,1209,1367"/><area shape="rect" id="node67" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="1081,1687,1207,1716"/><area shape="rect" id="node87" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="1559,1733,1705,1763"/><area shape="rect" id="node69" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="1063,1444,1225,1473"/><area shape="rect" id="node71" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="1100,1005,1188,1035"/><area shape="rect" id="node79" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="1069,1633,1219,1663"/><area shape="rect" id="node84" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="1548,1665,1716,1695"/><area shape="rect" id="node82" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc." alt="" coords="1541,1361,1723,1391"/><area shape="rect" id="node99" href="classint.html" title="int" alt="" coords="611,153,648,183"/><area shape="rect" id="node122" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1897,2185,2073,2215"/><area shape="rect" id="node124" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; MachineBasicBlock \&gt;" alt="" coords="1499,2600,1765,2629"/><area shape="rect" id="node126" href="classllvm_1_1ilist__half__node.html" title="llvm::ilist_half_node\&lt; MachineBasicBlock \&gt;" alt="" coords="996,2632,1292,2661"/><area shape="rect" id="node128" href="classllvm_1_1ilist__node.html" title="ilist_node &#45; Base class that provides next/prev services for nodes that use ilist_nextprev_traits or ..." alt="" coords="1048,2579,1240,2608"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ScheduleDAGSDNodes-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">RegDefIter</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html" title="RegDefIter - In place iteration over the values defined by an SUnit.">RegDefIter</a> - In place iteration over the values defined by an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad73652eab6e03e092e32bde82040c8c7">ScheduleDAGSDNodes</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a65acf8b015de9e2836c1c4485482e097">~ScheduleDAGSDNodes</a> () override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#aa00d73e05dee6c2701209bac3d7786b8">Run</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *dag, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Run - perform scheduling.  <a href="#aa00d73e05dee6c2701209bac3d7786b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">newSUnit</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NewSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <a href="#a15c0200b4b6e12b97d270fbea215443e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3a4bc523c204969228191d06465dad0c">Clone</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clone - Creates a clone of the specified <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="#a3a4bc523c204969228191d06465dad0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3c3345f58d110bb14c409d80a8c34c64">BuildSchedGraph</a> (<a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BuildSchedGraph - Build the <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph from the selection dag that we are input.  <a href="#a3c3345f58d110bb14c409d80a8c34c64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ac8f6df53973157d119e2bf3fe0f4a91e">InitVRegCycleFlag</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">InitVRegCycleFlag - Set isVRegCycle if this node's single use is CopyToReg and its only active data operands are CopyFromReg within a single block loop.  <a href="#ac8f6df53973157d119e2bf3fe0f4a91e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e19da5240e1c311814f574bb0c235a4">InitNumRegDefsLeft</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">InitNumRegDefsLeft - Determine the # of regs defined by this node.  <a href="#a9e19da5240e1c311814f574bb0c235a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6ab45d1027ab01be9c371634c49d077b">computeLatency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">computeLatency - Compute node latency.  <a href="#a6ab45d1027ab01be9c371634c49d077b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a83980e58075cc47fa1a6dbc63bc81b8f">computeOperandLatency</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Def, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1Use.html">Use</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;dep) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule</a> ()=0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedule - Order nodes according to selected style, filling in the Sequence member.  <a href="#a6730dde277dec2e2f901917520c8b3cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a4b8c5a6f17aa50ecc8f64f74d4ba5e47">VerifyScheduledSequence</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">VerifyScheduledSequence - Verify that all SUnits are scheduled and consistent with the Sequence of scheduled instructions.  <a href="#a4b8c5a6f17aa50ecc8f64f74d4ba5e47"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6f60ed03227dbeb711a3ae9b1f0238e9">EmitSchedule</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;InsertPos)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitSchedule - Insert MachineInstrs into the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> according to the order specified in Sequence.  <a href="#a6f60ed03227dbeb711a3ae9b1f0238e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a64cb02795c0cd16acf06e2cb03807244">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3fd977c90e0dadc44ded650c2112c336">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a8cbdb500ba4abd11fd23de4e7a020a2d">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getGraphNodeLabel - Return a label for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> node in a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <a href="#a8cbdb500ba4abd11fd23de4e7a020a2d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6b08a15af6f0a05a50270e7848c259c3">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the basic block label.  <a href="#a6b08a15af6f0a05a50270e7848c259c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad2fe972e9d03e7c83ebf9685fb9fa574">getCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;GW) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a901a96fb8eb2598eed200755554567c0">isPassiveNode</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Node)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isPassiveNode - Return true if the node is a non-scheduled leaf.  <a href="#a901a96fb8eb2598eed200755554567c0"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9f718397926caadcb301ca1e00aaf68c">BB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a2dbfb92f74a3067ce823a76e3266b0e0">DAG</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a91db1a13eaa5f8a8ac8ac78b5a60791b">InstrItins</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e9bf8e61a41a12bd87df9f4c671b2c2">Sequence</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The schedule. Null SUnit*'s represent noop instructions.  <a href="#a9e9bf8e61a41a12bd87df9f4c671b2c2"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#abb7997ab526c9ce168442c850e615f8a">forceUnitLatencies</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ForceUnitLatencies - Return true if all scheduling edges should be given a latency value of one.  <a href="#abb7997ab526c9ce168442c850e615f8a"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html" title="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.">ScheduleDAGSDNodes</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling SDNode-based DAGs. </p>
<p>Edges between SUnits are initially based on edges in the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a>, and additional edges can be added by the schedulers as heuristics. SDNodes such as Constants, Registers, and a few others that are not interesting to schedulers are not allocated SUnits.</p>
<p>SDNodes with <a class="el" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a> operands are grouped along with the flagged nodes into a single <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> so that they are scheduled together.</p>
<p>SDNode-based scheduling graphs do not use <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e" title="A register anti-dependedence (aka WAR).">SDep::Anti</a> or <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36" title="A register output-dependence (aka WAW).">SDep::Output</a> edges. Physical register dependence information is not carried in the DAG and must be handled explicitly by schedulers. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00036">36</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ad73652eab6e03e092e32bde82040c8c7"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes" ref="ad73652eab6e03e092e32bde82040c8c7" args="(MachineFunction &amp;mf)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad73652eab6e03e092e32bde82040c8c7">ScheduleDAGSDNodes::ScheduleDAGSDNodes</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>mf</em></td><td>)</td>
          <td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00048">48</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a65acf8b015de9e2836c1c4485482e097"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::~ScheduleDAGSDNodes" ref="a65acf8b015de9e2836c1c4485482e097" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a65acf8b015de9e2836c1c4485482e097">llvm::ScheduleDAGSDNodes::~ScheduleDAGSDNodes</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00047">47</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a3c3345f58d110bb14c409d80a8c34c64"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::BuildSchedGraph" ref="a3c3345f58d110bb14c409d80a8c34c64" args="(AliasAnalysis *AA)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3c3345f58d110bb14c409d80a8c34c64">ScheduleDAGSDNodes::BuildSchedGraph</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>BuildSchedGraph - Build the <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph from the selection dag that we are input. </p>
<p>This <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph is similar to the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a>, but excludes nodes that aren't interesting to scheduling, and represents flagged together nodes with a single <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.</p>
<p>This <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> graph is similar to the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a>, but excludes nodes that aren't interesting to scheduling, and represents glued together nodes with a single <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00516">516</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a3a4bc523c204969228191d06465dad0c"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::Clone" ref="a3a4bc523c204969228191d06465dad0c" args="(SUnit *N)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3a4bc523c204969228191d06465dad0c">ScheduleDAGSDNodes::Clone</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clone - Creates a clone of the specified <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>
<p>It does not copy the predecessors / successors info nor the temporary scheduling states. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">89</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::hasPhysRegClobbers</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00295">llvm::SUnit::isCallOp</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00306">llvm::SUnit::isCloned</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00297">llvm::SUnit::isCommutable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00305">llvm::SUnit::isScheduleLow</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00296">llvm::SUnit::isTwoAddress</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00293">llvm::SUnit::isVRegCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">newSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00268">llvm::SUnit::OrigNode</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00309">llvm::SUnit::SchedulingPref</a>.</p>

</div>
</div>
<a class="anchor" id="a6ab45d1027ab01be9c371634c49d077b"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::computeLatency" ref="a6ab45d1027ab01be9c371634c49d077b" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6ab45d1027ab01be9c371634c49d077b">ScheduleDAGSDNodes::computeLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>computeLatency - Compute node latency. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00593">593</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00167">forceUnitLatencies()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00589">llvm::SDNode::getGluedNode()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00794">llvm::TargetInstrInfo::getInstrLatency()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp.html#a90ced5b13444cc227f84b9a9cac76f9c">HighLatencyCycles</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00040">InstrItins</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00128">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l01096">llvm::TargetInstrInfo::isHighLatencyDef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="a83980e58075cc47fa1a6dbc63bc81b8f"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::computeOperandLatency" ref="a83980e58075cc47fa1a6dbc63bc81b8f" args="(SDNode *Def, SDNode *Use, unsigned OpIdx, SDep &amp;dep) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a83980e58075cc47fa1a6dbc63bc81b8f">ScheduleDAGSDNodes::computeOperandLatency</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Use</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>dep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">627</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00158">llvm::ISD::CopyToReg</a>, <a class="el" href="PDBTypes_8h_source.html#l00278">llvm::Data</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00167">forceUnitLatencies()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">llvm::SDep::getKind()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00730">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00115">llvm::SDValue::getResNo()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00040">InstrItins</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00301">llvm::MachineBasicBlock::succ_empty()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a class="anchor" id="a64cb02795c0cd16acf06e2cb03807244"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::dumpNode" ref="a64cb02795c0cd16acf06e2cb03807244" args="(const SUnit *SU) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a64cb02795c0cd16acf06e2cb03807244">ScheduleDAGSDNodes::dumpNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#aea91269e2e90180d147f33a0fdde6994">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00654">654</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00156">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00355">llvm::SDNode::dump()</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00589">llvm::SDNode::getGluedNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fd977c90e0dadc44ded650c2112c336"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::dumpSchedule" ref="a3fd977c90e0dadc44ded650c2112c336" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a3fd977c90e0dadc44ded650c2112c336">ScheduleDAGSDNodes::dumpSchedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00676">676</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, and <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00043">Sequence</a>.</p>

</div>
</div>
<a class="anchor" id="a6f60ed03227dbeb711a3ae9b1f0238e9"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::EmitSchedule" ref="a6f60ed03227dbeb711a3ae9b1f0238e9" args="(MachineBasicBlock::iterator &amp;InsertPos)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6f60ed03227dbeb711a3ae9b1f0238e9">ScheduleDAGSDNodes::EmitSchedule</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertPos</em></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EmitSchedule - Insert MachineInstrs into the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> according to the order specified in Sequence. </p>
<p>EmitSchedule - Emit the machine code in scheduled order.</p>
<p>Return the new InsertPos and <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that contains this insertion point. <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html" title="ScheduleDAGSDNodes - A ScheduleDAG for scheduling SDNode-based DAGs.">ScheduleDAGSDNodes</a> holds a BB pointer for convenience, but this does not necessarily refer to returned BB. The emitter may split blocks. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00800">800</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00156">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineFunction_8h_source.html#l00333">llvm::MachineFunction::begin()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01119">llvm::SelectionDAG::ByvalParmDbgBegin()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01122">llvm::SelectionDAG::ByvalParmDbgEnd()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l01117">llvm::SelectionDAG::DbgBegin()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01118">llvm::SelectionDAG::DbgEnd()</a>, <a class="el" href="PDBTypes_8h_source.html#l00387">llvm::DI</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00649">llvm::InstrEmitter::EmitDbgValue()</a>, <a class="el" href="InstrEmitter_8h_source.html#l00118">llvm::InstrEmitter::EmitNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="InstrEmitter_8h_source.html#l00127">llvm::InstrEmitter::getBlock()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00144">llvm::MachineBasicBlock::getFirstNonPHI()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00165">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00589">llvm::SDNode::getGluedNode()</a>, <a class="el" href="InstrEmitter_8h_source.html#l00130">llvm::InstrEmitter::getInsertPos()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01115">llvm::SelectionDAG::hasDebugValues()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00941">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00064">llvm::TargetInstrInfo::insertNoop()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00306">llvm::SUnit::isCloned</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00268">llvm::SUnit::OrigNode</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00733">ProcessSourceNode()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00043">Sequence</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a class="anchor" id="abb7997ab526c9ce168442c850e615f8a"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::forceUnitLatencies" ref="abb7997ab526c9ce168442c850e615f8a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#abb7997ab526c9ce168442c850e615f8a">llvm::ScheduleDAGSDNodes::forceUnitLatencies</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ForceUnitLatencies - Return true if all scheduling edges should be given a latency value of one. </p>
<p>The default is to return false; schedulers may override this as needed. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00167">167</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00593">computeLatency()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2fe972e9d03e7c83ebf9685fb9fa574"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::getCustomGraphFeatures" ref="ad2fe972e9d03e7c83ebf9685fb9fa574" args="(GraphWriter&lt; ScheduleDAG * &gt; &amp;GW) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ad2fe972e9d03e7c83ebf9685fb9fa574">ScheduleDAGSDNodes::getCustomGraphFeatures</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>GW</em></td><td>)</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00291">291</a> of file <a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="GraphWriter_8h_source.html#l00283">llvm::GraphWriter&lt; GraphType &gt;::emitEdge()</a>, <a class="el" href="GraphWriter_8h_source.html#l00260">llvm::GraphWriter&lt; GraphType &gt;::emitSimpleNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00439">llvm::SDNode::getNodeId()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00326">llvm::SelectionDAG::getRoot()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a class="anchor" id="a6b08a15af6f0a05a50270e7848c259c3"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::getDAGName" ref="a6b08a15af6f0a05a50270e7848c259c3" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6b08a15af6f0a05a50270e7848c259c3">ScheduleDAGSDNodes::getDAGName</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the basic block label. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00913">913</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00229">llvm::MachineBasicBlock::getFullName()</a>.</p>

</div>
</div>
<a class="anchor" id="a8cbdb500ba4abd11fd23de4e7a020a2d"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::getGraphNodeLabel" ref="a8cbdb500ba4abd11fd23de4e7a020a2d" args="(const SUnit *SU) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a8cbdb500ba4abd11fd23de4e7a020a2d">ScheduleDAGSDNodes::getGraphNodeLabel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getGraphNodeLabel - Return a label for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> node in a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00270">270</a> of file <a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00156">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00589">llvm::SDNode::getGluedNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="raw__ostream_8h_source.html#l00478">llvm::raw_string_ostream::str()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e19da5240e1c311814f574bb0c235a4"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft" ref="a9e19da5240e1c311814f574bb0c235a4" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e19da5240e1c311814f574bb0c235a4">ScheduleDAGSDNodes::InitNumRegDefsLeft</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>InitNumRegDefsLeft - Determine the # of regs defined by this node. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00585">585</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::NumRegDefsLeft</a>.</p>

</div>
</div>
<a class="anchor" id="ac8f6df53973157d119e2bf3fe0f4a91e"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::InitVRegCycleFlag" ref="ac8f6df53973157d119e2bf3fe0f4a91e" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#ac8f6df53973157d119e2bf3fe0f4a91e">llvm::ScheduleDAGSDNodes::InitVRegCycleFlag</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>InitVRegCycleFlag - Set isVRegCycle if this node's single use is CopyToReg and its only active data operands are CopyFromReg within a single block loop. </p>

</div>
</div>
<a class="anchor" id="a901a96fb8eb2598eed200755554567c0"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::isPassiveNode" ref="a901a96fb8eb2598eed200755554567c0" args="(SDNode *Node)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a901a96fb8eb2598eed200755554567c0">llvm::ScheduleDAGSDNodes::isPassiveNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isPassiveNode - Return true if the node is a non-scheduled leaf. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00055">55</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00045">llvm::ISD::EntryToken</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a15c0200b4b6e12b97d270fbea215443e"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::newSUnit" ref="a15c0200b4b6e12b97d270fbea215443e" args="(SDNode *N)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a15c0200b4b6e12b97d270fbea215443e">ScheduleDAGSDNodes::newSUnit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>NewSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">68</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00415">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00362">llvm::TargetLoweringBase::getSchedulingPreference()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00286">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00410">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00309">llvm::SUnit::SchedulingPref</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00089">Clone()</a>.</p>

</div>
</div>
<a class="anchor" id="aa00d73e05dee6c2701209bac3d7786b8"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::Run" ref="aa00d73e05dee6c2701209bac3d7786b8" args="(SelectionDAG *dag, MachineBasicBlock *bb)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#aa00d73e05dee6c2701209bac3d7786b8">ScheduleDAGSDNodes::Run</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *&#160;</td>
          <td class="paramname"><em>dag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Run - perform scheduling. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">54</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">BB</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00050">llvm::ScheduleDAG::clearDAG()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">DAG</a>, <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">Schedule()</a>, and <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00043">Sequence</a>.</p>

</div>
</div>
<a class="anchor" id="a6730dde277dec2e2f901917520c8b3cc"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::Schedule" ref="a6730dde277dec2e2f901917520c8b3cc" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a6730dde277dec2e2f901917520c8b3cc">llvm::ScheduleDAGSDNodes::Schedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule - Order nodes according to selected style, filling in the Sequence member. </p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b8c5a6f17aa50ecc8f64f74d4ba5e47"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::VerifyScheduledSequence" ref="a4b8c5a6f17aa50ecc8f64f74d4ba5e47" args="(bool isBottomUp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a4b8c5a6f17aa50ecc8f64f74d4ba5e47">ScheduleDAGSDNodes::VerifyScheduledSequence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isBottomUp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>VerifyScheduledSequence - Verify that all SUnits are scheduled and consistent with the Sequence of scheduled instructions. </p>
<p>VerifyScheduledSequence - Verify that all SUnits were scheduled and that their state is consistent with the nodes listed in Sequence.</p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00690">690</a> of file <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00043">Sequence</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00383">llvm::ScheduleDAG::VerifyScheduledDAG()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a9f718397926caadcb301ca1e00aaf68c"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::BB" ref="a9f718397926caadcb301ca1e00aaf68c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9f718397926caadcb301ca1e00aaf68c">llvm::ScheduleDAGSDNodes::BB</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00038">38</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">computeOperandLatency()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00800">EmitSchedule()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00913">getDAGName()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00703">ProcessSDDbgValues()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00733">ProcessSourceNode()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a class="anchor" id="a2dbfb92f74a3067ce823a76e3266b0e0"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::DAG" ref="a2dbfb92f74a3067ce823a76e3266b0e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>* <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a2dbfb92f74a3067ce823a76e3266b0e0">llvm::ScheduleDAGSDNodes::DAG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00039">39</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00800">EmitSchedule()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00291">getCustomGraphFeatures()</a>, <a class="el" href="SelectionDAGPrinter_8cpp_source.html#l00270">getGraphNodeLabel()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00068">newSUnit()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>.</p>

</div>
</div>
<a class="anchor" id="a91db1a13eaa5f8a8ac8ac78b5a60791b"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::InstrItins" ref="a91db1a13eaa5f8a8ac8ac78b5a60791b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>* <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a91db1a13eaa5f8a8ac8ac78b5a60791b">llvm::ScheduleDAGSDNodes::InstrItins</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00040">40</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00593">computeLatency()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00627">computeOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e9bf8e61a41a12bd87df9f4c671b2c2"></a><!-- doxytag: member="llvm::ScheduleDAGSDNodes::Sequence" ref="a9e9bf8e61a41a12bd87df9f4c671b2c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*&gt; <a class="el" href="classllvm_1_1ScheduleDAGSDNodes.html#a9e9bf8e61a41a12bd87df9f4c671b2c2">llvm::ScheduleDAGSDNodes::Sequence</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The schedule. Null SUnit*'s represent noop instructions. </p>

<p>Definition at line <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00043">43</a> of file <a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00676">dumpSchedule()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00800">EmitSchedule()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00054">Run()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00690">VerifyScheduledSequence()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a></li>
<li><a class="el" href="ScheduleDAGSDNodes_8cpp_source.html">ScheduleDAGSDNodes.cpp</a></li>
<li><a class="el" href="SelectionDAGPrinter_8cpp_source.html">SelectionDAGPrinter.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:35 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
