<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_fp_functions_180/sim/FP_Div_altera_fp_functions_180_dj5ikpq_memoryC0_uid146_invTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_180" />
 <file
   path="altera_fp_functions_180/sim/FP_Div_altera_fp_functions_180_dj5ikpq_memoryC1_uid149_invTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_180" />
 <file
   path="altera_fp_functions_180/sim/FP_Div_altera_fp_functions_180_dj5ikpq_memoryC2_uid152_invTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_180" />
 <file
   path="altera_fp_functions_180/sim/dspba_library_package.vhd"
   type="VHDL"
   library="altera_fp_functions_180" />
 <file
   path="altera_fp_functions_180/sim/dspba_library.vhd"
   type="VHDL"
   library="altera_fp_functions_180" />
 <file
   path="altera_fp_functions_180/sim/FP_Div_altera_fp_functions_180_dj5ikpq.vhd"
   type="VHDL"
   library="altera_fp_functions_180" />
 <file
   path="sim/FP_Div.v"
   type="VERILOG"
   library="FP_Div"
   hasInlineConfiguration="true" />
 <topLevel name="FP_Div.FP_Div" />
 <deviceFamily name="stratix10" />
</simPackage>
