<stg><name>convolution1_fix_Pipeline_Convolution1_loop</name>


<trans_list>

<trans id="554" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %id = alloca i32 1

]]></Node>
<StgValue><ssdm name="id"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %tmp2_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %tmp2_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_1_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %tmp2_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_2_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %tmp2_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_3_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %tmp2_V_5_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_5_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %tmp2_V_6_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_6_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %tmp2_V_7_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_7_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %tmp2_V_8_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_8_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %tmp2_V_9_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_9_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %tmp2_V_10_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_10_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %tmp2_V_11_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_11_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %tmp1_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %tmp1_V_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %tmp1_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %tmp1_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %tmp1_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %tmp1_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %kr_V_0_01126 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_0_01126"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %kr_V_1_01127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_1_01127"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %kr_V_2_01128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_2_01128"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %kr_V_3_01129 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_3_01129"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %kr_V_4_01130 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_4_01130"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %kr_V_5_01131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_5_01131"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %kr_V_6_01132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_6_01132"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %kr_V_7_01133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_7_01133"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %kr_V_8_01134 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_8_01134"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %kr_V_9_01135 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_9_01135"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %kr_V_10_01136 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_10_01136"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %kr_V_11_01137 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_11_01137"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %tmp1_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %tmp1_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %tmp1_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_1_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %tmp1_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %tmp1_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %tmp1_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_2_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_9, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:41 %tmp2_V_0_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_0_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_0_0_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:42 %tmp2_V_1_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_1_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_1_0_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:43 %tmp2_V_2_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_2_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_2_0_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:44 %tmp2_V_3_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_3_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_3_0_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:45 %tmp2_V_5_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_5_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_5_0_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:46 %tmp2_V_6_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_6_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_6_0_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:47 %tmp2_V_7_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_7_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_7_0_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:48 %tmp2_V_8_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_8_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_8_0_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:49 %tmp2_V_9_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_9_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_9_0_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:50 %tmp2_V_10_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_10_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_10_0_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:51 %tmp2_V_11_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp2_V_11_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_11_0_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:52 %tmp1_V_0_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_0_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_0_0_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:53 %tmp1_V_1_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_1_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_1_0_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:54 %tmp1_V_2_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_2_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_2_0_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:55 %tmp1_V_11_11_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_11_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_11_11_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:56 %tmp1_V_4_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_4_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_4_0_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:57 %tmp1_V_5_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_5_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_5_0_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:58 %tmp1_V_11_9_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_9_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_11_9_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:59 %tmp1_V_11_6_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_6_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_11_6_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:60 %tmp1_V_11_4_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_4_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_11_4_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:61 %tmp1_V_9_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_9

]]></Node>
<StgValue><ssdm name="tmp1_V_9_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:62 %tmp1_V_10_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_10_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_10_0_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:63 %tmp1_V_11_0_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp1_V_11_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_11_0_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:64 %store_ln0 = store i12 %tmp1_V_2_0_reload_read, i12 %tmp1_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:65 %store_ln0 = store i12 %tmp1_V_5_0_reload_read, i12 %tmp1_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:66 %store_ln0 = store i12 %tmp1_V_11_4_reload_read, i12 %tmp1_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:67 %store_ln0 = store i12 %tmp1_V_1_0_reload_read, i12 %tmp1_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:68 %store_ln0 = store i12 %tmp1_V_4_0_reload_read, i12 %tmp1_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i12 %tmp1_V_11_6_reload_read, i12 %tmp1_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i16 65535, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i16 65535, i16 %d

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i12 %tmp1_V_11_0_reload_read, i12 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i12 %tmp1_V_10_0_reload_read, i12 %tmp1_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i12 %tmp1_V_9_read, i12 %tmp1_V_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i12 %tmp1_V_11_9_reload_read, i12 %tmp1_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i12 %tmp1_V_11_11_reload_read, i12 %tmp1_V_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i12 %tmp1_V_0_0_reload_read, i12 %tmp1_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i12 %tmp2_V_11_0_reload_read, i12 %tmp2_V_11_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i12 %tmp2_V_10_0_reload_read, i12 %tmp2_V_10_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i12 %tmp2_V_9_0_reload_read, i12 %tmp2_V_9_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i12 %tmp2_V_8_0_reload_read, i12 %tmp2_V_8_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i12 %tmp2_V_7_0_reload_read, i12 %tmp2_V_7_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i12 %tmp2_V_6_0_reload_read, i12 %tmp2_V_6_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i12 %tmp2_V_5_0_reload_read, i12 %tmp2_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i12 %tmp2_V_3_0_reload_read, i12 %tmp2_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:86 %store_ln0 = store i12 %tmp2_V_2_0_reload_read, i12 %tmp2_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:87 %store_ln0 = store i12 %tmp2_V_1_0_reload_read, i12 %tmp2_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i12 %tmp2_V_0_0_reload_read, i12 %tmp2_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i12 0, i12 %id

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:91 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0 %id_3 = load i12 %id

]]></Node>
<StgValue><ssdm name="id_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln36 = icmp_eq  i12 %id_3, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %id_4 = add i12 %id_3, i12 1

]]></Node>
<StgValue><ssdm name="id_4"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln36 = br i1 %icmp_ln36, void %.split8, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8:0 %j_load = load i12 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="12">
<![CDATA[
.split8:2 %trunc_ln9 = trunc i12 %j_load

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8:3 %icmp_ln39 = icmp_eq  i2 %trunc_ln9, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8:4 %br_ln39 = br i1 %icmp_ln39, void %.split8._crit_edge_ifconv, void %.split.0

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split.0:2 %i_load = load i16 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="16">
<![CDATA[
.split.0:7 %sext_ln40 = sext i16 %i_load

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="16">
<![CDATA[
.split.0:8 %trunc_ln40 = trunc i16 %i_load

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split.0:9 %add_ln40 = add i17 %sext_ln40, i17 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.split.0:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln40, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="17">
<![CDATA[
.split.0:11 %trunc_ln40_1 = trunc i17 %add_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.0:12 %xor_ln40 = xor i7 %trunc_ln40, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.split.0:13 %p_and_t3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %xor_ln40

]]></Node>
<StgValue><ssdm name="p_and_t3_cast"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:14 %sub_ln40 = sub i8 0, i8 %p_and_t3_cast

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.split.0:15 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 0, i7 %trunc_ln40_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.0:16 %i_6 = select i1 %tmp, i8 %sub_ln40, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
.split.0:17 %sext_ln40_1 = sext i8 %i_6

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:18 %icmp_ln48 = icmp_eq  i8 %i_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0:25 %br_ln48 = br i1 %icmp_ln48, void %.split.0..split8._crit_edge_ifconv_crit_edge, void %.split3.0

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.0..split8._crit_edge_ifconv_crit_edge:0 %store_ln48 = store i16 %sext_ln40_1, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.split.0..split8._crit_edge_ifconv_crit_edge:1 %br_ln48 = br void %.split8._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3.0:52 %store_ln64 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:0 %j_load_1 = load i12 %j

]]></Node>
<StgValue><ssdm name="j_load_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:39 %add_ln64 = add i12 %j_load_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:40 %icmp_ln64_1 = icmp_ult  i12 %add_ln64, i12 3

]]></Node>
<StgValue><ssdm name="icmp_ln64_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:41 %select_ln64 = select i1 %icmp_ln64_1, i12 %add_ln64, i12 0

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:283 %trunc_ln119_2 = trunc i12 %j_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln119_2"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:308 %store_ln36 = store i12 %id_4, i12 %id

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:309 %store_ln64 = store i12 %select_ln64, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:32 %i_7 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:46 %add_ln72 = add i2 %trunc_ln9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:47 %icmp_ln73 = icmp_ne  i2 %add_ln72, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:48 %xor_ln73_2 = xor i2 %trunc_ln9, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln73_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:49 %t = select i1 %icmp_ln73, i2 %add_ln72, i2 %xor_ln73_2

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:50 %trunc_ln73 = trunc i16 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:51 %sext_ln73 = sext i16 %i_7

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:52 %add_ln73 = add i17 %sext_ln73, i17 2

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8._crit_edge_ifconv:53 %tmp_565 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln73, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8._crit_edge_ifconv:54 %icmp_ln73_4 = icmp_slt  i10 %tmp_565, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln73_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:55 %icmp_ln73_1 = icmp_ne  i2 %t, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:57 %zext_ln73 = zext i2 %t

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:58 %trunc_ln73_1 = trunc i17 %add_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:59 %trunc_ln73_2 = trunc i17 %add_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln73_2"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:60 %tmp_63_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln73_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:61 %newFirst74 = sub i9 %zext_ln73, i9 %trunc_ln73_1

]]></Node>
<StgValue><ssdm name="newFirst74"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:62 %newSecond75 = add i9 %tmp_63_cast, i9 %newFirst74

]]></Node>
<StgValue><ssdm name="newSecond75"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:66 %add_ln74 = add i17 %sext_ln73, i17 3

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8._crit_edge_ifconv:67 %tmp_566 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln74, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8._crit_edge_ifconv:68 %icmp_ln74 = icmp_slt  i10 %tmp_566, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:69 %trunc_ln74 = trunc i17 %add_ln74

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:70 %trunc_ln74_1 = trunc i17 %add_ln74

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:71 %tmp_64_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln74_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:72 %newFirst76 = sub i9 %zext_ln73, i9 %trunc_ln74

]]></Node>
<StgValue><ssdm name="newFirst76"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:73 %newSecond77 = add i9 %tmp_64_cast, i9 %newFirst76

]]></Node>
<StgValue><ssdm name="newSecond77"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8._crit_edge_ifconv:77 %add_ln75 = add i7 %trunc_ln73, i7 2

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="7">
<![CDATA[
.split8._crit_edge_ifconv:78 %zext_ln75 = zext i7 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:79 %tmp_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln75, i2 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:80 %sub_ln75 = sub i9 %tmp_26, i9 %zext_ln75

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:81 %add_ln75_1 = add i9 %sub_ln75, i9 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8._crit_edge_ifconv:85 %add_ln76 = add i7 %trunc_ln73, i7 3

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="7">
<![CDATA[
.split8._crit_edge_ifconv:86 %zext_ln76 = zext i7 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:87 %tmp_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln76, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:88 %newFirst = add i9 %tmp_27, i9 %zext_ln73

]]></Node>
<StgValue><ssdm name="newFirst"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:89 %newSecond = sub i9 %newFirst, i9 %zext_ln76

]]></Node>
<StgValue><ssdm name="newSecond"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:116 %icmp_ln79 = icmp_sgt  i16 %i_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split8._crit_edge_ifconv:182 %add_ln104 = add i17 %sext_ln73, i17 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8._crit_edge_ifconv:183 %tmp_567 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %add_ln104, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8._crit_edge_ifconv:184 %icmp_ln104 = icmp_slt  i10 %tmp_567, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:279 %trunc_ln119 = trunc i16 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:280 %trunc_ln119_1 = trunc i16 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:281 %tmp_71_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln119_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:282 %sub_ln119 = sub i9 %tmp_71_cast, i9 %trunc_ln119

]]></Node>
<StgValue><ssdm name="sub_ln119"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:284 %add_ln119 = add i9 %sub_ln119, i9 %trunc_ln119_2

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:63 %zext_ln73_1 = zext i9 %newSecond75

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge_ifconv:64 %input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_4" val="1"/>
<literal name="icmp_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:65 %input_load = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:74 %zext_ln74 = zext i9 %newSecond77

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge_ifconv:75 %input_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp><and_exp><literal name="icmp_ln73_4" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:76 %input_load_1 = load i9 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:82 %zext_ln75_1 = zext i9 %add_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge_ifconv:83 %input_addr_2 = getelementptr i16 %input_r, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_4" val="0"/>
<literal name="icmp_ln73_1" val="1"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:84 %input_load_2 = load i9 %input_addr_2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:90 %zext_ln76_1 = zext i9 %newSecond

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge_ifconv:91 %input_addr_3 = getelementptr i16 %input_r, i64 0, i64 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:92 %input_load_3 = load i9 %input_addr_3

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split.0:0 %tmp1_V_7_load = load i12 %tmp1_V_7

]]></Node>
<StgValue><ssdm name="tmp1_V_7_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split.0:1 %tmp1_V_8_load = load i12 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="tmp1_V_8_load"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split.0:3 %tmp1_V_4_load = load i12 %tmp1_V_4

]]></Node>
<StgValue><ssdm name="tmp1_V_4_load"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split.0:4 %tmp1_V_1_load = load i12 %tmp1_V_1

]]></Node>
<StgValue><ssdm name="tmp1_V_1_load"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split.0:5 %tmp1_V_5_load = load i12 %tmp1_V_5

]]></Node>
<StgValue><ssdm name="tmp1_V_5_load"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split.0:6 %tmp1_V_2_load = load i12 %tmp1_V_2

]]></Node>
<StgValue><ssdm name="tmp1_V_2_load"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split.0:19 %store_ln48 = store i12 %tmp1_V_2_load, i12 %tmp1_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.0:20 %store_ln48 = store i12 %tmp1_V_5_load, i12 %tmp1_V_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.0:21 %store_ln48 = store i12 %tmp1_V_8_load, i12 %tmp1_V_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split.0:22 %store_ln48 = store i12 %tmp1_V_1_load, i12 %tmp1_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.0:23 %store_ln48 = store i12 %tmp1_V_4_load, i12 %tmp1_V_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split.0:24 %store_ln48 = store i12 %tmp1_V_7_load, i12 %tmp1_V_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split3.0:0 %d_load = load i16 %d

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="16">
<![CDATA[
.split3.0:1 %sext_ln49 = sext i16 %d_load

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="16">
<![CDATA[
.split3.0:2 %trunc_ln49 = trunc i16 %d_load

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split3.0:3 %add_ln49 = add i17 %sext_ln49, i17 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.split3.0:4 %tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln49, i32 16

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="17">
<![CDATA[
.split3.0:5 %trunc_ln49_1 = trunc i17 %add_ln49

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split3.0:6 %xor_ln49 = xor i3 %trunc_ln49, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.split3.0:7 %p_and_t7_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %xor_ln49

]]></Node>
<StgValue><ssdm name="p_and_t7_cast"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split3.0:8 %sub_ln49 = sub i4 0, i4 %p_and_t7_cast

]]></Node>
<StgValue><ssdm name="sub_ln49"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.split3.0:9 %tmp_25 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 0, i3 %trunc_ln49_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split3.0:10 %d_5 = select i1 %tmp_564, i4 %sub_ln49, i4 %tmp_25

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="4">
<![CDATA[
.split3.0:11 %sext_ln49_1 = sext i4 %d_5

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="4">
<![CDATA[
.split3.0:12 %idxprom87 = zext i4 %d_5

]]></Node>
<StgValue><ssdm name="idxprom87"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:13 %firstKernel_f_V_0_0_addr = getelementptr i19 %firstKernel_f_V_0_0, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_0_addr"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:14 %kr_V_0 = load i3 %firstKernel_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_0"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:16 %firstKernel_f_V_0_1_addr = getelementptr i19 %firstKernel_f_V_0_1, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_1_addr"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:17 %kr_V_1 = load i3 %firstKernel_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3.0:65 %store_ln64 = store i16 %sext_ln49_1, i16 %d

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:16 %tmp1_V_7_load_1 = load i12 %tmp1_V_7

]]></Node>
<StgValue><ssdm name="tmp1_V_7_load_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:17 %tmp1_V_8_load_1 = load i12 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="tmp1_V_8_load_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:56 %and_ln73 = and i1 %icmp_ln73_4, i1 %icmp_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_4" val="1"/>
<literal name="icmp_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:65 %input_load = load i9 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp><and_exp><literal name="icmp_ln73_4" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:76 %input_load_1 = load i9 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_4" val="0"/>
<literal name="icmp_ln73_1" val="1"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:84 %input_load_2 = load i9 %input_addr_2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="9">
<![CDATA[
.split8._crit_edge_ifconv:92 %input_load_3 = load i9 %input_addr_3

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:93 %xor_ln73 = xor i1 %and_ln73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:94 %and_ln74 = and i1 %icmp_ln74, i1 %xor_ln73

]]></Node>
<StgValue><ssdm name="and_ln74"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:95 %or_ln74 = or i1 %and_ln73, i1 %icmp_ln74

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:96 %xor_ln74 = xor i1 %or_ln74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln74"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:97 %and_ln73_1 = and i1 %icmp_ln73_1, i1 %xor_ln74

]]></Node>
<StgValue><ssdm name="and_ln73_1"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:98 %or_ln73 = or i1 %and_ln73_1, i1 %and_ln74

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:99 %trunc_ln73_3 = trunc i16 %input_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln73_3"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:100 %trunc_ln73_4 = trunc i16 %input_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln73_4"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:101 %select_ln73 = select i1 %and_ln73_1, i12 %trunc_ln73_3, i12 %trunc_ln73_4

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:102 %trunc_ln73_5 = trunc i16 %input_load

]]></Node>
<StgValue><ssdm name="trunc_ln73_5"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:103 %trunc_ln73_6 = trunc i16 %input_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln73_6"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:104 %select_ln73_1 = select i1 %and_ln73, i12 %trunc_ln73_5, i12 %trunc_ln73_6

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:105 %tmp1_V_11_35 = select i1 %or_ln73, i12 %select_ln73, i12 %select_ln73_1

]]></Node>
<StgValue><ssdm name="tmp1_V_11_35"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:106 %icmp_ln73_2 = icmp_eq  i2 %t, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln73_2"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:107 %tmp1_V_11_24 = select i1 %icmp_ln73_2, i12 %tmp1_V_8_load_1, i12 %tmp1_V_11_35

]]></Node>
<StgValue><ssdm name="tmp1_V_11_24"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:108 %icmp_ln73_3 = icmp_eq  i2 %t, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_3"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:109 %tmp1_V_11_25 = select i1 %icmp_ln73_3, i12 %tmp1_V_8_load_1, i12 %tmp1_V_11_24

]]></Node>
<StgValue><ssdm name="tmp1_V_11_25"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:110 %tmp1_V_11_28 = select i1 %icmp_ln73_2, i12 %tmp1_V_11_35, i12 %tmp1_V_7_load_1

]]></Node>
<StgValue><ssdm name="tmp1_V_11_28"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:111 %tmp1_V_11_29 = select i1 %icmp_ln73_3, i12 %tmp1_V_7_load_1, i12 %tmp1_V_11_28

]]></Node>
<StgValue><ssdm name="tmp1_V_11_29"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:291 %store_ln73 = store i12 %tmp1_V_11_25, i12 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:292 %store_ln73 = store i12 %tmp1_V_11_29, i12 %tmp1_V_7

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="255" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:14 %kr_V_0 = load i3 %firstKernel_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_0"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:15 %sext_ln58 = sext i19 %kr_V_0

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:17 %kr_V_1 = load i3 %firstKernel_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_1"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:18 %sext_ln58_1 = sext i19 %kr_V_1

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:19 %firstKernel_f_V_0_2_addr = getelementptr i20 %firstKernel_f_V_0_2, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_0_2_addr"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="20" op_0_bw="3">
<![CDATA[
.split3.0:20 %kr_V_2 = load i3 %firstKernel_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:22 %firstKernel_f_V_1_0_addr = getelementptr i18 %firstKernel_f_V_1_0, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_0_addr"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:23 %kr_V_3 = load i3 %firstKernel_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_3"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:25 %firstKernel_f_V_1_1_addr = getelementptr i18 %firstKernel_f_V_1_1, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_1_addr"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:26 %kr_V_4 = load i3 %firstKernel_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_4"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:28 %firstKernel_f_V_1_2_addr = getelementptr i18 %firstKernel_f_V_1_2, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_1_2_addr"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:29 %kr_V_5 = load i3 %firstKernel_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_5"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:31 %firstKernel_f_V_2_0_addr = getelementptr i18 %firstKernel_f_V_2_0, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_0_addr"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:32 %kr_V_6 = load i3 %firstKernel_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_6"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:34 %firstKernel_f_V_2_1_addr = getelementptr i18 %firstKernel_f_V_2_1, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_1_addr"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:35 %kr_V_7 = load i3 %firstKernel_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_7"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:37 %firstKernel_f_V_2_2_addr = getelementptr i18 %firstKernel_f_V_2_2, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_2_2_addr"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:38 %kr_V_8 = load i3 %firstKernel_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_8"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:40 %firstKernel_f_V_3_0_addr = getelementptr i18 %firstKernel_f_V_3_0, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:41 %kr_V_9 = load i3 %firstKernel_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_9"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:43 %firstKernel_f_V_3_1_addr = getelementptr i19 %firstKernel_f_V_3_1, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_1_addr"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:44 %kr_V_10 = load i3 %firstKernel_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_10"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:46 %firstKernel_f_V_3_2_addr = getelementptr i19 %firstKernel_f_V_3_2, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstKernel_f_V_3_2_addr"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:47 %kr_V_11 = load i3 %firstKernel_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_11"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:49 %firstBias_f_V_addr = getelementptr i22 %firstBias_f_V, i64 0, i64 %idxprom87

]]></Node>
<StgValue><ssdm name="firstBias_f_V_addr"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="22" op_0_bw="3">
<![CDATA[
.split3.0:50 %firstBias_f_V_load = load i3 %firstBias_f_V_addr

]]></Node>
<StgValue><ssdm name="firstBias_f_V_load"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:63 %store_ln64 = store i36 %sext_ln58_1, i36 %kr_V_1_01127

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:64 %store_ln64 = store i36 %sext_ln58, i36 %kr_V_0_01126

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:1 %tmp2_V_0_2_load = load i12 %tmp2_V_0_2

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2_load"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:2 %tmp2_V_1_2_load = load i12 %tmp2_V_1_2

]]></Node>
<StgValue><ssdm name="tmp2_V_1_2_load"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:3 %tmp2_V_2_2_load = load i12 %tmp2_V_2_2

]]></Node>
<StgValue><ssdm name="tmp2_V_2_2_load"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:4 %tmp2_V_3_2_load = load i12 %tmp2_V_3_2

]]></Node>
<StgValue><ssdm name="tmp2_V_3_2_load"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:5 %tmp2_V_5_2_load = load i12 %tmp2_V_5_2

]]></Node>
<StgValue><ssdm name="tmp2_V_5_2_load"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:6 %tmp2_V_6_2_load = load i12 %tmp2_V_6_2

]]></Node>
<StgValue><ssdm name="tmp2_V_6_2_load"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:7 %tmp2_V_7_2_load = load i12 %tmp2_V_7_2

]]></Node>
<StgValue><ssdm name="tmp2_V_7_2_load"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:8 %tmp2_V_8_2_load = load i12 %tmp2_V_8_2

]]></Node>
<StgValue><ssdm name="tmp2_V_8_2_load"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:9 %tmp2_V_9_2_load = load i12 %tmp2_V_9_2

]]></Node>
<StgValue><ssdm name="tmp2_V_9_2_load"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:10 %tmp2_V_10_2_load = load i12 %tmp2_V_10_2

]]></Node>
<StgValue><ssdm name="tmp2_V_10_2_load"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:11 %tmp2_V_11_2_load = load i12 %tmp2_V_11_2

]]></Node>
<StgValue><ssdm name="tmp2_V_11_2_load"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:12 %tmp1_V_0_2_load = load i12 %tmp1_V_0_2

]]></Node>
<StgValue><ssdm name="tmp1_V_0_2_load"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:13 %tmp1_V_0_load = load i12 %tmp1_V_0

]]></Node>
<StgValue><ssdm name="tmp1_V_0_load"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:14 %tmp1_V_3_load = load i12 %tmp1_V_3

]]></Node>
<StgValue><ssdm name="tmp1_V_3_load"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:15 %tmp1_V_11_load = load i12 %tmp1_V_11

]]></Node>
<StgValue><ssdm name="tmp1_V_11_load"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:19 %d_6 = load i16 %d

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:33 %tmp1_V_4_load_1 = load i12 %tmp1_V_4

]]></Node>
<StgValue><ssdm name="tmp1_V_4_load_1"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:34 %tmp1_V_1_load_1 = load i12 %tmp1_V_1

]]></Node>
<StgValue><ssdm name="tmp1_V_1_load_1"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:35 %tmp1_V_1_1_load = load i12 %tmp1_V_1_1

]]></Node>
<StgValue><ssdm name="tmp1_V_1_1_load"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:36 %tmp1_V_5_load_1 = load i12 %tmp1_V_5

]]></Node>
<StgValue><ssdm name="tmp1_V_5_load_1"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:37 %tmp1_V_2_load_1 = load i12 %tmp1_V_2

]]></Node>
<StgValue><ssdm name="tmp1_V_2_load_1"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:38 %tmp1_V_2_1_load = load i12 %tmp1_V_2_1

]]></Node>
<StgValue><ssdm name="tmp1_V_2_1_load"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:42 %icmp_ln64 = icmp_eq  i2 %trunc_ln9, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:43 %tmp1_V_6 = select i1 %icmp_ln64, i12 %tmp1_V_11_load, i12 %tmp1_V_3_load

]]></Node>
<StgValue><ssdm name="tmp1_V_6"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:44 %tmp1_V_3_1 = select i1 %icmp_ln64, i12 %tmp1_V_3_load, i12 %tmp1_V_0_load

]]></Node>
<StgValue><ssdm name="tmp1_V_3_1"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:45 %tmp1_V_0_3 = select i1 %icmp_ln64, i12 %tmp1_V_0_load, i12 %tmp1_V_0_2_load

]]></Node>
<StgValue><ssdm name="tmp1_V_0_3"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:112 %tmp1_V_11_30 = select i1 %icmp_ln73_3, i12 %tmp1_V_11_35, i12 %tmp1_V_11_load

]]></Node>
<StgValue><ssdm name="tmp1_V_11_30"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:113 %select_ln78 = select i1 %icmp_ln39, i12 %tmp1_V_3_1, i12 %tmp1_V_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:114 %icmp_ln78 = icmp_eq  i2 %trunc_ln9, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:115 %select_ln78_1 = select i1 %icmp_ln78, i12 %tmp1_V_1_load_1, i12 %select_ln78

]]></Node>
<StgValue><ssdm name="select_ln78_1"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:117 %icmp_ln81 = icmp_ne  i2 %trunc_ln9, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:118 %tmp2_V_3 = select i1 %icmp_ln78, i12 %tmp1_V_3_1, i12 %tmp1_V_1_load_1

]]></Node>
<StgValue><ssdm name="tmp2_V_3"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:119 %select_ln81 = select i1 %icmp_ln81, i12 %tmp2_V_3, i12 %tmp2_V_3_2_load

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:120 %select_ln80 = select i1 %icmp_ln39, i12 %tmp1_V_0_3, i12 %tmp1_V_2_1_load

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:121 %tmp2_V_1 = select i1 %icmp_ln78, i12 %tmp1_V_1_1_load, i12 %select_ln80

]]></Node>
<StgValue><ssdm name="tmp2_V_1"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:122 %or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %trunc_ln9

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:123 %tmp2_V_0 = select i1 %icmp_ln78, i12 %tmp1_V_0_3, i12 %tmp1_V_1_1_load

]]></Node>
<StgValue><ssdm name="tmp2_V_0"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:124 %select_ln81_1 = select i1 %icmp_ln81, i12 %tmp2_V_0, i12 %tmp2_V_0_2_load

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:125 %tmp2_V_2 = select i1 %icmp_ln39, i12 %tmp1_V_1_1_load, i12 %tmp1_V_2_1_load

]]></Node>
<StgValue><ssdm name="tmp2_V_2"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:126 %xor_ln85 = xor i1 %icmp_ln73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:127 %and_ln85 = and i1 %icmp_ln79, i1 %xor_ln85

]]></Node>
<StgValue><ssdm name="and_ln85"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:128 %select_ln85 = select i1 %and_ln85, i12 %tmp2_V_5_2_load, i12 %tmp1_V_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln85"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:129 %icmp_ln87 = icmp_eq  i3 %or_ln, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:130 %and_ln85_1 = and i1 %icmp_ln79, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="and_ln85_1"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:131 %and_ln87 = and i1 %and_ln85_1, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="and_ln87"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:132 %select_ln87 = select i1 %and_ln87, i12 %tmp1_V_1_load_1, i12 %select_ln85

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:133 %icmp_ln87_1 = icmp_eq  i3 %or_ln, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:134 %and_ln87_1 = and i1 %and_ln85_1, i1 %icmp_ln87_1

]]></Node>
<StgValue><ssdm name="and_ln87_1"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:135 %select_ln87_1 = select i1 %and_ln87_1, i12 %tmp1_V_2_load_1, i12 %select_ln87

]]></Node>
<StgValue><ssdm name="select_ln87_1"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:136 %icmp_ln87_2 = icmp_eq  i3 %or_ln, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln87_2"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:137 %and_ln87_2 = and i1 %and_ln85_1, i1 %icmp_ln87_2

]]></Node>
<StgValue><ssdm name="and_ln87_2"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:138 %select_ln87_2 = select i1 %and_ln87_2, i12 %tmp1_V_6, i12 %select_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln87_2"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:139 %icmp_ln87_3 = icmp_ne  i3 %or_ln, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln87_3"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:140 %icmp_ln87_4 = icmp_ne  i3 %or_ln, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln87_4"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:141 %icmp_ln87_5 = icmp_ne  i3 %or_ln, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln87_5"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:142 %and_ln87_3 = and i1 %icmp_ln87_3, i1 %icmp_ln87_4

]]></Node>
<StgValue><ssdm name="and_ln87_3"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:143 %and_ln87_4 = and i1 %and_ln85_1, i1 %icmp_ln87_5

]]></Node>
<StgValue><ssdm name="and_ln87_4"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:144 %and_ln87_5 = and i1 %and_ln87_4, i1 %and_ln87_3

]]></Node>
<StgValue><ssdm name="and_ln87_5"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:145 %select_ln87_3 = select i1 %and_ln87_5, i12 %tmp1_V_4_load_1, i12 %select_ln87_2

]]></Node>
<StgValue><ssdm name="select_ln87_3"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:146 %or_ln91 = or i1 %icmp_ln79, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="or_ln91"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:147 %select_ln91 = select i1 %or_ln91, i12 %select_ln87_3, i12 %tmp2_V_5_2_load

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:148 %xor_ln79 = xor i1 %icmp_ln79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:149 %and_ln91 = and i1 %icmp_ln73, i1 %xor_ln79

]]></Node>
<StgValue><ssdm name="and_ln91"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:150 %and_ln91_1 = and i1 %and_ln91, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="and_ln91_1"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:151 %select_ln91_1 = select i1 %and_ln91_1, i12 %tmp1_V_1_load_1, i12 %select_ln91

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:152 %and_ln91_2 = and i1 %and_ln91, i1 %icmp_ln87_1

]]></Node>
<StgValue><ssdm name="and_ln91_2"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:153 %select_ln91_2 = select i1 %and_ln91_2, i12 %tmp1_V_2_load_1, i12 %select_ln91_1

]]></Node>
<StgValue><ssdm name="select_ln91_2"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:154 %and_ln91_3 = and i1 %and_ln91, i1 %icmp_ln87_2

]]></Node>
<StgValue><ssdm name="and_ln91_3"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:155 %select_ln91_3 = select i1 %and_ln91_3, i12 %tmp1_V_6, i12 %select_ln91_2

]]></Node>
<StgValue><ssdm name="select_ln91_3"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:156 %select_ln87_4 = select i1 %and_ln87, i12 %tmp2_V_2, i12 %tmp2_V_2_2_load

]]></Node>
<StgValue><ssdm name="select_ln87_4"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:157 %select_ln87_5 = select i1 %and_ln87_1, i12 %tmp2_V_2, i12 %select_ln87_4

]]></Node>
<StgValue><ssdm name="select_ln87_5"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:158 %select_ln87_6 = select i1 %and_ln87_2, i12 %tmp2_V_2, i12 %select_ln87_5

]]></Node>
<StgValue><ssdm name="select_ln87_6"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:159 %select_ln87_7 = select i1 %and_ln87_5, i12 %tmp2_V_2, i12 %select_ln87_6

]]></Node>
<StgValue><ssdm name="select_ln87_7"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:160 %select_ln91_4 = select i1 %or_ln91, i12 %select_ln87_7, i12 %tmp2_V_2_2_load

]]></Node>
<StgValue><ssdm name="select_ln91_4"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:161 %select_ln91_5 = select i1 %and_ln91_1, i12 %tmp2_V_2_2_load, i12 %select_ln91_4

]]></Node>
<StgValue><ssdm name="select_ln91_5"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:162 %select_ln91_6 = select i1 %and_ln91_2, i12 %tmp2_V_2_2_load, i12 %select_ln91_5

]]></Node>
<StgValue><ssdm name="select_ln91_6"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:163 %select_ln91_7 = select i1 %and_ln91_3, i12 %tmp2_V_2_2_load, i12 %select_ln91_6

]]></Node>
<StgValue><ssdm name="select_ln91_7"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:164 %select_ln85_1 = select i1 %and_ln85, i12 %tmp2_V_1, i12 %tmp2_V_1_2_load

]]></Node>
<StgValue><ssdm name="select_ln85_1"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:165 %select_ln87_8 = select i1 %and_ln87, i12 %tmp2_V_1, i12 %select_ln85_1

]]></Node>
<StgValue><ssdm name="select_ln87_8"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:166 %select_ln87_9 = select i1 %and_ln87_1, i12 %tmp2_V_1, i12 %select_ln87_8

]]></Node>
<StgValue><ssdm name="select_ln87_9"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:167 %select_ln87_10 = select i1 %and_ln87_2, i12 %tmp2_V_1, i12 %select_ln87_9

]]></Node>
<StgValue><ssdm name="select_ln87_10"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:168 %select_ln87_11 = select i1 %and_ln87_5, i12 %tmp2_V_1, i12 %select_ln87_10

]]></Node>
<StgValue><ssdm name="select_ln87_11"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:169 %select_ln91_8 = select i1 %or_ln91, i12 %select_ln87_11, i12 %tmp2_V_1_2_load

]]></Node>
<StgValue><ssdm name="select_ln91_8"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:170 %select_ln91_9 = select i1 %and_ln91_1, i12 %tmp2_V_1_2_load, i12 %select_ln91_8

]]></Node>
<StgValue><ssdm name="select_ln91_9"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:171 %select_ln91_10 = select i1 %and_ln91_2, i12 %tmp2_V_1_2_load, i12 %select_ln91_9

]]></Node>
<StgValue><ssdm name="select_ln91_10"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:172 %select_ln91_11 = select i1 %and_ln91_3, i12 %tmp2_V_1_2_load, i12 %select_ln91_10

]]></Node>
<StgValue><ssdm name="select_ln91_11"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:173 %select_ln85_2 = select i1 %and_ln85, i12 %select_ln81_1, i12 %tmp2_V_0_2_load

]]></Node>
<StgValue><ssdm name="select_ln85_2"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:174 %select_ln87_12 = select i1 %and_ln87, i12 %select_ln81_1, i12 %select_ln85_2

]]></Node>
<StgValue><ssdm name="select_ln87_12"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:175 %select_ln87_13 = select i1 %and_ln87_1, i12 %select_ln81_1, i12 %select_ln87_12

]]></Node>
<StgValue><ssdm name="select_ln87_13"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:176 %select_ln87_14 = select i1 %and_ln87_2, i12 %select_ln81_1, i12 %select_ln87_13

]]></Node>
<StgValue><ssdm name="select_ln87_14"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:177 %select_ln87_15 = select i1 %and_ln87_5, i12 %select_ln81_1, i12 %select_ln87_14

]]></Node>
<StgValue><ssdm name="select_ln87_15"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:178 %select_ln91_12 = select i1 %or_ln91, i12 %select_ln87_15, i12 %tmp2_V_0_2_load

]]></Node>
<StgValue><ssdm name="select_ln91_12"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:179 %select_ln91_13 = select i1 %and_ln91_1, i12 %tmp2_V_0_2_load, i12 %select_ln91_12

]]></Node>
<StgValue><ssdm name="select_ln91_13"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:180 %select_ln91_14 = select i1 %and_ln91_2, i12 %tmp2_V_0_2_load, i12 %select_ln91_13

]]></Node>
<StgValue><ssdm name="select_ln91_14"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:181 %select_ln91_15 = select i1 %and_ln91_3, i12 %tmp2_V_0_2_load, i12 %select_ln91_14

]]></Node>
<StgValue><ssdm name="select_ln91_15"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:185 %select_ln94 = select i1 %icmp_ln39, i12 %tmp1_V_6, i12 %tmp1_V_5_load_1

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:186 %tmp2_V_7 = select i1 %icmp_ln78, i12 %tmp1_V_4_load_1, i12 %select_ln94

]]></Node>
<StgValue><ssdm name="tmp2_V_7"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:187 %tmp1_V_11_31 = select i1 %icmp_ln39, i12 %tmp1_V_11_30, i12 %tmp1_V_11_25

]]></Node>
<StgValue><ssdm name="tmp1_V_11_31"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:188 %tmp1_V_11_36 = select i1 %icmp_ln78, i12 %tmp1_V_11_29, i12 %tmp1_V_11_31

]]></Node>
<StgValue><ssdm name="tmp1_V_11_36"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:189 %tmp2_V_6 = select i1 %icmp_ln78, i12 %tmp1_V_6, i12 %tmp1_V_4_load_1

]]></Node>
<StgValue><ssdm name="tmp2_V_6"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:190 %select_ln81_2 = select i1 %icmp_ln81, i12 %tmp2_V_6, i12 %tmp2_V_6_2_load

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split8._crit_edge_ifconv:191 %or_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %trunc_ln9

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="4">
<![CDATA[
.split8._crit_edge_ifconv:192 %tmp2_V_9 = mux i12 @_ssdm_op_Mux.ap_auto.12i12.i4, i12 %tmp1_V_0_3, i12 %tmp1_V_1_1_load, i12 %tmp1_V_2_1_load, i12 %tmp1_V_3_1, i12 %tmp1_V_1_load_1, i12 %tmp1_V_2_load_1, i12 %tmp1_V_6, i12 %tmp1_V_4_load_1, i12 %tmp1_V_5_load_1, i12 %tmp1_V_11_30, i12 %tmp1_V_11_29, i12 %tmp1_V_11_25, i4 %or_ln1

]]></Node>
<StgValue><ssdm name="tmp2_V_9"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:193 %select_ln81_3 = select i1 %icmp_ln81, i12 %tmp2_V_9, i12 %tmp2_V_9_2_load

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:194 %tmp1_V_11_33 = select i1 %icmp_ln39, i12 %tmp1_V_4_load_1, i12 %tmp1_V_11_30

]]></Node>
<StgValue><ssdm name="tmp1_V_11_33"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:195 %tmp1_V_11_37 = select i1 %icmp_ln78, i12 %tmp1_V_5_load_1, i12 %tmp1_V_11_33

]]></Node>
<StgValue><ssdm name="tmp1_V_11_37"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:196 %tmp2_V_11 = select i1 %icmp_ln39, i12 %tmp1_V_11_29, i12 %tmp1_V_11_25

]]></Node>
<StgValue><ssdm name="tmp2_V_11"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:197 %and_ln100 = and i1 %icmp_ln73_4, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:198 %select_ln100 = select i1 %and_ln100, i12 %tmp2_V_11, i12 %tmp2_V_11_2_load

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:199 %and_ln100_1 = and i1 %icmp_ln73_4, i1 %xor_ln85

]]></Node>
<StgValue><ssdm name="and_ln100_1"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:200 %select_ln100_1 = select i1 %and_ln100_1, i12 %tmp2_V_11_2_load, i12 %select_ln100

]]></Node>
<StgValue><ssdm name="select_ln100_1"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:201 %xor_ln73_1 = xor i1 %icmp_ln73_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_1"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:202 %and_ln104 = and i1 %icmp_ln104, i1 %xor_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln104"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:203 %and_ln107 = and i1 %and_ln104, i1 %xor_ln85

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:204 %select_ln107 = select i1 %and_ln107, i12 %tmp2_V_11_2_load, i12 %select_ln100_1

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:205 %and_ln107_1 = and i1 %and_ln104, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="and_ln107_1"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:206 %and_ln107_2 = and i1 %and_ln107_1, i1 %icmp_ln78

]]></Node>
<StgValue><ssdm name="and_ln107_2"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:207 %select_ln107_1 = select i1 %and_ln107_2, i12 %tmp2_V_11_2_load, i12 %select_ln107

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:208 %and_ln107_3 = and i1 %and_ln107_1, i1 %icmp_ln39

]]></Node>
<StgValue><ssdm name="and_ln107_3"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:209 %select_ln107_2 = select i1 %and_ln107_3, i12 %tmp2_V_11_2_load, i12 %select_ln107_1

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8._crit_edge_ifconv:210 %or_ln104 = or i1 %icmp_ln73_4, i1 %icmp_ln104

]]></Node>
<StgValue><ssdm name="or_ln104"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:211 %select_ln104 = select i1 %or_ln104, i12 %select_ln107_2, i12 %tmp2_V_11_2_load

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:212 %select_ln100_2 = select i1 %and_ln100, i12 %tmp1_V_11_36, i12 %tmp2_V_10_2_load

]]></Node>
<StgValue><ssdm name="select_ln100_2"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:213 %select_ln100_3 = select i1 %and_ln100_1, i12 %tmp1_V_11_36, i12 %select_ln100_2

]]></Node>
<StgValue><ssdm name="select_ln100_3"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:214 %select_ln107_3 = select i1 %and_ln107, i12 %tmp2_V_10_2_load, i12 %select_ln100_3

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:215 %select_ln107_4 = select i1 %and_ln107_2, i12 %tmp2_V_10_2_load, i12 %select_ln107_3

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:216 %select_ln107_5 = select i1 %and_ln107_3, i12 %tmp2_V_10_2_load, i12 %select_ln107_4

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:217 %select_ln104_1 = select i1 %or_ln104, i12 %select_ln107_5, i12 %tmp2_V_10_2_load

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:218 %select_ln100_4 = select i1 %and_ln100, i12 %select_ln81_3, i12 %tmp2_V_9_2_load

]]></Node>
<StgValue><ssdm name="select_ln100_4"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:219 %select_ln100_5 = select i1 %and_ln100_1, i12 %select_ln81_3, i12 %select_ln100_4

]]></Node>
<StgValue><ssdm name="select_ln100_5"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:220 %select_ln107_6 = select i1 %and_ln107, i12 %tmp2_V_9_2_load, i12 %select_ln100_5

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:221 %select_ln107_7 = select i1 %and_ln107_2, i12 %tmp2_V_9_2_load, i12 %select_ln107_6

]]></Node>
<StgValue><ssdm name="select_ln107_7"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:222 %select_ln107_8 = select i1 %and_ln107_3, i12 %tmp2_V_9_2_load, i12 %select_ln107_7

]]></Node>
<StgValue><ssdm name="select_ln107_8"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:223 %select_ln104_2 = select i1 %or_ln104, i12 %select_ln107_8, i12 %tmp2_V_9_2_load

]]></Node>
<StgValue><ssdm name="select_ln104_2"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:224 %select_ln100_6 = select i1 %and_ln100, i12 %tmp1_V_11_37, i12 %tmp1_V_11_30

]]></Node>
<StgValue><ssdm name="select_ln100_6"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:225 %select_ln100_7 = select i1 %and_ln100_1, i12 %tmp2_V_8_2_load, i12 %select_ln100_6

]]></Node>
<StgValue><ssdm name="select_ln100_7"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:226 %select_ln107_9 = select i1 %and_ln107, i12 %tmp2_V_8_2_load, i12 %select_ln100_7

]]></Node>
<StgValue><ssdm name="select_ln107_9"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:227 %select_ln107_10 = select i1 %and_ln107_2, i12 %tmp1_V_5_load_1, i12 %select_ln107_9

]]></Node>
<StgValue><ssdm name="select_ln107_10"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:228 %select_ln107_11 = select i1 %and_ln107_3, i12 %tmp1_V_4_load_1, i12 %select_ln107_10

]]></Node>
<StgValue><ssdm name="select_ln107_11"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:229 %select_ln104_3 = select i1 %or_ln104, i12 %select_ln107_11, i12 %tmp2_V_8_2_load

]]></Node>
<StgValue><ssdm name="select_ln104_3"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:230 %tmp2_V_7_1 = select i1 %or_ln104, i12 %tmp2_V_7, i12 %tmp2_V_7_2_load

]]></Node>
<StgValue><ssdm name="tmp2_V_7_1"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:231 %select_ln104_5 = select i1 %or_ln104, i12 %select_ln81_2, i12 %tmp2_V_6_2_load

]]></Node>
<StgValue><ssdm name="select_ln104_5"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.split8._crit_edge_ifconv:285 %tmp_73_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln119, i3 0

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="16">
<![CDATA[
.split8._crit_edge_ifconv:286 %trunc_ln119_3 = trunc i16 %d_6

]]></Node>
<StgValue><ssdm name="trunc_ln119_3"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:287 %add_ln119_1 = add i12 %tmp_73_cast, i12 %trunc_ln119_3

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:293 %store_ln73 = store i12 %tmp1_V_11_30, i12 %tmp1_V_11

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:294 %store_ln64 = store i12 %tmp1_V_6, i12 %tmp1_V_3

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:295 %store_ln64 = store i12 %tmp1_V_3_1, i12 %tmp1_V_0

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:296 %store_ln64 = store i12 %tmp1_V_0_3, i12 %tmp1_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:297 %store_ln0 = store i12 0, i12 %tmp2_V_11_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:298 %store_ln0 = store i12 0, i12 %tmp2_V_10_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:299 %store_ln0 = store i12 0, i12 %tmp2_V_9_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:300 %store_ln0 = store i12 0, i12 %tmp2_V_8_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:301 %store_ln0 = store i12 0, i12 %tmp2_V_7_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:302 %store_ln0 = store i12 0, i12 %tmp2_V_6_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:303 %store_ln0 = store i12 0, i12 %tmp2_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:304 %store_ln0 = store i12 0, i12 %tmp2_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:305 %store_ln0 = store i12 0, i12 %tmp2_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:306 %store_ln0 = store i12 0, i12 %tmp2_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:307 %store_ln0 = store i12 0, i12 %tmp2_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="443" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="20" op_0_bw="3">
<![CDATA[
.split3.0:20 %kr_V_2 = load i3 %firstKernel_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_2"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:21 %sext_ln58_2 = sext i20 %kr_V_2

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:23 %kr_V_3 = load i3 %firstKernel_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_3"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:24 %sext_ln58_3 = sext i18 %kr_V_3

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:26 %kr_V_4 = load i3 %firstKernel_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_4"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:27 %sext_ln58_4 = sext i18 %kr_V_4

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:29 %kr_V_5 = load i3 %firstKernel_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_5"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:30 %sext_ln58_5 = sext i18 %kr_V_5

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:32 %kr_V_6 = load i3 %firstKernel_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_6"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:33 %sext_ln58_6 = sext i18 %kr_V_6

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:35 %kr_V_7 = load i3 %firstKernel_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_7"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:36 %sext_ln58_7 = sext i18 %kr_V_7

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:38 %kr_V_8 = load i3 %firstKernel_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_8"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:39 %sext_ln58_8 = sext i18 %kr_V_8

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="3">
<![CDATA[
.split3.0:41 %kr_V_9 = load i3 %firstKernel_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_9"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:42 %sext_ln58_9 = sext i18 %kr_V_9

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:44 %kr_V_10 = load i3 %firstKernel_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_10"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:45 %sext_ln58_10 = sext i19 %kr_V_10

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="19" op_0_bw="3">
<![CDATA[
.split3.0:47 %kr_V_11 = load i3 %firstKernel_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_11"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:48 %sext_ln58_11 = sext i19 %kr_V_11

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="22" op_0_bw="3">
<![CDATA[
.split3.0:50 %firstBias_f_V_load = load i3 %firstBias_f_V_addr

]]></Node>
<StgValue><ssdm name="firstBias_f_V_load"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:53 %store_ln64 = store i36 %sext_ln58_11, i36 %kr_V_11_01137

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:54 %store_ln64 = store i36 %sext_ln58_10, i36 %kr_V_10_01136

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:55 %store_ln64 = store i36 %sext_ln58_9, i36 %kr_V_9_01135

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:56 %store_ln64 = store i36 %sext_ln58_8, i36 %kr_V_8_01134

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:57 %store_ln64 = store i36 %sext_ln58_7, i36 %kr_V_7_01133

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:58 %store_ln64 = store i36 %sext_ln58_6, i36 %kr_V_6_01132

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:59 %store_ln64 = store i36 %sext_ln58_5, i36 %kr_V_5_01131

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:60 %store_ln64 = store i36 %sext_ln58_4, i36 %kr_V_4_01130

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:61 %store_ln64 = store i36 %sext_ln58_3, i36 %kr_V_3_01129

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:62 %store_ln64 = store i36 %sext_ln58_2, i36 %kr_V_2_01128

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:20 %kr_V_0_01126_load = load i36 %kr_V_0_01126

]]></Node>
<StgValue><ssdm name="kr_V_0_01126_load"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:21 %kr_V_1_01127_load = load i36 %kr_V_1_01127

]]></Node>
<StgValue><ssdm name="kr_V_1_01127_load"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:232 %sext_ln712 = sext i12 %select_ln91_15

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:233 %mul_ln712 = mul i36 %kr_V_0_01126_load, i36 %sext_ln712

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:234 %sext_ln712_1 = sext i12 %select_ln91_11

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:235 %mul_ln712_1 = mul i36 %kr_V_1_01127_load, i36 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="36" op_0_bw="22">
<![CDATA[
.split3.0:51 %sext_ln64 = sext i22 %firstBias_f_V_load

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:66 %store_ln64 = store i36 %sext_ln64, i36 %b

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split3.0:67 %br_ln64 = br void %.split8._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:22 %kr_V_2_01128_load = load i36 %kr_V_2_01128

]]></Node>
<StgValue><ssdm name="kr_V_2_01128_load"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:23 %kr_V_3_01129_load = load i36 %kr_V_3_01129

]]></Node>
<StgValue><ssdm name="kr_V_3_01129_load"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:24 %kr_V_4_01130_load = load i36 %kr_V_4_01130

]]></Node>
<StgValue><ssdm name="kr_V_4_01130_load"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:25 %kr_V_5_01131_load = load i36 %kr_V_5_01131

]]></Node>
<StgValue><ssdm name="kr_V_5_01131_load"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:26 %kr_V_6_01132_load = load i36 %kr_V_6_01132

]]></Node>
<StgValue><ssdm name="kr_V_6_01132_load"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:27 %kr_V_7_01133_load = load i36 %kr_V_7_01133

]]></Node>
<StgValue><ssdm name="kr_V_7_01133_load"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:28 %kr_V_8_01134_load = load i36 %kr_V_8_01134

]]></Node>
<StgValue><ssdm name="kr_V_8_01134_load"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:29 %kr_V_9_01135_load = load i36 %kr_V_9_01135

]]></Node>
<StgValue><ssdm name="kr_V_9_01135_load"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:30 %kr_V_10_01136_load = load i36 %kr_V_10_01136

]]></Node>
<StgValue><ssdm name="kr_V_10_01136_load"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:31 %kr_V_11_01137_load = load i36 %kr_V_11_01137

]]></Node>
<StgValue><ssdm name="kr_V_11_01137_load"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:233 %mul_ln712 = mul i36 %kr_V_0_01126_load, i36 %sext_ln712

]]></Node>
<StgValue><ssdm name="mul_ln712"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:235 %mul_ln712_1 = mul i36 %kr_V_1_01127_load, i36 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="mul_ln712_1"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:236 %sext_ln712_2 = sext i12 %select_ln91_7

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:237 %mul_ln712_2 = mul i36 %kr_V_2_01128_load, i36 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="mul_ln712_2"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:238 %sext_ln712_3 = sext i12 %select_ln81

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:239 %mul_ln712_3 = mul i36 %kr_V_3_01129_load, i36 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="mul_ln712_3"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:240 %sext_ln712_4 = sext i12 %select_ln78_1

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:241 %mul_ln712_4 = mul i36 %kr_V_4_01130_load, i36 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="mul_ln712_4"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:242 %sext_ln712_5 = sext i12 %select_ln91_3

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:243 %mul_ln712_5 = mul i36 %kr_V_5_01131_load, i36 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="mul_ln712_5"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:244 %sext_ln712_6 = sext i12 %select_ln104_5

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:245 %mul_ln712_6 = mul i36 %kr_V_6_01132_load, i36 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="mul_ln712_6"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:246 %sext_ln712_7 = sext i12 %tmp2_V_7_1

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:247 %mul_ln712_7 = mul i36 %kr_V_7_01133_load, i36 %sext_ln712_7

]]></Node>
<StgValue><ssdm name="mul_ln712_7"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:248 %sext_ln712_8 = sext i12 %select_ln104_3

]]></Node>
<StgValue><ssdm name="sext_ln712_8"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:249 %mul_ln712_8 = mul i36 %kr_V_8_01134_load, i36 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="mul_ln712_8"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:250 %sext_ln712_9 = sext i12 %select_ln104_2

]]></Node>
<StgValue><ssdm name="sext_ln712_9"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:251 %mul_ln712_9 = mul i36 %kr_V_9_01135_load, i36 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="mul_ln712_9"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:252 %sext_ln712_10 = sext i12 %select_ln104_1

]]></Node>
<StgValue><ssdm name="sext_ln712_10"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:253 %mul_ln712_10 = mul i36 %kr_V_10_01136_load, i36 %sext_ln712_10

]]></Node>
<StgValue><ssdm name="mul_ln712_10"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="36" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:254 %sext_ln712_11 = sext i12 %select_ln104

]]></Node>
<StgValue><ssdm name="sext_ln712_11"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:255 %mul_ln712_11 = mul i36 %kr_V_11_01137_load, i36 %sext_ln712_11

]]></Node>
<StgValue><ssdm name="mul_ln712_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:18 %num_V = load i36 %b

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:237 %mul_ln712_2 = mul i36 %kr_V_2_01128_load, i36 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="mul_ln712_2"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:239 %mul_ln712_3 = mul i36 %kr_V_3_01129_load, i36 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="mul_ln712_3"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:241 %mul_ln712_4 = mul i36 %kr_V_4_01130_load, i36 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="mul_ln712_4"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:243 %mul_ln712_5 = mul i36 %kr_V_5_01131_load, i36 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="mul_ln712_5"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:245 %mul_ln712_6 = mul i36 %kr_V_6_01132_load, i36 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="mul_ln712_6"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:247 %mul_ln712_7 = mul i36 %kr_V_7_01133_load, i36 %sext_ln712_7

]]></Node>
<StgValue><ssdm name="mul_ln712_7"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:249 %mul_ln712_8 = mul i36 %kr_V_8_01134_load, i36 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="mul_ln712_8"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:251 %mul_ln712_9 = mul i36 %kr_V_9_01135_load, i36 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="mul_ln712_9"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:253 %mul_ln712_10 = mul i36 %kr_V_10_01136_load, i36 %sext_ln712_10

]]></Node>
<StgValue><ssdm name="mul_ln712_10"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:255 %mul_ln712_11 = mul i36 %kr_V_11_01137_load, i36 %sext_ln712_11

]]></Node>
<StgValue><ssdm name="mul_ln712_11"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:263 %add_ln712_5 = add i36 %mul_ln712_1, i36 %num_V

]]></Node>
<StgValue><ssdm name="add_ln712_5"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:264 %add_ln712_6 = add i36 %add_ln712_5, i36 %mul_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_6"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="35" op_0_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:270 %trunc_ln712_4 = trunc i36 %add_ln712_6

]]></Node>
<StgValue><ssdm name="trunc_ln712_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="529" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:256 %add_ln712 = add i36 %mul_ln712_10, i36 %mul_ln712_8

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:257 %add_ln712_1 = add i36 %add_ln712, i36 %mul_ln712_9

]]></Node>
<StgValue><ssdm name="add_ln712_1"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:258 %add_ln712_2 = add i36 %mul_ln712_7, i36 %mul_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln712_2"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:259 %add_ln712_3 = add i36 %add_ln712_2, i36 %mul_ln712_5

]]></Node>
<StgValue><ssdm name="add_ln712_3"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="35" op_0_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:260 %trunc_ln712 = trunc i36 %add_ln712_1

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="35" op_0_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:261 %trunc_ln712_1 = trunc i36 %add_ln712_3

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:265 %add_ln712_7 = add i36 %mul_ln712_2, i36 %mul_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln712_7"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:266 %add_ln712_8 = add i36 %mul_ln712_3, i36 %mul_ln712_11

]]></Node>
<StgValue><ssdm name="add_ln712_8"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="35" op_0_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:267 %trunc_ln712_2 = trunc i36 %add_ln712_7

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="35" op_0_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:268 %trunc_ln712_3 = trunc i36 %add_ln712_8

]]></Node>
<StgValue><ssdm name="trunc_ln712_3"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:269 %add_ln712_9 = add i36 %add_ln712_8, i36 %add_ln712_7

]]></Node>
<StgValue><ssdm name="add_ln712_9"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split8._crit_edge_ifconv:271 %add_ln712_10 = add i35 %trunc_ln712_3, i35 %trunc_ln712_2

]]></Node>
<StgValue><ssdm name="add_ln712_10"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:272 %add_ln712_12 = add i36 %add_ln712_9, i36 %add_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln712_12"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split8._crit_edge_ifconv:274 %add_ln712_14 = add i35 %add_ln712_10, i35 %trunc_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln712_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="543" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:262 %add_ln712_4 = add i36 %add_ln712_3, i36 %add_ln712_1

]]></Node>
<StgValue><ssdm name="add_ln712_4"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split8._crit_edge_ifconv:273 %add_ln712_13 = add i35 %trunc_ln712_1, i35 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln712_13"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split8._crit_edge_ifconv:275 %add_ln712_11 = add i36 %add_ln712_12, i36 %add_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln712_11"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.split8._crit_edge_ifconv:276 %add_ln1548 = add i35 %add_ln712_14, i35 %add_ln712_13

]]></Node>
<StgValue><ssdm name="add_ln1548"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
.split8._crit_edge_ifconv:277 %tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln712_11, i32 35

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split8._crit_edge_ifconv:278 %num_V_3 = select i1 %tmp_568, i35 0, i35 %add_ln1548

]]></Node>
<StgValue><ssdm name="num_V_3"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:288 %zext_ln119 = zext i12 %add_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge_ifconv:289 %out_addr = getelementptr i35 %out_r, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="35" op_1_bw="12">
<![CDATA[
.split8._crit_edge_ifconv:290 %store_ln119 = store i35 %num_V_3, i12 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
.split8._crit_edge_ifconv:310 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
