/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] _00_;
  reg [11:0] _01_;
  wire [20:0] _02_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = !(celloutsig_0_8z[0] ? celloutsig_0_0z[12] : celloutsig_0_17z);
  assign celloutsig_1_16z = ~celloutsig_1_5z;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { in_data[55:45], celloutsig_0_1z };
  reg [20:0] _06_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 21'h000000;
    else _06_ <= in_data[153:133];
  assign { _02_[20:18], _00_[19:12], _02_[9:0] } = _06_;
  assign celloutsig_0_0z = in_data[29:17] & in_data[85:73];
  assign celloutsig_1_10z = celloutsig_1_1z & in_data[108:100];
  assign celloutsig_0_16z = celloutsig_0_7z === { in_data[35:33], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[26:8] > { in_data[9:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[93] & ~(celloutsig_0_0z[6]);
  assign celloutsig_1_18z = celloutsig_1_10z[4:2] * { _02_[18], celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_0_7z = { in_data[38:36], celloutsig_0_2z } * { _01_[7:5], celloutsig_0_1z };
  assign celloutsig_0_8z = in_data[7:2] * { _01_[8:5], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[142:134] * { _00_[19:12], _02_[9] };
  assign celloutsig_0_23z = - { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_25z = - { celloutsig_0_23z[4:1], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_26z = - { in_data[7:5], celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_17z = | { _01_[11:5], celloutsig_0_2z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[4:3], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_19z = ~^ _00_[17:12];
  assign celloutsig_0_9z = ~^ { _01_[11:4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[11:7];
  assign celloutsig_0_27z = ~^ celloutsig_0_25z[10:3];
  assign celloutsig_1_4z = ~^ { _02_[18], _00_[19:12] };
  assign celloutsig_1_5z = ~^ { _00_[13:12], _02_[9:7] };
  assign celloutsig_0_5z = ~((celloutsig_0_0z[12] & _01_[7]) | in_data[86]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z[10] & celloutsig_0_1z) | in_data[52]);
  assign _02_[17:10] = _00_[19:12];
  assign { out_data[130:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
