;redcode
;assert 1
	SPL 0, -802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -4, <-5
	SUB 20, @13
	MOV -1, <-20
	SUB 210, 12
	SPL 0, <101
	SUB 210, 12
	ADD #0, @0
	ADD #0, @0
	SUB @121, 106
	SLT 260, 52
	DJN @3, 0
	JMP -6, @-10
	JMP -6, @-10
	MOV 7, <-20
	SLT <100, <90
	ADD #0, @0
	JMP @12, #200
	SLT -30, 9
	SLT <100, <90
	JMZ 124, 103
	SUB @121, 106
	SPL 7, <156
	SUB @-127, 100
	SPL 0, <-750
	SUB <0, @2
	MOV -7, <-20
	SUB @121, 106
	ADD -30, 9
	SUB @121, 106
	SUB @-127, 100
	SUB @127, 106
	SLT -30, 9
	JMZ <-30, 9
	MOV -1, <-20
	DAT #0, <156
	SUB -207, <-120
	MOV #-30, 9
	MOV -1, <-20
	JMZ 124, 103
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-20
	SPL 0, <-750
	SPL 0, <-750
