# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/adder.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/counter.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/full_adder.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ipshared/2355/src/half_adder.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ip/design_1_custom_counter_0_0/sim/design_1_custom_counter_0_0.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../../counter_PS.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../counter_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
