static void _rtl92c_enable_fw_download(struct ieee80211_hw *hw, bool enable)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\r\nif (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CU) {\r\nu32 value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);\r\nif (enable)\r\nvalue32 |= MCUFWDL_EN;\r\nelse\r\nvalue32 &= ~MCUFWDL_EN;\r\nrtl_write_dword(rtlpriv, REG_MCUFWDL, value32);\r\n} else if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE) {\r\nu8 tmp;\r\nif (enable) {\r\ntmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\r\nrtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1,\r\ntmp | 0x04);\r\ntmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);\r\nrtl_write_byte(rtlpriv, REG_MCUFWDL, tmp | 0x01);\r\ntmp = rtl_read_byte(rtlpriv, REG_MCUFWDL + 2);\r\nrtl_write_byte(rtlpriv, REG_MCUFWDL + 2, tmp & 0xf7);\r\n} else {\r\ntmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);\r\nrtl_write_byte(rtlpriv, REG_MCUFWDL, tmp & 0xfe);\r\nrtl_write_byte(rtlpriv, REG_MCUFWDL + 1, 0x00);\r\n}\r\n}\r\n}\r\nstatic void rtl_block_fw_writeN(struct ieee80211_hw *hw, const u8 *buffer,\r\nu32 size)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nu32 blockSize = REALTEK_USB_VENQT_MAX_BUF_SIZE - 20;\r\nu8 *bufferPtr = (u8 *) buffer;\r\nu32 i, offset, blockCount, remainSize;\r\nblockCount = size / blockSize;\r\nremainSize = size % blockSize;\r\nfor (i = 0; i < blockCount; i++) {\r\noffset = i * blockSize;\r\nrtlpriv->io.writeN_sync(rtlpriv,\r\n(FW_8192C_START_ADDRESS + offset),\r\n(void *)(bufferPtr + offset),\r\nblockSize);\r\n}\r\nif (remainSize) {\r\noffset = blockCount * blockSize;\r\nrtlpriv->io.writeN_sync(rtlpriv,\r\n(FW_8192C_START_ADDRESS + offset),\r\n(void *)(bufferPtr + offset),\r\nremainSize);\r\n}\r\n}\r\nstatic void _rtl92c_fw_block_write(struct ieee80211_hw *hw,\r\nconst u8 *buffer, u32 size)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nu32 blockSize = sizeof(u32);\r\nu8 *bufferPtr = (u8 *) buffer;\r\nu32 *pu4BytePtr = (u32 *) buffer;\r\nu32 i, offset, blockCount, remainSize;\r\nu32 data;\r\nif (rtlpriv->io.writeN_sync) {\r\nrtl_block_fw_writeN(hw, buffer, size);\r\nreturn;\r\n}\r\nblockCount = size / blockSize;\r\nremainSize = size % blockSize;\r\nif (remainSize) {\r\nfor (i = 0; i < 4 - remainSize; i++)\r\n*(bufferPtr + size + i) = 0;\r\nblockCount++;\r\n}\r\nfor (i = 0; i < blockCount; i++) {\r\noffset = i * blockSize;\r\ndata = le32_to_cpu(*(__le32 *)(pu4BytePtr + i));\r\nrtl_write_dword(rtlpriv, (FW_8192C_START_ADDRESS + offset),\r\ndata);\r\n}\r\n}\r\nstatic void _rtl92c_fw_page_write(struct ieee80211_hw *hw,\r\nu32 page, const u8 *buffer, u32 size)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nu8 value8;\r\nu8 u8page = (u8) (page & 0x07);\r\nvalue8 = (rtl_read_byte(rtlpriv, REG_MCUFWDL + 2) & 0xF8) | u8page;\r\nrtl_write_byte(rtlpriv, (REG_MCUFWDL + 2), value8);\r\n_rtl92c_fw_block_write(hw, buffer, size);\r\n}\r\nstatic void _rtl92c_fill_dummy(u8 *pfwbuf, u32 *pfwlen)\r\n{\r\nu32 fwlen = *pfwlen;\r\nu8 remain = (u8) (fwlen % 4);\r\nremain = (remain == 0) ? 0 : (4 - remain);\r\nwhile (remain > 0) {\r\npfwbuf[fwlen] = 0;\r\nfwlen++;\r\nremain--;\r\n}\r\n*pfwlen = fwlen;\r\n}\r\nstatic void _rtl92c_write_fw(struct ieee80211_hw *hw,\r\nenum version_8192c version, u8 *buffer, u32 size)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\r\nu8 *bufferPtr = buffer;\r\nRT_TRACE(rtlpriv, COMP_FW, DBG_TRACE, "FW size is %d bytes\n", size);\r\nif (IS_CHIP_VER_B(version)) {\r\nu32 pageNums, remainSize;\r\nu32 page, offset;\r\nif (IS_HARDWARE_TYPE_8192CE(rtlhal))\r\n_rtl92c_fill_dummy(bufferPtr, &size);\r\npageNums = size / FW_8192C_PAGE_SIZE;\r\nremainSize = size % FW_8192C_PAGE_SIZE;\r\nif (pageNums > 4) {\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"Page numbers should not greater then 4\n");\r\n}\r\nfor (page = 0; page < pageNums; page++) {\r\noffset = page * FW_8192C_PAGE_SIZE;\r\n_rtl92c_fw_page_write(hw, page, (bufferPtr + offset),\r\nFW_8192C_PAGE_SIZE);\r\n}\r\nif (remainSize) {\r\noffset = pageNums * FW_8192C_PAGE_SIZE;\r\npage = pageNums;\r\n_rtl92c_fw_page_write(hw, page, (bufferPtr + offset),\r\nremainSize);\r\n}\r\n} else {\r\n_rtl92c_fw_block_write(hw, buffer, size);\r\n}\r\n}\r\nstatic int _rtl92c_fw_free_to_go(struct ieee80211_hw *hw)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nu32 counter = 0;\r\nu32 value32;\r\ndo {\r\nvalue32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);\r\n} while ((counter++ < FW_8192C_POLLING_TIMEOUT_COUNT) &&\r\n(!(value32 & FWDL_ChkSum_rpt)));\r\nif (counter >= FW_8192C_POLLING_TIMEOUT_COUNT) {\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"chksum report faill ! REG_MCUFWDL:0x%08x\n", value32);\r\nreturn -EIO;\r\n}\r\nRT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,\r\n"Checksum report OK ! REG_MCUFWDL:0x%08x\n", value32);\r\nvalue32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);\r\nvalue32 |= MCUFWDL_RDY;\r\nvalue32 &= ~WINTINI_RDY;\r\nrtl_write_dword(rtlpriv, REG_MCUFWDL, value32);\r\ncounter = 0;\r\ndo {\r\nvalue32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);\r\nif (value32 & WINTINI_RDY) {\r\nRT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,\r\n"Polling FW ready success!! REG_MCUFWDL:0x%08x\n",\r\nvalue32);\r\nreturn 0;\r\n}\r\nmdelay(FW_8192C_POLLING_DELAY);\r\n} while (counter++ < FW_8192C_POLLING_TIMEOUT_COUNT);\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"Polling FW ready fail!! REG_MCUFWDL:0x%08x\n", value32);\r\nreturn -EIO;\r\n}\r\nint rtl92c_download_fw(struct ieee80211_hw *hw)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\r\nstruct rtl92c_firmware_header *pfwheader;\r\nu8 *pfwdata;\r\nu32 fwsize;\r\nenum version_8192c version = rtlhal->version;\r\nif (rtlpriv->max_fw_size == 0 || !rtlhal->pfirmware)\r\nreturn 1;\r\npfwheader = (struct rtl92c_firmware_header *)rtlhal->pfirmware;\r\npfwdata = rtlhal->pfirmware;\r\nfwsize = rtlhal->fwsize;\r\nif (IS_FW_HEADER_EXIST(pfwheader)) {\r\nRT_TRACE(rtlpriv, COMP_FW, DBG_DMESG,\r\n"Firmware Version(%d), Signature(%#x),Size(%d)\n",\r\nle16_to_cpu(pfwheader->version),\r\nle16_to_cpu(pfwheader->signature),\r\n(uint)sizeof(struct rtl92c_firmware_header));\r\npfwdata = pfwdata + sizeof(struct rtl92c_firmware_header);\r\nfwsize = fwsize - sizeof(struct rtl92c_firmware_header);\r\n}\r\n_rtl92c_enable_fw_download(hw, true);\r\n_rtl92c_write_fw(hw, version, pfwdata, fwsize);\r\n_rtl92c_enable_fw_download(hw, false);\r\nif (_rtl92c_fw_free_to_go(hw)) {\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"Firmware is not ready to run!\n");\r\n} else {\r\nRT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,\r\n"Firmware is ready to run!\n");\r\n}\r\nreturn 0;\r\n}\r\nstatic bool _rtl92c_check_fw_read_last_h2c(struct ieee80211_hw *hw, u8 boxnum)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nu8 val_hmetfr, val_mcutst_1;\r\nbool result = false;\r\nval_hmetfr = rtl_read_byte(rtlpriv, REG_HMETFR);\r\nval_mcutst_1 = rtl_read_byte(rtlpriv, (REG_MCUTST_1 + boxnum));\r\nif (((val_hmetfr >> boxnum) & BIT(0)) == 0 && val_mcutst_1 == 0)\r\nresult = true;\r\nreturn result;\r\n}\r\nstatic void _rtl92c_fill_h2c_command(struct ieee80211_hw *hw,\r\nu8 element_id, u32 cmd_len, u8 *p_cmdbuffer)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\r\nu8 boxnum;\r\nu16 box_reg = 0, box_extreg = 0;\r\nu8 u1b_tmp;\r\nbool isfw_read = false;\r\nbool bwrite_success = false;\r\nu8 wait_h2c_limmit = 100;\r\nu8 wait_writeh2c_limmit = 100;\r\nu8 boxcontent[4], boxextcontent[2];\r\nu32 h2c_waitcounter = 0;\r\nunsigned long flag;\r\nu8 idx;\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, "come in\n");\r\nwhile (true) {\r\nspin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);\r\nif (rtlhal->h2c_setinprogress) {\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"H2C set in progress! Wait to set..element_id(%d)\n",\r\nelement_id);\r\nwhile (rtlhal->h2c_setinprogress) {\r\nspin_unlock_irqrestore(&rtlpriv->locks.h2c_lock,\r\nflag);\r\nh2c_waitcounter++;\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"Wait 100 us (%d times)...\n",\r\nh2c_waitcounter);\r\nudelay(100);\r\nif (h2c_waitcounter > 1000)\r\nreturn;\r\nspin_lock_irqsave(&rtlpriv->locks.h2c_lock,\r\nflag);\r\n}\r\nspin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);\r\n} else {\r\nrtlhal->h2c_setinprogress = true;\r\nspin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);\r\nbreak;\r\n}\r\n}\r\nwhile (!bwrite_success) {\r\nwait_writeh2c_limmit--;\r\nif (wait_writeh2c_limmit == 0) {\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"Write H2C fail because no trigger for FW INT!\n");\r\nbreak;\r\n}\r\nboxnum = rtlhal->last_hmeboxnum;\r\nswitch (boxnum) {\r\ncase 0:\r\nbox_reg = REG_HMEBOX_0;\r\nbox_extreg = REG_HMEBOX_EXT_0;\r\nbreak;\r\ncase 1:\r\nbox_reg = REG_HMEBOX_1;\r\nbox_extreg = REG_HMEBOX_EXT_1;\r\nbreak;\r\ncase 2:\r\nbox_reg = REG_HMEBOX_2;\r\nbox_extreg = REG_HMEBOX_EXT_2;\r\nbreak;\r\ncase 3:\r\nbox_reg = REG_HMEBOX_3;\r\nbox_extreg = REG_HMEBOX_EXT_3;\r\nbreak;\r\ndefault:\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"switch case not processed\n");\r\nbreak;\r\n}\r\nisfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);\r\nwhile (!isfw_read) {\r\nwait_h2c_limmit--;\r\nif (wait_h2c_limmit == 0) {\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"Waiting too long for FW read clear HMEBox(%d)!\n",\r\nboxnum);\r\nbreak;\r\n}\r\nudelay(10);\r\nisfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);\r\nu1b_tmp = rtl_read_byte(rtlpriv, 0x1BF);\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"Waiting for FW read clear HMEBox(%d)!!! 0x1BF = %2x\n",\r\nboxnum, u1b_tmp);\r\n}\r\nif (!isfw_read) {\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"Write H2C register BOX[%d] fail!!!!! Fw do not read\n",\r\nboxnum);\r\nbreak;\r\n}\r\nmemset(boxcontent, 0, sizeof(boxcontent));\r\nmemset(boxextcontent, 0, sizeof(boxextcontent));\r\nboxcontent[0] = element_id;\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"Write element_id box_reg(%4x) = %2x\n",\r\nbox_reg, element_id);\r\nswitch (cmd_len) {\r\ncase 1:\r\nboxcontent[0] &= ~(BIT(7));\r\nmemcpy((u8 *) (boxcontent) + 1,\r\np_cmdbuffer, 1);\r\nfor (idx = 0; idx < 4; idx++) {\r\nrtl_write_byte(rtlpriv, box_reg + idx,\r\nboxcontent[idx]);\r\n}\r\nbreak;\r\ncase 2:\r\nboxcontent[0] &= ~(BIT(7));\r\nmemcpy((u8 *) (boxcontent) + 1,\r\np_cmdbuffer, 2);\r\nfor (idx = 0; idx < 4; idx++) {\r\nrtl_write_byte(rtlpriv, box_reg + idx,\r\nboxcontent[idx]);\r\n}\r\nbreak;\r\ncase 3:\r\nboxcontent[0] &= ~(BIT(7));\r\nmemcpy((u8 *) (boxcontent) + 1,\r\np_cmdbuffer, 3);\r\nfor (idx = 0; idx < 4; idx++) {\r\nrtl_write_byte(rtlpriv, box_reg + idx,\r\nboxcontent[idx]);\r\n}\r\nbreak;\r\ncase 4:\r\nboxcontent[0] |= (BIT(7));\r\nmemcpy((u8 *) (boxextcontent),\r\np_cmdbuffer, 2);\r\nmemcpy((u8 *) (boxcontent) + 1,\r\np_cmdbuffer + 2, 2);\r\nfor (idx = 0; idx < 2; idx++) {\r\nrtl_write_byte(rtlpriv, box_extreg + idx,\r\nboxextcontent[idx]);\r\n}\r\nfor (idx = 0; idx < 4; idx++) {\r\nrtl_write_byte(rtlpriv, box_reg + idx,\r\nboxcontent[idx]);\r\n}\r\nbreak;\r\ncase 5:\r\nboxcontent[0] |= (BIT(7));\r\nmemcpy((u8 *) (boxextcontent),\r\np_cmdbuffer, 2);\r\nmemcpy((u8 *) (boxcontent) + 1,\r\np_cmdbuffer + 2, 3);\r\nfor (idx = 0; idx < 2; idx++) {\r\nrtl_write_byte(rtlpriv, box_extreg + idx,\r\nboxextcontent[idx]);\r\n}\r\nfor (idx = 0; idx < 4; idx++) {\r\nrtl_write_byte(rtlpriv, box_reg + idx,\r\nboxcontent[idx]);\r\n}\r\nbreak;\r\ndefault:\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,\r\n"switch case not processed\n");\r\nbreak;\r\n}\r\nbwrite_success = true;\r\nrtlhal->last_hmeboxnum = boxnum + 1;\r\nif (rtlhal->last_hmeboxnum == 4)\r\nrtlhal->last_hmeboxnum = 0;\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"pHalData->last_hmeboxnum = %d\n",\r\nrtlhal->last_hmeboxnum);\r\n}\r\nspin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);\r\nrtlhal->h2c_setinprogress = false;\r\nspin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);\r\nRT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, "go out\n");\r\n}\r\nvoid rtl92c_fill_h2c_cmd(struct ieee80211_hw *hw,\r\nu8 element_id, u32 cmd_len, u8 *p_cmdbuffer)\r\n{\r\nu32 tmp_cmdbuf[2];\r\nmemset(tmp_cmdbuf, 0, 8);\r\nmemcpy(tmp_cmdbuf, p_cmdbuffer, cmd_len);\r\n_rtl92c_fill_h2c_command(hw, element_id, cmd_len, (u8 *)&tmp_cmdbuf);\r\nreturn;\r\n}\r\nvoid rtl92c_firmware_selfreset(struct ieee80211_hw *hw)\r\n{\r\nu8 u1b_tmp;\r\nu8 delay = 100;\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nrtl_write_byte(rtlpriv, REG_HMETFR + 3, 0x20);\r\nu1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\r\nwhile (u1b_tmp & BIT(2)) {\r\ndelay--;\r\nif (delay == 0) {\r\nRT_ASSERT(false, "8051 reset fail\n");\r\nbreak;\r\n}\r\nudelay(50);\r\nu1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\r\n}\r\n}\r\nvoid rtl92c_set_fw_pwrmode_cmd(struct ieee80211_hw *hw, u8 mode)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nu8 u1_h2c_set_pwrmode[3] = {0};\r\nstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\r\nRT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD, "FW LPS mode = %d\n", mode);\r\nSET_H2CCMD_PWRMODE_PARM_MODE(u1_h2c_set_pwrmode, mode);\r\nSET_H2CCMD_PWRMODE_PARM_SMART_PS(u1_h2c_set_pwrmode, 1);\r\nSET_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(u1_h2c_set_pwrmode,\r\nppsc->reg_max_lps_awakeintvl);\r\nRT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,\r\n"rtl92c_set_fw_rsvdpagepkt(): u1_h2c_set_pwrmode",\r\nu1_h2c_set_pwrmode, 3);\r\nrtl92c_fill_h2c_cmd(hw, H2C_SETPWRMODE, 3, u1_h2c_set_pwrmode);\r\n}\r\nstatic bool _rtl92c_cmd_send_packet(struct ieee80211_hw *hw,\r\nstruct sk_buff *skb)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\r\nstruct rtl8192_tx_ring *ring;\r\nstruct rtl_tx_desc *pdesc;\r\nunsigned long flags;\r\nstruct sk_buff *pskb = NULL;\r\nring = &rtlpci->tx_ring[BEACON_QUEUE];\r\npskb = __skb_dequeue(&ring->queue);\r\nkfree_skb(pskb);\r\nspin_lock_irqsave(&rtlpriv->locks.irq_th_lock, flags);\r\npdesc = &ring->desc[0];\r\nrtlpriv->cfg->ops->fill_tx_cmddesc(hw, (u8 *) pdesc, 1, 1, skb);\r\n__skb_queue_tail(&ring->queue, skb);\r\nspin_unlock_irqrestore(&rtlpriv->locks.irq_th_lock, flags);\r\nrtlpriv->cfg->ops->tx_polling(hw, BEACON_QUEUE);\r\nreturn true;\r\n}\r\nvoid rtl92c_set_fw_rsvdpagepkt(struct ieee80211_hw *hw, bool dl_finished)\r\n{\r\nstruct rtl_priv *rtlpriv = rtl_priv(hw);\r\nstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\r\nstruct sk_buff *skb = NULL;\r\nu32 totalpacketlen;\r\nbool rtstatus;\r\nu8 u1RsvdPageLoc[3] = {0};\r\nbool dlok = false;\r\nu8 *beacon;\r\nu8 *pspoll;\r\nu8 *nullfunc;\r\nu8 *probersp;\r\nbeacon = &reserved_page_packet[BEACON_PG * 128];\r\nSET_80211_HDR_ADDRESS2(beacon, mac->mac_addr);\r\nSET_80211_HDR_ADDRESS3(beacon, mac->bssid);\r\npspoll = &reserved_page_packet[PSPOLL_PG * 128];\r\nSET_80211_PS_POLL_AID(pspoll, (mac->assoc_id | 0xc000));\r\nSET_80211_PS_POLL_BSSID(pspoll, mac->bssid);\r\nSET_80211_PS_POLL_TA(pspoll, mac->mac_addr);\r\nSET_H2CCMD_RSVDPAGE_LOC_PSPOLL(u1RsvdPageLoc, PSPOLL_PG);\r\nnullfunc = &reserved_page_packet[NULL_PG * 128];\r\nSET_80211_HDR_ADDRESS1(nullfunc, mac->bssid);\r\nSET_80211_HDR_ADDRESS2(nullfunc, mac->mac_addr);\r\nSET_80211_HDR_ADDRESS3(nullfunc, mac->bssid);\r\nSET_H2CCMD_RSVDPAGE_LOC_NULL_DATA(u1RsvdPageLoc, NULL_PG);\r\nprobersp = &reserved_page_packet[PROBERSP_PG * 128];\r\nSET_80211_HDR_ADDRESS1(probersp, mac->bssid);\r\nSET_80211_HDR_ADDRESS2(probersp, mac->mac_addr);\r\nSET_80211_HDR_ADDRESS3(probersp, mac->bssid);\r\nSET_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(u1RsvdPageLoc, PROBERSP_PG);\r\ntotalpacketlen = TOTAL_RESERVED_PKT_LEN;\r\nRT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_LOUD,\r\n"rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL",\r\n&reserved_page_packet[0], totalpacketlen);\r\nRT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,\r\n"rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL",\r\nu1RsvdPageLoc, 3);\r\nskb = dev_alloc_skb(totalpacketlen);\r\nif (!skb)\r\nreturn;\r\nkmemleak_not_leak(skb);\r\nmemcpy((u8 *) skb_put(skb, totalpacketlen),\r\n&reserved_page_packet, totalpacketlen);\r\nrtstatus = _rtl92c_cmd_send_packet(hw, skb);\r\nif (rtstatus)\r\ndlok = true;\r\nif (dlok) {\r\nRT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,\r\n"Set RSVD page location to Fw\n");\r\nRT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,\r\n"H2C_RSVDPAGE", u1RsvdPageLoc, 3);\r\nrtl92c_fill_h2c_cmd(hw, H2C_RSVDPAGE,\r\nsizeof(u1RsvdPageLoc), u1RsvdPageLoc);\r\n} else\r\nRT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,\r\n"Set RSVD page location to Fw FAIL!!!!!!\n");\r\n}\r\nvoid rtl92c_set_fw_joinbss_report_cmd(struct ieee80211_hw *hw, u8 mstatus)\r\n{\r\nu8 u1_joinbssrpt_parm[1] = {0};\r\nSET_H2CCMD_JOINBSSRPT_PARM_OPMODE(u1_joinbssrpt_parm, mstatus);\r\nrtl92c_fill_h2c_cmd(hw, H2C_JOINBSSRPT, 1, u1_joinbssrpt_parm);\r\n}
