
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_meta$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_meta$_SDFF_PN1_/CK (DFF_X1)
     1    0.99    0.01    0.08    0.08 ^ rx_meta$_SDFF_PN1_/Q (DFF_X1)
                                         rx_meta (net)
                  0.01    0.00    0.08 ^ _706_/A2 (OR2_X1)
     1    1.26    0.01    0.02    0.11 ^ _706_/ZN (OR2_X1)
                                         _063_ (net)
                  0.01    0.00    0.11 ^ rx_sync$_SDFF_PN1_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_sync$_SDFF_PN1_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: clk_counter[19]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[19]$_SDFFE_PN0P_/CK (DFF_X1)
     1    3.15    0.01    0.08    0.08 v clk_counter[19]$_SDFFE_PN0P_/Q (DFF_X1)
                                         clk_counter[19] (net)
                  0.01    0.00    0.08 v _404_/A (BUF_X4)
     5    9.21    0.01    0.03    0.11 v _404_/Z (BUF_X4)
                                         _076_ (net)
                  0.01    0.00    0.11 v _405_/A4 (NOR4_X2)
     1    6.10    0.05    0.09    0.20 ^ _405_/ZN (NOR4_X2)
                                         _077_ (net)
                  0.05    0.00    0.20 ^ _409_/A3 (NAND4_X4)
     6   25.43    0.03    0.06    0.26 v _409_/ZN (NAND4_X4)
                                         _081_ (net)
                  0.03    0.00    0.26 v _458_/A1 (OR4_X2)
     1    6.14    0.02    0.09    0.35 v _458_/ZN (OR4_X2)
                                         _125_ (net)
                  0.02    0.00    0.35 v _459_/A (BUF_X8)
     7   16.31    0.01    0.03    0.38 v _459_/Z (BUF_X8)
                                         _126_ (net)
                  0.01    0.00    0.38 v _465_/A4 (OR4_X1)
     1    1.04    0.02    0.11    0.49 v _465_/ZN (OR4_X1)
                                         _131_ (net)
                  0.02    0.00    0.49 v _469_/A (MUX2_X1)
     1    1.64    0.01    0.06    0.55 v _469_/Z (MUX2_X1)
                                         _135_ (net)
                  0.01    0.00    0.55 v _471_/B1 (AOI21_X1)
     1    1.28    0.02    0.02    0.58 ^ _471_/ZN (AOI21_X1)
                                         _009_ (net)
                  0.02    0.00    0.58 ^ bit_index[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_index[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: clk_counter[19]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[19]$_SDFFE_PN0P_/CK (DFF_X1)
     1    3.15    0.01    0.08    0.08 v clk_counter[19]$_SDFFE_PN0P_/Q (DFF_X1)
                                         clk_counter[19] (net)
                  0.01    0.00    0.08 v _404_/A (BUF_X4)
     5    9.21    0.01    0.03    0.11 v _404_/Z (BUF_X4)
                                         _076_ (net)
                  0.01    0.00    0.11 v _405_/A4 (NOR4_X2)
     1    6.10    0.05    0.09    0.20 ^ _405_/ZN (NOR4_X2)
                                         _077_ (net)
                  0.05    0.00    0.20 ^ _409_/A3 (NAND4_X4)
     6   25.43    0.03    0.06    0.26 v _409_/ZN (NAND4_X4)
                                         _081_ (net)
                  0.03    0.00    0.26 v _458_/A1 (OR4_X2)
     1    6.14    0.02    0.09    0.35 v _458_/ZN (OR4_X2)
                                         _125_ (net)
                  0.02    0.00    0.35 v _459_/A (BUF_X8)
     7   16.31    0.01    0.03    0.38 v _459_/Z (BUF_X8)
                                         _126_ (net)
                  0.01    0.00    0.38 v _465_/A4 (OR4_X1)
     1    1.04    0.02    0.11    0.49 v _465_/ZN (OR4_X1)
                                         _131_ (net)
                  0.02    0.00    0.49 v _469_/A (MUX2_X1)
     1    1.64    0.01    0.06    0.55 v _469_/Z (MUX2_X1)
                                         _135_ (net)
                  0.01    0.00    0.55 v _471_/B1 (AOI21_X1)
     1    1.28    0.02    0.02    0.58 ^ _471_/ZN (AOI21_X1)
                                         _009_ (net)
                  0.02    0.00    0.58 ^ bit_index[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.58   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_index[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.13476185500621796

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6788

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
7.250720500946045

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6924

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[19]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clk_counter[19]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v clk_counter[19]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.11 v _404_/Z (BUF_X4)
   0.09    0.20 ^ _405_/ZN (NOR4_X2)
   0.06    0.26 v _409_/ZN (NAND4_X4)
   0.09    0.35 v _458_/ZN (OR4_X2)
   0.03    0.38 v _459_/Z (BUF_X8)
   0.11    0.49 v _465_/ZN (OR4_X1)
   0.06    0.55 v _469_/Z (MUX2_X1)
   0.02    0.58 ^ _471_/ZN (AOI21_X1)
   0.00    0.58 ^ bit_index[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.58   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ bit_index[0]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.39   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_meta$_SDFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_meta$_SDFF_PN1_/CK (DFF_X1)
   0.08    0.08 ^ rx_meta$_SDFF_PN1_/Q (DFF_X1)
   0.02    0.11 ^ _706_/ZN (OR2_X1)
   0.00    0.11 ^ rx_sync$_SDFF_PN1_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_sync$_SDFF_PN1_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.5774

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.3882

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
67.232421

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.15e-04   1.72e-06   5.08e-06   4.22e-04  89.6%
Combinational          1.57e-05   2.12e-05   1.20e-05   4.89e-05  10.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.31e-04   2.29e-05   1.71e-05   4.71e-04 100.0%
                          91.5%       4.9%       3.6%
