

================================================================
== Vitis HLS Report for 'ConvToOutStream'
================================================================
* Date:           Tue Feb 25 14:23:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     9221|  10.000 ns|  92.210 us|    1|  9221|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168  |ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI  |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_31, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV3_OUT_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_15, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_14, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_13, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_12, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_11, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_10, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_9, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_8, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_7, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_6, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_5, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_4, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_CONV3_ACC_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [tools.cpp:626]   --->   Operation 53 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K" [tools.cpp:626]   --->   Operation 54 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M" [tools.cpp:626]   --->   Operation 55 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:626]   --->   Operation 56 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C" [tools.cpp:626]   --->   Operation 57 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R" [tools.cpp:626]   --->   Operation 58 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln628 = br i1 %mode_read, void %return, void %if.end" [tools.cpp:628]   --->   Operation 59 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%div7 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 4, i32 31" [tools.cpp:626]   --->   Operation 60 'partselect' 'div7' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%div7_cast = zext i28 %div7" [tools.cpp:626]   --->   Operation 61 'zext' 'div7_cast' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.73ns)   --->   "%tmp = mul i32 %K_read, i32 %K_read" [tools.cpp:626]   --->   Operation 62 'mul' 'tmp' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.73ns)   --->   "%mul8 = mul i32 %tmp, i32 %div7_cast" [tools.cpp:626]   --->   Operation 63 'mul' 'mul8' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln633_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [tools.cpp:633]   --->   Operation 64 'partselect' 'trunc_ln633_1' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.65>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i32 %mul8" [tools.cpp:630]   --->   Operation 66 'zext' 'zext_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln630_1 = zext i32 %C_read" [tools.cpp:630]   --->   Operation 67 'zext' 'zext_ln630_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.73ns)   --->   "%mul_ln630 = mul i64 %zext_ln630, i64 %zext_ln630_1" [tools.cpp:630]   --->   Operation 68 'mul' 'mul_ln630' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln630_2 = zext i32 %R_read" [tools.cpp:630]   --->   Operation 69 'zext' 'zext_ln630_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln630_3 = zext i64 %mul_ln630" [tools.cpp:630]   --->   Operation 70 'zext' 'zext_ln630_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.92ns)   --->   "%mul_ln630_1 = mul i96 %zext_ln630_2, i96 %zext_ln630_3" [tools.cpp:630]   --->   Operation 71 'mul' 'mul_ln630_1' <Predicate = true> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 72 [1/1] (0.79ns)   --->   "%sub = add i32 %mul8, i32 4294967295" [tools.cpp:626]   --->   Operation 72 'add' 'sub' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln630_4 = zext i28 %trunc_ln633_1" [tools.cpp:630]   --->   Operation 73 'zext' 'zext_ln630_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln630_5 = zext i96 %mul_ln630_1" [tools.cpp:630]   --->   Operation 74 'zext' 'zext_ln630_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (4.64ns)   --->   "%mul_ln630_2 = mul i124 %zext_ln630_4, i124 %zext_ln630_5" [tools.cpp:630]   --->   Operation 75 'mul' 'mul_ln630_2' <Predicate = true> <Delay = 4.64> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.64> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln626 = call void @ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI, i32 %C_read, i124 %mul_ln630_2, i32 %fifo_CONV3_ACC_15, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_0, i96 %mul_ln630_1, i64 %mul_ln630, i32 %sub, i32 %CONV3_OUT_0, i32 %CONV3_OUT_16, i32 %CONV3_OUT_1, i32 %CONV3_OUT_17, i32 %CONV3_OUT_2, i32 %CONV3_OUT_18, i32 %CONV3_OUT_3, i32 %CONV3_OUT_19, i32 %CONV3_OUT_4, i32 %CONV3_OUT_20, i32 %CONV3_OUT_5, i32 %CONV3_OUT_21, i32 %CONV3_OUT_6, i32 %CONV3_OUT_22, i32 %CONV3_OUT_7, i32 %CONV3_OUT_23, i32 %CONV3_OUT_8, i32 %CONV3_OUT_24, i32 %CONV3_OUT_9, i32 %CONV3_OUT_25, i32 %CONV3_OUT_10, i32 %CONV3_OUT_26, i32 %CONV3_OUT_11, i32 %CONV3_OUT_27, i32 %CONV3_OUT_12, i32 %CONV3_OUT_28, i32 %CONV3_OUT_13, i32 %CONV3_OUT_29, i32 %CONV3_OUT_14, i32 %CONV3_OUT_30, i32 %CONV3_OUT_15, i32 %CONV3_OUT_31" [tools.cpp:626]   --->   Operation 76 'call' 'call_ln626' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln626 = call void @ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI, i32 %C_read, i124 %mul_ln630_2, i32 %fifo_CONV3_ACC_15, i32 %fifo_CONV3_ACC_14, i32 %fifo_CONV3_ACC_13, i32 %fifo_CONV3_ACC_12, i32 %fifo_CONV3_ACC_11, i32 %fifo_CONV3_ACC_10, i32 %fifo_CONV3_ACC_9, i32 %fifo_CONV3_ACC_8, i32 %fifo_CONV3_ACC_7, i32 %fifo_CONV3_ACC_6, i32 %fifo_CONV3_ACC_5, i32 %fifo_CONV3_ACC_4, i32 %fifo_CONV3_ACC_3, i32 %fifo_CONV3_ACC_2, i32 %fifo_CONV3_ACC_1, i32 %fifo_CONV3_ACC_0, i96 %mul_ln630_1, i64 %mul_ln630, i32 %sub, i32 %CONV3_OUT_0, i32 %CONV3_OUT_16, i32 %CONV3_OUT_1, i32 %CONV3_OUT_17, i32 %CONV3_OUT_2, i32 %CONV3_OUT_18, i32 %CONV3_OUT_3, i32 %CONV3_OUT_19, i32 %CONV3_OUT_4, i32 %CONV3_OUT_20, i32 %CONV3_OUT_5, i32 %CONV3_OUT_21, i32 %CONV3_OUT_6, i32 %CONV3_OUT_22, i32 %CONV3_OUT_7, i32 %CONV3_OUT_23, i32 %CONV3_OUT_8, i32 %CONV3_OUT_24, i32 %CONV3_OUT_9, i32 %CONV3_OUT_25, i32 %CONV3_OUT_10, i32 %CONV3_OUT_26, i32 %CONV3_OUT_11, i32 %CONV3_OUT_27, i32 %CONV3_OUT_12, i32 %CONV3_OUT_28, i32 %CONV3_OUT_13, i32 %CONV3_OUT_29, i32 %CONV3_OUT_14, i32 %CONV3_OUT_30, i32 %CONV3_OUT_15, i32 %CONV3_OUT_31" [tools.cpp:626]   --->   Operation 77 'call' 'call_ln626' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 78 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln665 = ret" [tools.cpp:665]   --->   Operation 79 'ret' 'ret_ln665' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_CONV3_ACC_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_CONV3_ACC_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV3_OUT_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
mode_read         (read         ) [ 01111]
K_read            (read         ) [ 00000]
M_read            (read         ) [ 00000]
N_read            (read         ) [ 00000]
C_read            (read         ) [ 00111]
R_read            (read         ) [ 00100]
br_ln628          (br           ) [ 00000]
div7              (partselect   ) [ 00000]
div7_cast         (zext         ) [ 00000]
tmp               (mul          ) [ 00000]
mul8              (mul          ) [ 00110]
trunc_ln633_1     (partselect   ) [ 00110]
empty             (wait         ) [ 00000]
zext_ln630        (zext         ) [ 00000]
zext_ln630_1      (zext         ) [ 00000]
mul_ln630         (mul          ) [ 00011]
zext_ln630_2      (zext         ) [ 00000]
zext_ln630_3      (zext         ) [ 00000]
mul_ln630_1       (mul          ) [ 00011]
sub               (add          ) [ 00001]
zext_ln630_4      (zext         ) [ 00000]
zext_ln630_5      (zext         ) [ 00000]
mul_ln630_2       (mul          ) [ 00001]
call_ln626        (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
ret_ln665         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_CONV3_ACC_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_CONV3_ACC_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_CONV3_ACC_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_CONV3_ACC_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_CONV3_ACC_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_CONV3_ACC_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_CONV3_ACC_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_CONV3_ACC_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_CONV3_ACC_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_CONV3_ACC_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_CONV3_ACC_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_CONV3_ACC_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo_CONV3_ACC_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifo_CONV3_ACC_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifo_CONV3_ACC_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifo_CONV3_ACC_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_CONV3_ACC_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="CONV3_OUT_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="CONV3_OUT_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="CONV3_OUT_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="CONV3_OUT_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="CONV3_OUT_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="CONV3_OUT_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="CONV3_OUT_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="CONV3_OUT_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="CONV3_OUT_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="CONV3_OUT_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="CONV3_OUT_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="CONV3_OUT_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="CONV3_OUT_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="CONV3_OUT_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="CONV3_OUT_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="CONV3_OUT_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="CONV3_OUT_16">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="CONV3_OUT_17">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="CONV3_OUT_18">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="CONV3_OUT_19">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="CONV3_OUT_20">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_20"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="CONV3_OUT_21">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_21"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="CONV3_OUT_22">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="CONV3_OUT_23">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_23"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="CONV3_OUT_24">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="CONV3_OUT_25">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="CONV3_OUT_26">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_26"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="CONV3_OUT_27">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_27"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="CONV3_OUT_28">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_28"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="CONV3_OUT_29">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_29"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="CONV3_OUT_30">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_30"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="CONV3_OUT_31">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV3_OUT_31"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="R">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="C">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="N">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="M">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="K">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="mode">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="mode_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="K_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="M_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="N_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="C_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="R_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2"/>
<pin id="171" dir="0" index="2" bw="124" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="32" slack="0"/>
<pin id="175" dir="0" index="6" bw="32" slack="0"/>
<pin id="176" dir="0" index="7" bw="32" slack="0"/>
<pin id="177" dir="0" index="8" bw="32" slack="0"/>
<pin id="178" dir="0" index="9" bw="32" slack="0"/>
<pin id="179" dir="0" index="10" bw="32" slack="0"/>
<pin id="180" dir="0" index="11" bw="32" slack="0"/>
<pin id="181" dir="0" index="12" bw="32" slack="0"/>
<pin id="182" dir="0" index="13" bw="32" slack="0"/>
<pin id="183" dir="0" index="14" bw="32" slack="0"/>
<pin id="184" dir="0" index="15" bw="32" slack="0"/>
<pin id="185" dir="0" index="16" bw="32" slack="0"/>
<pin id="186" dir="0" index="17" bw="32" slack="0"/>
<pin id="187" dir="0" index="18" bw="32" slack="0"/>
<pin id="188" dir="0" index="19" bw="96" slack="1"/>
<pin id="189" dir="0" index="20" bw="64" slack="1"/>
<pin id="190" dir="0" index="21" bw="32" slack="0"/>
<pin id="191" dir="0" index="22" bw="32" slack="0"/>
<pin id="192" dir="0" index="23" bw="32" slack="0"/>
<pin id="193" dir="0" index="24" bw="32" slack="0"/>
<pin id="194" dir="0" index="25" bw="32" slack="0"/>
<pin id="195" dir="0" index="26" bw="32" slack="0"/>
<pin id="196" dir="0" index="27" bw="32" slack="0"/>
<pin id="197" dir="0" index="28" bw="32" slack="0"/>
<pin id="198" dir="0" index="29" bw="32" slack="0"/>
<pin id="199" dir="0" index="30" bw="32" slack="0"/>
<pin id="200" dir="0" index="31" bw="32" slack="0"/>
<pin id="201" dir="0" index="32" bw="32" slack="0"/>
<pin id="202" dir="0" index="33" bw="32" slack="0"/>
<pin id="203" dir="0" index="34" bw="32" slack="0"/>
<pin id="204" dir="0" index="35" bw="32" slack="0"/>
<pin id="205" dir="0" index="36" bw="32" slack="0"/>
<pin id="206" dir="0" index="37" bw="32" slack="0"/>
<pin id="207" dir="0" index="38" bw="32" slack="0"/>
<pin id="208" dir="0" index="39" bw="32" slack="0"/>
<pin id="209" dir="0" index="40" bw="32" slack="0"/>
<pin id="210" dir="0" index="41" bw="32" slack="0"/>
<pin id="211" dir="0" index="42" bw="32" slack="0"/>
<pin id="212" dir="0" index="43" bw="32" slack="0"/>
<pin id="213" dir="0" index="44" bw="32" slack="0"/>
<pin id="214" dir="0" index="45" bw="32" slack="0"/>
<pin id="215" dir="0" index="46" bw="32" slack="0"/>
<pin id="216" dir="0" index="47" bw="32" slack="0"/>
<pin id="217" dir="0" index="48" bw="32" slack="0"/>
<pin id="218" dir="0" index="49" bw="32" slack="0"/>
<pin id="219" dir="0" index="50" bw="32" slack="0"/>
<pin id="220" dir="0" index="51" bw="32" slack="0"/>
<pin id="221" dir="0" index="52" bw="32" slack="0"/>
<pin id="222" dir="0" index="53" bw="32" slack="0"/>
<pin id="223" dir="1" index="54" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln626/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mul_ln630_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="28" slack="0"/>
<pin id="275" dir="0" index="1" bw="96" slack="0"/>
<pin id="276" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln630_2/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln630_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln630/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mul_ln630_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln630_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mul8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="28" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul8/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="div7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="28" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div7/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="div7_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="28" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div7_cast/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln633_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="28" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln633_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln630_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln630_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln630_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_2/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln630_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln630_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="28" slack="2"/>
<pin id="347" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_4/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln630_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="96" slack="1"/>
<pin id="351" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_5/3 "/>
</bind>
</comp>

<comp id="353" class="1005" name="mode_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="3"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="C_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="R_read_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_read "/>
</bind>
</comp>

<comp id="368" class="1005" name="mul8_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln633_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="28" slack="2"/>
<pin id="376" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln633_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="mul_ln630_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln630 "/>
</bind>
</comp>

<comp id="384" class="1005" name="mul_ln630_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="96" slack="1"/>
<pin id="386" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln630_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="sub_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="395" class="1005" name="mul_ln630_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="124" slack="1"/>
<pin id="397" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln630_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="118" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="106" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="120" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="104" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="120" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="102" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="120" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="100" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="120" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="120" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="224"><net_src comp="130" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="168" pin=9"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="168" pin=11"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="168" pin=12"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="168" pin=13"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="168" pin=14"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="168" pin=15"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="168" pin=16"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="168" pin=17"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="168" pin=18"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="168" pin=22"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="168" pin=23"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="168" pin=24"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="168" pin=25"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="168" pin=26"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="168" pin=27"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="168" pin=28"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="168" pin=29"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="168" pin=30"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="168" pin=31"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="168" pin=32"/></net>

<net id="252"><net_src comp="74" pin="0"/><net_sink comp="168" pin=33"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="168" pin=34"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="168" pin=35"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="168" pin=36"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="168" pin=37"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="168" pin=38"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="168" pin=39"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="168" pin=40"/></net>

<net id="260"><net_src comp="82" pin="0"/><net_sink comp="168" pin=41"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="168" pin=42"/></net>

<net id="262"><net_src comp="84" pin="0"/><net_sink comp="168" pin=43"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="168" pin=44"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="168" pin=45"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="168" pin=46"/></net>

<net id="266"><net_src comp="88" pin="0"/><net_sink comp="168" pin=47"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="168" pin=48"/></net>

<net id="268"><net_src comp="90" pin="0"/><net_sink comp="168" pin=49"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="168" pin=50"/></net>

<net id="270"><net_src comp="92" pin="0"/><net_sink comp="168" pin=51"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="168" pin=52"/></net>

<net id="272"><net_src comp="94" pin="0"/><net_sink comp="168" pin=53"/></net>

<net id="277"><net_src comp="273" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="294"><net_src comp="138" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="138" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="303"><net_src comp="122" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="150" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="124" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="126" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="297" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="318"><net_src comp="122" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="144" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="124" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="126" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="337"><net_src comp="278" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="343"><net_src comp="116" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="344"><net_src comp="339" pin="2"/><net_sink comp="168" pin=21"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="356"><net_src comp="132" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="156" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="366"><net_src comp="162" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="371"><net_src comp="286" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="377"><net_src comp="312" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="382"><net_src comp="278" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="168" pin=20"/></net>

<net id="387"><net_src comp="282" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="168" pin=19"/></net>

<net id="393"><net_src comp="339" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="168" pin=21"/></net>

<net id="398"><net_src comp="273" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CONV3_OUT_0 | {3 4 }
	Port: CONV3_OUT_1 | {3 4 }
	Port: CONV3_OUT_2 | {3 4 }
	Port: CONV3_OUT_3 | {3 4 }
	Port: CONV3_OUT_4 | {3 4 }
	Port: CONV3_OUT_5 | {3 4 }
	Port: CONV3_OUT_6 | {3 4 }
	Port: CONV3_OUT_7 | {3 4 }
	Port: CONV3_OUT_8 | {3 4 }
	Port: CONV3_OUT_9 | {3 4 }
	Port: CONV3_OUT_10 | {3 4 }
	Port: CONV3_OUT_11 | {3 4 }
	Port: CONV3_OUT_12 | {3 4 }
	Port: CONV3_OUT_13 | {3 4 }
	Port: CONV3_OUT_14 | {3 4 }
	Port: CONV3_OUT_15 | {3 4 }
	Port: CONV3_OUT_16 | {3 4 }
	Port: CONV3_OUT_17 | {3 4 }
	Port: CONV3_OUT_18 | {3 4 }
	Port: CONV3_OUT_19 | {3 4 }
	Port: CONV3_OUT_20 | {3 4 }
	Port: CONV3_OUT_21 | {3 4 }
	Port: CONV3_OUT_22 | {3 4 }
	Port: CONV3_OUT_23 | {3 4 }
	Port: CONV3_OUT_24 | {3 4 }
	Port: CONV3_OUT_25 | {3 4 }
	Port: CONV3_OUT_26 | {3 4 }
	Port: CONV3_OUT_27 | {3 4 }
	Port: CONV3_OUT_28 | {3 4 }
	Port: CONV3_OUT_29 | {3 4 }
	Port: CONV3_OUT_30 | {3 4 }
	Port: CONV3_OUT_31 | {3 4 }
 - Input state : 
	Port: ConvToOutStream : fifo_CONV3_ACC_0 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_1 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_2 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_3 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_4 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_5 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_6 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_7 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_8 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_9 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_10 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_11 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_12 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_13 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_14 | {3 4 }
	Port: ConvToOutStream : fifo_CONV3_ACC_15 | {3 4 }
	Port: ConvToOutStream : R | {1 }
	Port: ConvToOutStream : C | {1 }
	Port: ConvToOutStream : N | {1 }
	Port: ConvToOutStream : M | {1 }
	Port: ConvToOutStream : K | {1 }
	Port: ConvToOutStream : mode | {1 }
  - Chain level:
	State 1
		div7_cast : 1
		mul8 : 2
	State 2
		mul_ln630 : 1
		zext_ln630_3 : 2
		mul_ln630_1 : 3
	State 3
		mul_ln630_2 : 1
		call_ln626 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168 |    0    |    0    |  5.792  |   3853  |   3738  |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                                      mul_ln630_2_fu_273                                     |    0    |    12   |    0    |    0    |   157   |    0    |
|          |                                       mul_ln630_fu_278                                      |    0    |    4    |    0    |    0    |    20   |    0    |
|    mul   |                                      mul_ln630_1_fu_282                                     |    0    |    8    |    0    |    0    |    45   |    0    |
|          |                                         mul8_fu_286                                         |    0    |    3    |    0    |    0    |    20   |    0    |
|          |                                          tmp_fu_290                                         |    0    |    3    |    0    |    0    |    20   |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                                          sub_fu_339                                         |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                                    mode_read_read_fu_132                                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                      K_read_read_fu_138                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                                      M_read_read_fu_144                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                      N_read_read_fu_150                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                      C_read_read_fu_156                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                      R_read_read_fu_162                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                                         div7_fu_297                                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                     trunc_ln633_1_fu_312                                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                                       div7_cast_fu_307                                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                      zext_ln630_fu_322                                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                     zext_ln630_1_fu_326                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                                     zext_ln630_2_fu_330                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                     zext_ln630_3_fu_334                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                     zext_ln630_4_fu_345                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                                     zext_ln630_5_fu_349                                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                             |    0    |    30   |  5.792  |   3853  |   4039  |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    C_read_reg_357   |   32   |
|    R_read_reg_363   |   32   |
|  mode_read_reg_353  |    1   |
|     mul8_reg_368    |   32   |
| mul_ln630_1_reg_384 |   96   |
| mul_ln630_2_reg_395 |   124  |
|  mul_ln630_reg_379  |   64   |
|     sub_reg_390     |   32   |
|trunc_ln633_1_reg_374|   28   |
+---------------------+--------+
|        Total        |   441  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168 |  p2  |   2  |  124 |   248  ||    9    |
| grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168 |  p21 |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   312  ||  0.724  ||    18   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   30   |    5   |  3853  |  4039  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   441  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   30   |    6   |  4294  |  4057  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
