# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:20:48 on Jan 06,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# ** Error: ** while parsing file included at logic_top.sv(3)
# ** at logic_tb.sv(12): (vlog-2730) Undefined variable: 'rst'.
# -- Compiling module top
# End time: 15:20:49 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog logic_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:21:04 on Jan 06,2026
# vlog -reportprogress 300 logic_top.sv "+acc" 
# -- Compiling module logic_test
# -- Compiling interface logic_intf
# -- Compiling program logic_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:21:04 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -assertdebug top 
# Start time: 15:21:04 on Jan 06,2026
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.logic_intf(fast)
# Loading work.logic_test(fast)
# Loading work.logic_tb(fast)
# ** Info: NOT ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 25 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 35 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 45 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 55 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 65 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 75 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 85 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Info: NOT ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.NOT1 File: logic_tb.sv Line: 17
# ** Info: AND ASSERTION PASSED
#    Time: 95 ns  Scope: top.T.AND1 File: logic_tb.sv Line: 21
# ** Note: $finish    : logic_tb.sv(37)
#    Time: 100 ns  Iteration: 1  Instance: /top/T
# 1
# Break in Module logic_tb at logic_tb.sv line 37
