/* tintin_flash.c
 * flash driver for tintin's Micron N250xxA range
 * RebbleOS
 *
 * Author: Joshua Wise <joshua@joshuawise.com>
 *         Barry Carter <barry.carter@gmail.com>
 */

#include <stm32f2xx.h>
#include "tintin.h"
#include <debug.h>

#include <stm32f2xx_gpio.h>
#include <stm32f2xx_rcc.h>
#include <stm32f2xx_spi.h>
#include <stm32f2xx_syscfg.h>
#include <misc.h>

#include "stm32_power.h"
#include "stm32_spi.h"

static void _spi_flash_rx_done(void);
static void _spi_flash_tx_done(void) ;
static const stm32_spi_config_t _spi1_config = {
    .spi                  = SPI1,
    .spi_periph_bus       = STM32_POWER_APB2,
    .gpio_pin_miso_num    = 6,
    .gpio_pin_mosi_num    = 7,
    .gpio_pin_sck_num     = 5,
    .gpio_ptr             = GPIOA,
    .gpio_clock           = RCC_AHB1Periph_GPIOA,
    .spi_clock            = RCC_APB2Periph_SPI1,
    .af                   = GPIO_AF_SPI1,
    .txrx_dir             = STM32_SPI_DIR_RXTX,
    .spi_prescaler        = SPI_BaudRatePrescaler_2,
    .crc_poly             = 7, /* Um */
    .line_polarity        = SPI_CPOL_Low,
};

/* DMA doesn't work in qemu, so we test and degrade to PIO
 * - ginge
 */

static const stm32_dma_t _spi1_dma = {
    .dma_clock            = RCC_AHB1Periph_DMA2,
    .dma_tx_stream        = DMA2_Stream5,
    .dma_rx_stream        = DMA2_Stream0,
    .dma_tx_channel       = DMA_Channel_3,
    .dma_rx_channel       = DMA_Channel_3,
    .dma_irq_tx_pri       = 12,
    .dma_irq_rx_pri       = 11,
    .dma_irq_tx_channel   = DMA2_Stream5_IRQn,
    .dma_irq_rx_channel   = DMA2_Stream0_IRQn,
    .dma_tx_channel_flags = STM32_DMA_MK_FLAGS(5),
    .dma_rx_channel_flags = STM32_DMA_MK_FLAGS(0),
    .dma_tx_irq_flag      = DMA_IT_TCIF5,
    .dma_rx_irq_flag      = DMA_IT_TCIF0
};

/* rcc, dma, tx_str, rx_str, tx_chan, rx_chan, tx_pri, rx_pri */
// static const stm32_dma_t _spi1_dma = STM32_DMA_MK_INIT(RCC_AHB1Periph_DMA2, 
//                                                        2 /* DMA2 */, 
//                                                        5, 0, /* Stream Tx 5, Rx 0 */ 
//                                                        3, 3, /* Channel 3 */
//                                                        8, 8);
    
static stm32_spi_t _spi1 = {
    &_spi1_config,
    &_spi1_dma, /* dma */
};

/* Macros to create the IRQ Handlers. TX does no work here */
STM32_SPI_MK_TX_IRQ_HANDLER(&_spi1, 2, 5, _spi_flash_tx_done)
STM32_SPI_MK_RX_IRQ_HANDLER(&_spi1, 2, 0, _spi_flash_rx_done)

static uint16_t _part_id(uint8_t *buf);
static uint8_t _dma_enabled;

#define JEDEC_READ 0x03
#define JEDEC_RDSR 0x05
#define JEDEC_IDCODE 0x9F
#define JEDEC_DUMMY 0xA9
#define JEDEC_WAKE 0xAB
#define JEDEC_SLEEP 0xB9

#define JEDEC_RDSR_BUSY 0x01

#define JEDEC_IDCODE_MICRON_N25Q032A11 0x20BB16 /* bianca / qemu / ev2_5 */
#define JEDEC_IDCODE_MICRON_N25Q064A11 0x20BB17 /* v1_5 */


static void _hw_flash_enable(int i) {
    stm32_power_request(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);

    GPIO_WriteBit(GPIOA, 1 << 4, !i);
    delay_us(1);
    
    stm32_power_release(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);
}

static void _hw_flash_wfidle() {
    _hw_flash_enable(1);
    stm32_spi_write_read(&_spi1, JEDEC_RDSR);
    while (stm32_spi_write_read(&_spi1, JEDEC_DUMMY) & JEDEC_RDSR_BUSY)
        ;
    _hw_flash_enable(0);
}

void hw_flash_init(void) {
    stm32_power_request(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);
    stm32_power_request(STM32_POWER_APB2, RCC_APB2Periph_SPI1);
    
    /* Set up the pins. */
    GPIO_WriteBit(GPIOA, 1 << 4, 0); /* nCS */
   
    GPIO_InitTypeDef gpioinit;
    
    gpioinit.GPIO_Pin = (1 << 4);
    gpioinit.GPIO_Mode = GPIO_Mode_OUT;
    gpioinit.GPIO_Speed = GPIO_Speed_50MHz;
    gpioinit.GPIO_OType = GPIO_OType_PP;
    gpioinit.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(GPIOA, &gpioinit);
    
    stm32_power_release(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);

    /* Set up the SPI controller, SPI1. */
    stm32_spi_init_device(&_spi1);
    
    /* In theory, SPI is up.  Now let's see if we can talk to the part. */
    _hw_flash_enable(1);
    stm32_spi_write_read(&_spi1, JEDEC_WAKE);
    _hw_flash_enable(0);
    delay_us(100);
    
    _hw_flash_wfidle();
     
    uint8_t outdata[4] = { JEDEC_IDCODE, JEDEC_DUMMY, JEDEC_DUMMY, JEDEC_DUMMY };
    uint8_t indata[4];
    
    /* First tentatively check SPI is working */
    _hw_flash_enable(1);
    delay_us(10);
    stm32_spi_write_read(&_spi1, JEDEC_IDCODE);
    for (uint8_t i = 0; i < 3; i++) {
        indata[i] = stm32_spi_write_read(&_spi1, JEDEC_DUMMY);
    }
    
    uint32_t part_id = _part_id(&indata[0]);
    
    if (!part_id)
        panic("tintin flash: Unsupported part Id");
    
    _hw_flash_enable(0);
    memset(indata, 0, 4);
    
    /* good, we got as far as trying the DMA out */
    delay_us(100);
    _hw_flash_enable(1);
    delay_us(10);
    _dma_enabled = !stm32_spi_send_recv_dma(&_spi1, outdata, 4, indata, 4);
    
    uint32_t tpid = _part_id(&indata[1]);
    _hw_flash_enable(0);

    /* fallback check to see if the values are the same */
    _dma_enabled = (tpid == part_id);

    DRV_LOG("Flash", APP_LOG_LEVEL_INFO, "tintin flash: DMA %s", _dma_enabled ? "ENABLED" : "BROKEN");
    stm32_power_release(STM32_POWER_APB2, RCC_APB2Periph_SPI1);
}

static uint16_t _part_id(uint8_t *buf) {
    uint32_t part_id = 0;
    
    part_id |= buf[0] << 16;
    part_id |= buf[1] << 8;
    part_id |= buf[2] << 0;

    DRV_LOG("Flash", APP_LOG_LEVEL_INFO, "tintin flash: JEDEC ID %08lx", part_id);
    
    if (part_id != JEDEC_IDCODE_MICRON_N25Q032A11 && part_id != JEDEC_IDCODE_MICRON_N25Q064A11) {
        DRV_LOG("Flash", APP_LOG_LEVEL_INFO, "tintin flash: unsupported part ID");
        return 0;
    }
    
    return part_id;
}

void hw_flash_read_bytes(uint32_t addr, uint8_t *buf, size_t len) {
    assert(addr < 0x1000000 && "address too large for JEDEC_READ command");
    
    stm32_power_request(STM32_POWER_APB2, RCC_APB2Periph_SPI1);
    stm32_power_request(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);
    SPI_Cmd(SPI1, ENABLE);

    memset(buf, 0, len);
    
    _hw_flash_wfidle();    

    delay_us(10);
    _hw_flash_enable(1);
    delay_us(10);
    stm32_spi_write_read(&_spi1, JEDEC_READ);
    stm32_spi_write_read(&_spi1, (addr >> 16) & 0xFF);
    stm32_spi_write_read(&_spi1, (addr >>  8) & 0xFF);
    stm32_spi_write_read(&_spi1, (addr >>  0) & 0xFF);
    delay_us(2);
    
    if (_dma_enabled) {
        stm32_spi_recv_dma_async(&_spi1, buf, JEDEC_DUMMY, len);
        return;
    }
    else {
        for (int i = 0; i < len; i++) {
            buf[i] = stm32_spi_write_read(&_spi1, JEDEC_DUMMY);
        }
    }
    delay_us(10);
    _hw_flash_enable(0);

    flash_operation_complete(0);

    stm32_power_release(STM32_POWER_APB2, RCC_APB2Periph_SPI1);
    stm32_power_release(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);
}

int hw_flash_write_sync(uint32_t addr, uint8_t *buf, size_t len) {
    assert(0 && "hw_flash_write_sync not implemented on tintin");
}

int hw_flash_erase_sync(uint32_t addr, uint32_t data) {
    assert(0 && "hw_flash_erase_sync not implemented on tintin");
}

static void _spi_flash_tx_done(void) 
{
    stm32_power_release(STM32_POWER_APB2, RCC_APB2Periph_SPI1);
    stm32_power_release(STM32_POWER_AHB1, RCC_AHB1Periph_GPIOA);
    _hw_flash_enable(0);
    flash_operation_complete_isr(0);
}

static void _spi_flash_rx_done(void) 
{
    
}

