

================================================================
== Vitis HLS Report for 'load_conv1_params'
================================================================
* Date:           Thu Oct 30 18:13:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6657|     6657|  66.570 us|  66.570 us|  6657|  6657|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_1  |     6656|     6656|       104|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 14 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_0_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_1_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_2_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_3_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_4_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_5_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_6_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_7_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_0_8_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_0_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_1_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_2_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_3_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_4_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 143 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 147 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 148 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 149 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 150 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_5_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 151 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 152 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 153 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 154 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 155 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 156 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 157 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 158 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 159 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_6_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 160 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 161 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 162 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 163 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 164 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 165 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 166 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 167 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 168 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_7_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 169 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_0, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 171 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 172 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 173 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 174 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 175 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1_8_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 5184, void @empty_135, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_biases" [src/srcnn.cpp:133]   --->   Operation 180 'read' 'conv1_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights" [src/srcnn.cpp:133]   --->   Operation 181 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_weights_read, i32 2, i32 63" [src/srcnn.cpp:140]   --->   Operation 182 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/srcnn.cpp:140]   --->   Operation 183 'partselect' 'trunc_ln140_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i62 %trunc_ln140_1" [src/srcnn.cpp:140]   --->   Operation 184 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.42ns)   --->   "%store_ln140 = store i7 0, i7 %i" [src/srcnn.cpp:140]   --->   Operation 185 'store' 'store_ln140' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln140 = store i13 0, i13 %phi_mul" [src/srcnn.cpp:140]   --->   Operation 186 'store' 'store_ln140' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_142_2" [src/srcnn.cpp:140]   --->   Operation 187 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [src/srcnn.cpp:140]   --->   Operation 188 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/srcnn.cpp:140]   --->   Operation 189 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.82ns)   --->   "%add_ln140_1 = add i13 %phi_mul_load, i13 81" [src/srcnn.cpp:140]   --->   Operation 190 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.77ns)   --->   "%icmp_ln140 = icmp_eq  i7 %i_3, i7 64" [src/srcnn.cpp:140]   --->   Operation 191 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.77ns)   --->   "%add_ln140 = add i7 %i_3, i7 1" [src/srcnn.cpp:140]   --->   Operation 192 'add' 'add_ln140' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %VITIS_LOOP_142_2.split, void %for.end39" [src/srcnn.cpp:140]   --->   Operation 193 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %i_3" [src/srcnn.cpp:140]   --->   Operation 194 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.08ns)   --->   "%add_ln141 = add i63 %sext_ln140, i63 %zext_ln140_1" [src/srcnn.cpp:141]   --->   Operation 195 'add' 'add_ln141' <Predicate = (!icmp_ln140)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i63 %add_ln141" [src/srcnn.cpp:141]   --->   Operation 196 'sext' 'sext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln141" [src/srcnn.cpp:141]   --->   Operation 197 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln140 = store i7 %add_ln140, i7 %i" [src/srcnn.cpp:140]   --->   Operation 198 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.42>
ST_2 : Operation 199 [1/1] (0.42ns)   --->   "%store_ln140 = store i13 %add_ln140_1, i13 %phi_mul" [src/srcnn.cpp:140]   --->   Operation 199 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.42>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln151 = ret" [src/srcnn.cpp:151]   --->   Operation 200 'ret' 'ret_ln151' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 201 [8/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 201 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 202 [7/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 202 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 203 [6/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 203 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 204 [5/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 204 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 205 [4/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 205 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 206 [3/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 206 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 207 [2/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 207 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 208 [1/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:141]   --->   Operation 208 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 209 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w1_addr" [src/srcnn.cpp:141]   --->   Operation 209 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %i_3" [src/srcnn.cpp:140]   --->   Operation 210 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i7 %i_3" [src/srcnn.cpp:140]   --->   Operation 211 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_3, i32 1, i32 5" [src/srcnn.cpp:140]   --->   Operation 212 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:141]   --->   Operation 213 'bitcast' 'bitcast_ln141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%conv1_biases_local_addr = getelementptr i32 %conv1_biases_local, i64 0, i64 %zext_ln140" [src/srcnn.cpp:141]   --->   Operation 214 'getelementptr' 'conv1_biases_local_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln141 = store i32 %bitcast_ln141, i6 %conv1_biases_local_addr" [src/srcnn.cpp:141]   --->   Operation 215 'store' 'store_ln141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 216 [2/2] (0.81ns)   --->   "%call_ln140 = call void @load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4, i32 %conv1_weights_local_1_8_8, i5 %lshr_ln, i32 %conv1_weights_local_1_8_7, i32 %conv1_weights_local_1_8_6, i32 %conv1_weights_local_1_8_5, i32 %conv1_weights_local_1_8_4, i32 %conv1_weights_local_1_8_3, i32 %conv1_weights_local_1_8_2, i32 %conv1_weights_local_1_8_1, i32 %conv1_weights_local_1_8_0, i32 %conv1_weights_local_1_7_8, i32 %conv1_weights_local_1_7_7, i32 %conv1_weights_local_1_7_6, i32 %conv1_weights_local_1_7_5, i32 %conv1_weights_local_1_7_4, i32 %conv1_weights_local_1_7_3, i32 %conv1_weights_local_1_7_2, i32 %conv1_weights_local_1_7_1, i32 %conv1_weights_local_1_7_0, i32 %conv1_weights_local_1_6_8, i32 %conv1_weights_local_1_6_7, i32 %conv1_weights_local_1_6_6, i32 %conv1_weights_local_1_6_5, i32 %conv1_weights_local_1_6_4, i32 %conv1_weights_local_1_6_3, i32 %conv1_weights_local_1_6_2, i32 %conv1_weights_local_1_6_1, i32 %conv1_weights_local_1_6_0, i32 %conv1_weights_local_1_5_8, i32 %conv1_weights_local_1_5_7, i32 %conv1_weights_local_1_5_6, i32 %conv1_weights_local_1_5_5, i32 %conv1_weights_local_1_5_4, i32 %conv1_weights_local_1_5_3, i32 %conv1_weights_local_1_5_2, i32 %conv1_weights_local_1_5_1, i32 %conv1_weights_local_1_5_0, i32 %conv1_weights_local_1_4_8, i32 %conv1_weights_local_1_4_7, i32 %conv1_weights_local_1_4_6, i32 %conv1_weights_local_1_4_5, i32 %conv1_weights_local_1_4_4, i32 %conv1_weights_local_1_4_3, i32 %conv1_weights_local_1_4_2, i32 %conv1_weights_local_1_4_1, i32 %conv1_weights_local_1_4_0, i32 %conv1_weights_local_1_3_8, i32 %conv1_weights_local_1_3_7, i32 %conv1_weights_local_1_3_6, i32 %conv1_weights_local_1_3_5, i32 %conv1_weights_local_1_3_4, i32 %conv1_weights_local_1_3_3, i32 %conv1_weights_local_1_3_2, i32 %conv1_weights_local_1_3_1, i32 %conv1_weights_local_1_3_0, i32 %conv1_weights_local_1_2_8, i32 %conv1_weights_local_1_2_7, i32 %conv1_weights_local_1_2_6, i32 %conv1_weights_local_1_2_5, i32 %conv1_weights_local_1_2_4, i32 %conv1_weights_local_1_2_3, i32 %conv1_weights_local_1_2_2, i32 %conv1_weights_local_1_2_1, i32 %conv1_weights_local_1_2_0, i32 %conv1_weights_local_1_1_8, i32 %conv1_weights_local_1_1_7, i32 %conv1_weights_local_1_1_6, i32 %conv1_weights_local_1_1_5, i32 %conv1_weights_local_1_1_4, i32 %conv1_weights_local_1_1_3, i32 %conv1_weights_local_1_1_2, i32 %conv1_weights_local_1_1_1, i32 %conv1_weights_local_1_1_0, i32 %conv1_weights_local_1_0_8, i32 %conv1_weights_local_1_0_7, i32 %conv1_weights_local_1_0_6, i32 %conv1_weights_local_1_0_5, i32 %conv1_weights_local_1_0_4, i32 %conv1_weights_local_1_0_3, i32 %conv1_weights_local_1_0_2, i32 %conv1_weights_local_1_0_1, i32 %conv1_weights_local_1_0_0, i32 %conv1_weights_local_0_8_8, i32 %conv1_weights_local_0_8_7, i32 %conv1_weights_local_0_8_6, i32 %conv1_weights_local_0_8_5, i32 %conv1_weights_local_0_8_4, i32 %conv1_weights_local_0_8_3, i32 %conv1_weights_local_0_8_2, i32 %conv1_weights_local_0_8_1, i32 %conv1_weights_local_0_8_0, i32 %conv1_weights_local_0_7_8, i32 %conv1_weights_local_0_7_7, i32 %conv1_weights_local_0_7_6, i32 %conv1_weights_local_0_7_5, i32 %conv1_weights_local_0_7_4, i32 %conv1_weights_local_0_7_3, i32 %conv1_weights_local_0_7_2, i32 %conv1_weights_local_0_7_1, i32 %conv1_weights_local_0_7_0, i32 %conv1_weights_local_0_6_8, i32 %conv1_weights_local_0_6_7, i32 %conv1_weights_local_0_6_6, i32 %conv1_weights_local_0_6_5, i32 %conv1_weights_local_0_6_4, i32 %conv1_weights_local_0_6_3, i32 %conv1_weights_local_0_6_2, i32 %conv1_weights_local_0_6_1, i32 %conv1_weights_local_0_6_0, i32 %conv1_weights_local_0_5_8, i32 %conv1_weights_local_0_5_7, i32 %conv1_weights_local_0_5_6, i32 %conv1_weights_local_0_5_5, i32 %conv1_weights_local_0_5_4, i32 %conv1_weights_local_0_5_3, i32 %conv1_weights_local_0_5_2, i32 %conv1_weights_local_0_5_1, i32 %conv1_weights_local_0_5_0, i32 %conv1_weights_local_0_4_8, i32 %conv1_weights_local_0_4_7, i32 %conv1_weights_local_0_4_6, i32 %conv1_weights_local_0_4_5, i32 %conv1_weights_local_0_4_4, i32 %conv1_weights_local_0_4_3, i32 %conv1_weights_local_0_4_2, i32 %conv1_weights_local_0_4_1, i32 %conv1_weights_local_0_4_0, i32 %conv1_weights_local_0_3_8, i32 %conv1_weights_local_0_3_7, i32 %conv1_weights_local_0_3_6, i32 %conv1_weights_local_0_3_5, i32 %conv1_weights_local_0_3_4, i32 %conv1_weights_local_0_3_3, i32 %conv1_weights_local_0_3_2, i32 %conv1_weights_local_0_3_1, i32 %conv1_weights_local_0_3_0, i32 %conv1_weights_local_0_2_8, i32 %conv1_weights_local_0_2_7, i32 %conv1_weights_local_0_2_6, i32 %conv1_weights_local_0_2_5, i32 %conv1_weights_local_0_2_4, i32 %conv1_weights_local_0_2_3, i32 %conv1_weights_local_0_2_2, i32 %conv1_weights_local_0_2_1, i32 %conv1_weights_local_0_2_0, i32 %conv1_weights_local_0_1_8, i32 %conv1_weights_local_0_1_7, i32 %conv1_weights_local_0_1_6, i32 %conv1_weights_local_0_1_5, i32 %conv1_weights_local_0_1_4, i32 %conv1_weights_local_0_1_3, i32 %conv1_weights_local_0_1_2, i32 %conv1_weights_local_0_1_1, i32 %conv1_weights_local_0_1_0, i32 %conv1_weights_local_0_0_8, i32 %conv1_weights_local_0_0_7, i32 %conv1_weights_local_0_0_6, i32 %conv1_weights_local_0_0_5, i32 %conv1_weights_local_0_0_4, i32 %conv1_weights_local_0_0_3, i32 %conv1_weights_local_0_0_2, i32 %conv1_weights_local_0_0_1, i32 %conv1_weights_local_0_0_0, i62 %trunc_ln, i13 %phi_mul_load, i32 %gmem_w1, i1 %trunc_ln140" [src/srcnn.cpp:140]   --->   Operation 216 'call' 'call_ln140' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:140]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_155" [src/srcnn.cpp:140]   --->   Operation 218 'specloopname' 'specloopname_ln140' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln140 = call void @load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4, i32 %conv1_weights_local_1_8_8, i5 %lshr_ln, i32 %conv1_weights_local_1_8_7, i32 %conv1_weights_local_1_8_6, i32 %conv1_weights_local_1_8_5, i32 %conv1_weights_local_1_8_4, i32 %conv1_weights_local_1_8_3, i32 %conv1_weights_local_1_8_2, i32 %conv1_weights_local_1_8_1, i32 %conv1_weights_local_1_8_0, i32 %conv1_weights_local_1_7_8, i32 %conv1_weights_local_1_7_7, i32 %conv1_weights_local_1_7_6, i32 %conv1_weights_local_1_7_5, i32 %conv1_weights_local_1_7_4, i32 %conv1_weights_local_1_7_3, i32 %conv1_weights_local_1_7_2, i32 %conv1_weights_local_1_7_1, i32 %conv1_weights_local_1_7_0, i32 %conv1_weights_local_1_6_8, i32 %conv1_weights_local_1_6_7, i32 %conv1_weights_local_1_6_6, i32 %conv1_weights_local_1_6_5, i32 %conv1_weights_local_1_6_4, i32 %conv1_weights_local_1_6_3, i32 %conv1_weights_local_1_6_2, i32 %conv1_weights_local_1_6_1, i32 %conv1_weights_local_1_6_0, i32 %conv1_weights_local_1_5_8, i32 %conv1_weights_local_1_5_7, i32 %conv1_weights_local_1_5_6, i32 %conv1_weights_local_1_5_5, i32 %conv1_weights_local_1_5_4, i32 %conv1_weights_local_1_5_3, i32 %conv1_weights_local_1_5_2, i32 %conv1_weights_local_1_5_1, i32 %conv1_weights_local_1_5_0, i32 %conv1_weights_local_1_4_8, i32 %conv1_weights_local_1_4_7, i32 %conv1_weights_local_1_4_6, i32 %conv1_weights_local_1_4_5, i32 %conv1_weights_local_1_4_4, i32 %conv1_weights_local_1_4_3, i32 %conv1_weights_local_1_4_2, i32 %conv1_weights_local_1_4_1, i32 %conv1_weights_local_1_4_0, i32 %conv1_weights_local_1_3_8, i32 %conv1_weights_local_1_3_7, i32 %conv1_weights_local_1_3_6, i32 %conv1_weights_local_1_3_5, i32 %conv1_weights_local_1_3_4, i32 %conv1_weights_local_1_3_3, i32 %conv1_weights_local_1_3_2, i32 %conv1_weights_local_1_3_1, i32 %conv1_weights_local_1_3_0, i32 %conv1_weights_local_1_2_8, i32 %conv1_weights_local_1_2_7, i32 %conv1_weights_local_1_2_6, i32 %conv1_weights_local_1_2_5, i32 %conv1_weights_local_1_2_4, i32 %conv1_weights_local_1_2_3, i32 %conv1_weights_local_1_2_2, i32 %conv1_weights_local_1_2_1, i32 %conv1_weights_local_1_2_0, i32 %conv1_weights_local_1_1_8, i32 %conv1_weights_local_1_1_7, i32 %conv1_weights_local_1_1_6, i32 %conv1_weights_local_1_1_5, i32 %conv1_weights_local_1_1_4, i32 %conv1_weights_local_1_1_3, i32 %conv1_weights_local_1_1_2, i32 %conv1_weights_local_1_1_1, i32 %conv1_weights_local_1_1_0, i32 %conv1_weights_local_1_0_8, i32 %conv1_weights_local_1_0_7, i32 %conv1_weights_local_1_0_6, i32 %conv1_weights_local_1_0_5, i32 %conv1_weights_local_1_0_4, i32 %conv1_weights_local_1_0_3, i32 %conv1_weights_local_1_0_2, i32 %conv1_weights_local_1_0_1, i32 %conv1_weights_local_1_0_0, i32 %conv1_weights_local_0_8_8, i32 %conv1_weights_local_0_8_7, i32 %conv1_weights_local_0_8_6, i32 %conv1_weights_local_0_8_5, i32 %conv1_weights_local_0_8_4, i32 %conv1_weights_local_0_8_3, i32 %conv1_weights_local_0_8_2, i32 %conv1_weights_local_0_8_1, i32 %conv1_weights_local_0_8_0, i32 %conv1_weights_local_0_7_8, i32 %conv1_weights_local_0_7_7, i32 %conv1_weights_local_0_7_6, i32 %conv1_weights_local_0_7_5, i32 %conv1_weights_local_0_7_4, i32 %conv1_weights_local_0_7_3, i32 %conv1_weights_local_0_7_2, i32 %conv1_weights_local_0_7_1, i32 %conv1_weights_local_0_7_0, i32 %conv1_weights_local_0_6_8, i32 %conv1_weights_local_0_6_7, i32 %conv1_weights_local_0_6_6, i32 %conv1_weights_local_0_6_5, i32 %conv1_weights_local_0_6_4, i32 %conv1_weights_local_0_6_3, i32 %conv1_weights_local_0_6_2, i32 %conv1_weights_local_0_6_1, i32 %conv1_weights_local_0_6_0, i32 %conv1_weights_local_0_5_8, i32 %conv1_weights_local_0_5_7, i32 %conv1_weights_local_0_5_6, i32 %conv1_weights_local_0_5_5, i32 %conv1_weights_local_0_5_4, i32 %conv1_weights_local_0_5_3, i32 %conv1_weights_local_0_5_2, i32 %conv1_weights_local_0_5_1, i32 %conv1_weights_local_0_5_0, i32 %conv1_weights_local_0_4_8, i32 %conv1_weights_local_0_4_7, i32 %conv1_weights_local_0_4_6, i32 %conv1_weights_local_0_4_5, i32 %conv1_weights_local_0_4_4, i32 %conv1_weights_local_0_4_3, i32 %conv1_weights_local_0_4_2, i32 %conv1_weights_local_0_4_1, i32 %conv1_weights_local_0_4_0, i32 %conv1_weights_local_0_3_8, i32 %conv1_weights_local_0_3_7, i32 %conv1_weights_local_0_3_6, i32 %conv1_weights_local_0_3_5, i32 %conv1_weights_local_0_3_4, i32 %conv1_weights_local_0_3_3, i32 %conv1_weights_local_0_3_2, i32 %conv1_weights_local_0_3_1, i32 %conv1_weights_local_0_3_0, i32 %conv1_weights_local_0_2_8, i32 %conv1_weights_local_0_2_7, i32 %conv1_weights_local_0_2_6, i32 %conv1_weights_local_0_2_5, i32 %conv1_weights_local_0_2_4, i32 %conv1_weights_local_0_2_3, i32 %conv1_weights_local_0_2_2, i32 %conv1_weights_local_0_2_1, i32 %conv1_weights_local_0_2_0, i32 %conv1_weights_local_0_1_8, i32 %conv1_weights_local_0_1_7, i32 %conv1_weights_local_0_1_6, i32 %conv1_weights_local_0_1_5, i32 %conv1_weights_local_0_1_4, i32 %conv1_weights_local_0_1_3, i32 %conv1_weights_local_0_1_2, i32 %conv1_weights_local_0_1_1, i32 %conv1_weights_local_0_1_0, i32 %conv1_weights_local_0_0_8, i32 %conv1_weights_local_0_0_7, i32 %conv1_weights_local_0_0_6, i32 %conv1_weights_local_0_0_5, i32 %conv1_weights_local_0_0_4, i32 %conv1_weights_local_0_0_3, i32 %conv1_weights_local_0_0_2, i32 %conv1_weights_local_0_0_1, i32 %conv1_weights_local_0_0_0, i62 %trunc_ln, i13 %phi_mul_load, i32 %gmem_w1, i1 %trunc_ln140" [src/srcnn.cpp:140]   --->   Operation 219 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_142_2" [src/srcnn.cpp:140]   --->   Operation 220 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [168]  (0.000 ns)
	'store' operation ('store_ln140', src/srcnn.cpp:140) of constant 0 on local variable 'i' [338]  (0.427 ns)

 <State 2>: 1.247ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', src/srcnn.cpp:140) on local variable 'phi_mul' [342]  (0.000 ns)
	'add' operation ('add_ln140_1', src/srcnn.cpp:140) [344]  (0.820 ns)
	'store' operation ('store_ln140', src/srcnn.cpp:140) of variable 'add_ln140_1', src/srcnn.cpp:140 on local variable 'phi_mul' [365]  (0.427 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [358]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w1_addr_read', src/srcnn.cpp:141) on port 'gmem_w1' (src/srcnn.cpp:141) [359]  (7.300 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_biases_local_addr', src/srcnn.cpp:141) [361]  (0.000 ns)
	'store' operation ('store_ln141', src/srcnn.cpp:141) of variable 'bitcast_ln141', src/srcnn.cpp:141 on array 'conv1_biases_local' [362]  (1.237 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
