<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_list_multiply" solutionName="list_multiply" date="2017-03-27T18:19:21.035+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_list_multiply" solutionName="list_multiply" date="2017-03-27T18:19:20.993+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:50:44.482+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:50:44.476+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.486+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.479+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.474+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.467+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_1', matmul.c:17) on array 'b' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.325+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_arrays" date="2017-02-18T19:10:24.638+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_list_multiply" solutionName="list_multiply" date="2017-03-27T18:23:00.555+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_list_multiply" solutionName="list_multiply" date="2017-03-27T18:21:47.670+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_list_multiply" solutionName="list_multiply" date="2017-03-27T18:19:33.099+0200" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set a_group [add_wave_group a(bram) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_Rst_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_Clk_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_Dout_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_Din_A -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_WEN_A -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_EN_A -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_Addr_A -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_a_group [add_wave_group a(bram) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_RST_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_CLK_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_DOUT_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_DIN_A -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_WEN_A -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_EN_A -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_ADDR_A -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 335 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: C:/Dropbox/Projects/vivado_hls/bit_flipping/hls/hls_matmul/solution_default/sim/vhdl/matrixmul.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 335 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: C:/Dropbox/Projects/vivado_hls/bit_flipping/hls/hls_matmul/solution_default/sim/vhdl/matrixmul.autotb.vhd&#xD;&#xA;$finish called at time : 335 ns&#xD;&#xA;## quit" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:13.558+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.207+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.198+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.190+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.180+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.167+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.155+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.143+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.135+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.126+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.119+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.112+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.103+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.094+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.084+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.075+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.067+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.058+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_runtime_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.049+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_runtime_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.033+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_runtime_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.022+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/write_output_transactor_a_runtime_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.014+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_start_proc/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:10.007+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_start_proc/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.998+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_reset_proc/rint was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.990+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/gen_reset_proc/rand was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.982+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/write_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.973+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/write_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.963+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/write_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.953+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/write_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.943+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/write_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.934+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.926+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.918+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.909+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.900+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.893+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.884+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.876+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.869+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_inst_a/mem was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.862+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/reported_stuck_cnt was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.854+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_clk_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.846+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.837+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.829+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterOut was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.821+0100" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_matrixmul_top/AESL_mLatCnterIn was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="hls_matmul" solutionName="solution_default" date="2017-03-05T20:51:09.814+0100" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
