// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VlBusyTable(
  input        clock,
  input        reset,
  input        io_allocPregs_0_valid,
  input  [7:0] io_allocPregs_0_bits,
  input        io_allocPregs_1_valid,
  input  [7:0] io_allocPregs_1_bits,
  input        io_allocPregs_2_valid,
  input  [7:0] io_allocPregs_2_bits,
  input        io_allocPregs_3_valid,
  input  [7:0] io_allocPregs_3_bits,
  input        io_allocPregs_4_valid,
  input  [7:0] io_allocPregs_4_bits,
  input        io_allocPregs_5_valid,
  input  [7:0] io_allocPregs_5_bits,
  input        io_wbPregs_0_valid,
  input  [7:0] io_wbPregs_0_bits,
  input        io_wbPregs_1_valid,
  input  [7:0] io_wbPregs_1_bits,
  input        io_wbPregs_2_valid,
  input  [7:0] io_wbPregs_2_bits,
  input        io_wbPregs_3_valid,
  input  [7:0] io_wbPregs_3_bits,
  input  [7:0] io_read_0_req,
  output       io_read_0_resp,
  input  [7:0] io_read_1_req,
  output       io_read_1_resp,
  input  [7:0] io_read_2_req,
  output       io_read_2_resp,
  input  [7:0] io_read_3_req,
  output       io_read_3_resp,
  input  [7:0] io_read_4_req,
  output       io_read_4_resp,
  input  [7:0] io_read_5_req,
  output       io_read_5_resp,
  input        io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero,
  input        io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax,
  input        io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero,
  input        io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax,
  output       io_vl_read_vlReadInfo_0_is_nonzero,
  output       io_vl_read_vlReadInfo_0_is_vlmax,
  output       io_vl_read_vlReadInfo_1_is_nonzero,
  output       io_vl_read_vlReadInfo_1_is_vlmax,
  output       io_vl_read_vlReadInfo_2_is_nonzero,
  output       io_vl_read_vlReadInfo_2_is_vlmax,
  output       io_vl_read_vlReadInfo_3_is_nonzero,
  output       io_vl_read_vlReadInfo_3_is_vlmax,
  output       io_vl_read_vlReadInfo_4_is_nonzero,
  output       io_vl_read_vlReadInfo_4_is_vlmax,
  output       io_vl_read_vlReadInfo_5_is_nonzero,
  output       io_vl_read_vlReadInfo_5_is_vlmax
);

  reg          table_r;
  reg          table_r_1;
  reg          table_r_2;
  reg          table_r_3;
  reg          table_r_4;
  reg          table_r_5;
  reg          table_r_6;
  reg          table_r_7;
  reg          table_r_8;
  reg          table_r_9;
  reg          table_r_10;
  reg          table_r_11;
  reg          table_r_12;
  reg          table_r_13;
  reg          table_r_14;
  reg          table_r_15;
  reg          table_r_16;
  reg          table_r_17;
  reg          table_r_18;
  reg          table_r_19;
  reg          table_r_20;
  reg          table_r_21;
  reg          table_r_22;
  reg          table_r_23;
  reg          table_r_24;
  reg          table_r_25;
  reg          table_r_26;
  reg          table_r_27;
  reg          table_r_28;
  reg          table_r_29;
  reg          table_r_30;
  reg          table_r_31;
  wire [31:0]  table_0 =
    {table_r_31,
     table_r_30,
     table_r_29,
     table_r_28,
     table_r_27,
     table_r_26,
     table_r_25,
     table_r_24,
     table_r_23,
     table_r_22,
     table_r_21,
     table_r_20,
     table_r_19,
     table_r_18,
     table_r_17,
     table_r_16,
     table_r_15,
     table_r_14,
     table_r_13,
     table_r_12,
     table_r_11,
     table_r_10,
     table_r_9,
     table_r_8,
     table_r_7,
     table_r_6,
     table_r_5,
     table_r_4,
     table_r_3,
     table_r_2,
     table_r_1,
     table_r};
  wire [31:0]  _GEN = {24'h0, io_read_0_req};
  wire [31:0]  _io_read_0_resp_T = table_0 >> _GEN;
  wire [31:0]  _GEN_0 = {24'h0, io_read_1_req};
  wire [31:0]  _io_read_1_resp_T = table_0 >> _GEN_0;
  wire [31:0]  _GEN_1 = {24'h0, io_read_2_req};
  wire [31:0]  _io_read_2_resp_T = table_0 >> _GEN_1;
  wire [31:0]  _GEN_2 = {24'h0, io_read_3_req};
  wire [31:0]  _io_read_3_resp_T = table_0 >> _GEN_2;
  wire [31:0]  _GEN_3 = {24'h0, io_read_4_req};
  wire [31:0]  _io_read_4_resp_T = table_0 >> _GEN_3;
  wire [31:0]  _GEN_4 = {24'h0, io_read_5_req};
  wire [31:0]  _io_read_5_resp_T = table_0 >> _GEN_4;
  reg          nonzeroTable_r;
  reg          nonzeroTable_r_1;
  reg          nonzeroTable_r_2;
  reg          nonzeroTable_r_3;
  reg          nonzeroTable_r_4;
  reg          nonzeroTable_r_5;
  reg          nonzeroTable_r_6;
  reg          nonzeroTable_r_7;
  reg          nonzeroTable_r_8;
  reg          nonzeroTable_r_9;
  reg          nonzeroTable_r_10;
  reg          nonzeroTable_r_11;
  reg          nonzeroTable_r_12;
  reg          nonzeroTable_r_13;
  reg          nonzeroTable_r_14;
  reg          nonzeroTable_r_15;
  reg          nonzeroTable_r_16;
  reg          nonzeroTable_r_17;
  reg          nonzeroTable_r_18;
  reg          nonzeroTable_r_19;
  reg          nonzeroTable_r_20;
  reg          nonzeroTable_r_21;
  reg          nonzeroTable_r_22;
  reg          nonzeroTable_r_23;
  reg          nonzeroTable_r_24;
  reg          nonzeroTable_r_25;
  reg          nonzeroTable_r_26;
  reg          nonzeroTable_r_27;
  reg          nonzeroTable_r_28;
  reg          nonzeroTable_r_29;
  reg          nonzeroTable_r_30;
  reg          nonzeroTable_r_31;
  wire [31:0]  nonzeroTable =
    {nonzeroTable_r_31,
     nonzeroTable_r_30,
     nonzeroTable_r_29,
     nonzeroTable_r_28,
     nonzeroTable_r_27,
     nonzeroTable_r_26,
     nonzeroTable_r_25,
     nonzeroTable_r_24,
     nonzeroTable_r_23,
     nonzeroTable_r_22,
     nonzeroTable_r_21,
     nonzeroTable_r_20,
     nonzeroTable_r_19,
     nonzeroTable_r_18,
     nonzeroTable_r_17,
     nonzeroTable_r_16,
     nonzeroTable_r_15,
     nonzeroTable_r_14,
     nonzeroTable_r_13,
     nonzeroTable_r_12,
     nonzeroTable_r_11,
     nonzeroTable_r_10,
     nonzeroTable_r_9,
     nonzeroTable_r_8,
     nonzeroTable_r_7,
     nonzeroTable_r_6,
     nonzeroTable_r_5,
     nonzeroTable_r_4,
     nonzeroTable_r_3,
     nonzeroTable_r_2,
     nonzeroTable_r_1,
     nonzeroTable_r};
  reg          vlmaxTable_r;
  reg          vlmaxTable_r_1;
  reg          vlmaxTable_r_2;
  reg          vlmaxTable_r_3;
  reg          vlmaxTable_r_4;
  reg          vlmaxTable_r_5;
  reg          vlmaxTable_r_6;
  reg          vlmaxTable_r_7;
  reg          vlmaxTable_r_8;
  reg          vlmaxTable_r_9;
  reg          vlmaxTable_r_10;
  reg          vlmaxTable_r_11;
  reg          vlmaxTable_r_12;
  reg          vlmaxTable_r_13;
  reg          vlmaxTable_r_14;
  reg          vlmaxTable_r_15;
  reg          vlmaxTable_r_16;
  reg          vlmaxTable_r_17;
  reg          vlmaxTable_r_18;
  reg          vlmaxTable_r_19;
  reg          vlmaxTable_r_20;
  reg          vlmaxTable_r_21;
  reg          vlmaxTable_r_22;
  reg          vlmaxTable_r_23;
  reg          vlmaxTable_r_24;
  reg          vlmaxTable_r_25;
  reg          vlmaxTable_r_26;
  reg          vlmaxTable_r_27;
  reg          vlmaxTable_r_28;
  reg          vlmaxTable_r_29;
  reg          vlmaxTable_r_30;
  reg          vlmaxTable_r_31;
  wire [31:0]  vlmaxTable =
    {vlmaxTable_r_31,
     vlmaxTable_r_30,
     vlmaxTable_r_29,
     vlmaxTable_r_28,
     vlmaxTable_r_27,
     vlmaxTable_r_26,
     vlmaxTable_r_25,
     vlmaxTable_r_24,
     vlmaxTable_r_23,
     vlmaxTable_r_22,
     vlmaxTable_r_21,
     vlmaxTable_r_20,
     vlmaxTable_r_19,
     vlmaxTable_r_18,
     vlmaxTable_r_17,
     vlmaxTable_r_16,
     vlmaxTable_r_15,
     vlmaxTable_r_14,
     vlmaxTable_r_13,
     vlmaxTable_r_12,
     vlmaxTable_r_11,
     vlmaxTable_r_10,
     vlmaxTable_r_9,
     vlmaxTable_r_8,
     vlmaxTable_r_7,
     vlmaxTable_r_6,
     vlmaxTable_r_5,
     vlmaxTable_r_4,
     vlmaxTable_r_3,
     vlmaxTable_r_2,
     vlmaxTable_r_1,
     vlmaxTable_r};
  wire [31:0]  _io_vl_read_vlReadInfo_0_is_nonzero_T = nonzeroTable >> _GEN;
  wire [31:0]  _io_vl_read_vlReadInfo_0_is_vlmax_T = vlmaxTable >> _GEN;
  wire [31:0]  _io_vl_read_vlReadInfo_1_is_nonzero_T = nonzeroTable >> _GEN_0;
  wire [31:0]  _io_vl_read_vlReadInfo_1_is_vlmax_T = vlmaxTable >> _GEN_0;
  wire [31:0]  _io_vl_read_vlReadInfo_2_is_nonzero_T = nonzeroTable >> _GEN_1;
  wire [31:0]  _io_vl_read_vlReadInfo_2_is_vlmax_T = vlmaxTable >> _GEN_1;
  wire [31:0]  _io_vl_read_vlReadInfo_3_is_nonzero_T = nonzeroTable >> _GEN_2;
  wire [31:0]  _io_vl_read_vlReadInfo_3_is_vlmax_T = vlmaxTable >> _GEN_2;
  wire [31:0]  _io_vl_read_vlReadInfo_4_is_nonzero_T = nonzeroTable >> _GEN_3;
  wire [31:0]  _io_vl_read_vlReadInfo_4_is_vlmax_T = vlmaxTable >> _GEN_3;
  wire [31:0]  _io_vl_read_vlReadInfo_5_is_nonzero_T = nonzeroTable >> _GEN_4;
  wire [31:0]  _io_vl_read_vlReadInfo_5_is_vlmax_T = vlmaxTable >> _GEN_4;
  wire [255:0] _intVlWb_T = 256'h1 << io_wbPregs_0_bits;
  wire [255:0] _vfVlWb_T = 256'h1 << io_wbPregs_1_bits;
  wire [255:0] _otherPortsWb_T = 256'h1 << io_wbPregs_2_bits;
  wire [255:0] _otherPortsWb_T_2 = 256'h1 << io_wbPregs_3_bits;
  wire [31:0]  wbMask =
    (io_wbPregs_0_valid ? _intVlWb_T[31:0] : 32'h0)
    | (io_wbPregs_1_valid ? _vfVlWb_T[31:0] : 32'h0)
    | (io_wbPregs_2_valid ? _otherPortsWb_T[31:0] : 32'h0)
    | (io_wbPregs_3_valid ? _otherPortsWb_T_2[31:0] : 32'h0);
  wire [255:0] _allocMask_T_10 = 256'h1 << io_allocPregs_5_bits;
  wire [255:0] _allocMask_T_8 = 256'h1 << io_allocPregs_4_bits;
  wire [255:0] _allocMask_T_6 = 256'h1 << io_allocPregs_3_bits;
  wire [255:0] _allocMask_T_4 = 256'h1 << io_allocPregs_2_bits;
  wire [255:0] _allocMask_T_2 = 256'h1 << io_allocPregs_1_bits;
  wire [255:0] _allocMask_T = 256'h1 << io_allocPregs_0_bits;
  wire [31:0]  allocMask =
    (io_allocPregs_0_valid ? _allocMask_T[31:0] : 32'h0)
    | (io_allocPregs_1_valid ? _allocMask_T_2[31:0] : 32'h0)
    | (io_allocPregs_2_valid ? _allocMask_T_4[31:0] : 32'h0)
    | (io_allocPregs_3_valid ? _allocMask_T_6[31:0] : 32'h0)
    | (io_allocPregs_4_valid ? _allocMask_T_8[31:0] : 32'h0)
    | (io_allocPregs_5_valid ? _allocMask_T_10[31:0] : 32'h0);
  wire [31:0]  intVlWb = io_wbPregs_0_valid ? _intVlWb_T[31:0] : 32'h0;
  wire [31:0]  vfVlWb = io_wbPregs_1_valid ? _vfVlWb_T[31:0] : 32'h0;
  wire [31:0]  otherPortsWb =
    (io_wbPregs_2_valid ? _otherPortsWb_T[31:0] : 32'h0)
    | (io_wbPregs_3_valid ? _otherPortsWb_T_2[31:0] : 32'h0);
  wire         _GEN_5 = otherPortsWb[0] | allocMask[0];
  wire         _GEN_6 = otherPortsWb[1] | allocMask[1];
  wire         _GEN_7 = otherPortsWb[2] | allocMask[2];
  wire         _GEN_8 = otherPortsWb[3] | allocMask[3];
  wire         _GEN_9 = otherPortsWb[4] | allocMask[4];
  wire         _GEN_10 = otherPortsWb[5] | allocMask[5];
  wire         _GEN_11 = otherPortsWb[6] | allocMask[6];
  wire         _GEN_12 = otherPortsWb[7] | allocMask[7];
  wire         _GEN_13 = otherPortsWb[8] | allocMask[8];
  wire         _GEN_14 = otherPortsWb[9] | allocMask[9];
  wire         _GEN_15 = otherPortsWb[10] | allocMask[10];
  wire         _GEN_16 = otherPortsWb[11] | allocMask[11];
  wire         _GEN_17 = otherPortsWb[12] | allocMask[12];
  wire         _GEN_18 = otherPortsWb[13] | allocMask[13];
  wire         _GEN_19 = otherPortsWb[14] | allocMask[14];
  wire         _GEN_20 = otherPortsWb[15] | allocMask[15];
  wire         _GEN_21 = otherPortsWb[16] | allocMask[16];
  wire         _GEN_22 = otherPortsWb[17] | allocMask[17];
  wire         _GEN_23 = otherPortsWb[18] | allocMask[18];
  wire         _GEN_24 = otherPortsWb[19] | allocMask[19];
  wire         _GEN_25 = otherPortsWb[20] | allocMask[20];
  wire         _GEN_26 = otherPortsWb[21] | allocMask[21];
  wire         _GEN_27 = otherPortsWb[22] | allocMask[22];
  wire         _GEN_28 = otherPortsWb[23] | allocMask[23];
  wire         _GEN_29 = otherPortsWb[24] | allocMask[24];
  wire         _GEN_30 = otherPortsWb[25] | allocMask[25];
  wire         _GEN_31 = otherPortsWb[26] | allocMask[26];
  wire         _GEN_32 = otherPortsWb[27] | allocMask[27];
  wire         _GEN_33 = otherPortsWb[28] | allocMask[28];
  wire         _GEN_34 = otherPortsWb[29] | allocMask[29];
  wire         _GEN_35 = otherPortsWb[30] | allocMask[30];
  wire         _GEN_36 = otherPortsWb[31] | allocMask[31];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      table_r <= 1'h0;
      table_r_1 <= 1'h0;
      table_r_2 <= 1'h0;
      table_r_3 <= 1'h0;
      table_r_4 <= 1'h0;
      table_r_5 <= 1'h0;
      table_r_6 <= 1'h0;
      table_r_7 <= 1'h0;
      table_r_8 <= 1'h0;
      table_r_9 <= 1'h0;
      table_r_10 <= 1'h0;
      table_r_11 <= 1'h0;
      table_r_12 <= 1'h0;
      table_r_13 <= 1'h0;
      table_r_14 <= 1'h0;
      table_r_15 <= 1'h0;
      table_r_16 <= 1'h0;
      table_r_17 <= 1'h0;
      table_r_18 <= 1'h0;
      table_r_19 <= 1'h0;
      table_r_20 <= 1'h0;
      table_r_21 <= 1'h0;
      table_r_22 <= 1'h0;
      table_r_23 <= 1'h0;
      table_r_24 <= 1'h0;
      table_r_25 <= 1'h0;
      table_r_26 <= 1'h0;
      table_r_27 <= 1'h0;
      table_r_28 <= 1'h0;
      table_r_29 <= 1'h0;
      table_r_30 <= 1'h0;
      table_r_31 <= 1'h0;
      nonzeroTable_r <= 1'h0;
      nonzeroTable_r_1 <= 1'h0;
      nonzeroTable_r_2 <= 1'h0;
      nonzeroTable_r_3 <= 1'h0;
      nonzeroTable_r_4 <= 1'h0;
      nonzeroTable_r_5 <= 1'h0;
      nonzeroTable_r_6 <= 1'h0;
      nonzeroTable_r_7 <= 1'h0;
      nonzeroTable_r_8 <= 1'h0;
      nonzeroTable_r_9 <= 1'h0;
      nonzeroTable_r_10 <= 1'h0;
      nonzeroTable_r_11 <= 1'h0;
      nonzeroTable_r_12 <= 1'h0;
      nonzeroTable_r_13 <= 1'h0;
      nonzeroTable_r_14 <= 1'h0;
      nonzeroTable_r_15 <= 1'h0;
      nonzeroTable_r_16 <= 1'h0;
      nonzeroTable_r_17 <= 1'h0;
      nonzeroTable_r_18 <= 1'h0;
      nonzeroTable_r_19 <= 1'h0;
      nonzeroTable_r_20 <= 1'h0;
      nonzeroTable_r_21 <= 1'h0;
      nonzeroTable_r_22 <= 1'h0;
      nonzeroTable_r_23 <= 1'h0;
      nonzeroTable_r_24 <= 1'h0;
      nonzeroTable_r_25 <= 1'h0;
      nonzeroTable_r_26 <= 1'h0;
      nonzeroTable_r_27 <= 1'h0;
      nonzeroTable_r_28 <= 1'h0;
      nonzeroTable_r_29 <= 1'h0;
      nonzeroTable_r_30 <= 1'h0;
      nonzeroTable_r_31 <= 1'h0;
      vlmaxTable_r <= 1'h0;
      vlmaxTable_r_1 <= 1'h0;
      vlmaxTable_r_2 <= 1'h0;
      vlmaxTable_r_3 <= 1'h0;
      vlmaxTable_r_4 <= 1'h0;
      vlmaxTable_r_5 <= 1'h0;
      vlmaxTable_r_6 <= 1'h0;
      vlmaxTable_r_7 <= 1'h0;
      vlmaxTable_r_8 <= 1'h0;
      vlmaxTable_r_9 <= 1'h0;
      vlmaxTable_r_10 <= 1'h0;
      vlmaxTable_r_11 <= 1'h0;
      vlmaxTable_r_12 <= 1'h0;
      vlmaxTable_r_13 <= 1'h0;
      vlmaxTable_r_14 <= 1'h0;
      vlmaxTable_r_15 <= 1'h0;
      vlmaxTable_r_16 <= 1'h0;
      vlmaxTable_r_17 <= 1'h0;
      vlmaxTable_r_18 <= 1'h0;
      vlmaxTable_r_19 <= 1'h0;
      vlmaxTable_r_20 <= 1'h0;
      vlmaxTable_r_21 <= 1'h0;
      vlmaxTable_r_22 <= 1'h0;
      vlmaxTable_r_23 <= 1'h0;
      vlmaxTable_r_24 <= 1'h0;
      vlmaxTable_r_25 <= 1'h0;
      vlmaxTable_r_26 <= 1'h0;
      vlmaxTable_r_27 <= 1'h0;
      vlmaxTable_r_28 <= 1'h0;
      vlmaxTable_r_29 <= 1'h0;
      vlmaxTable_r_30 <= 1'h0;
      vlmaxTable_r_31 <= 1'h0;
    end
    else begin
      if (allocMask[0] | wbMask[0])
        table_r <= ~(wbMask[0]) & (allocMask[0] | table_r);
      if (allocMask[1] | wbMask[1])
        table_r_1 <= ~(wbMask[1]) & (allocMask[1] | table_r_1);
      if (allocMask[2] | wbMask[2])
        table_r_2 <= ~(wbMask[2]) & (allocMask[2] | table_r_2);
      if (allocMask[3] | wbMask[3])
        table_r_3 <= ~(wbMask[3]) & (allocMask[3] | table_r_3);
      if (allocMask[4] | wbMask[4])
        table_r_4 <= ~(wbMask[4]) & (allocMask[4] | table_r_4);
      if (allocMask[5] | wbMask[5])
        table_r_5 <= ~(wbMask[5]) & (allocMask[5] | table_r_5);
      if (allocMask[6] | wbMask[6])
        table_r_6 <= ~(wbMask[6]) & (allocMask[6] | table_r_6);
      if (allocMask[7] | wbMask[7])
        table_r_7 <= ~(wbMask[7]) & (allocMask[7] | table_r_7);
      if (allocMask[8] | wbMask[8])
        table_r_8 <= ~(wbMask[8]) & (allocMask[8] | table_r_8);
      if (allocMask[9] | wbMask[9])
        table_r_9 <= ~(wbMask[9]) & (allocMask[9] | table_r_9);
      if (allocMask[10] | wbMask[10])
        table_r_10 <= ~(wbMask[10]) & (allocMask[10] | table_r_10);
      if (allocMask[11] | wbMask[11])
        table_r_11 <= ~(wbMask[11]) & (allocMask[11] | table_r_11);
      if (allocMask[12] | wbMask[12])
        table_r_12 <= ~(wbMask[12]) & (allocMask[12] | table_r_12);
      if (allocMask[13] | wbMask[13])
        table_r_13 <= ~(wbMask[13]) & (allocMask[13] | table_r_13);
      if (allocMask[14] | wbMask[14])
        table_r_14 <= ~(wbMask[14]) & (allocMask[14] | table_r_14);
      if (allocMask[15] | wbMask[15])
        table_r_15 <= ~(wbMask[15]) & (allocMask[15] | table_r_15);
      if (allocMask[16] | wbMask[16])
        table_r_16 <= ~(wbMask[16]) & (allocMask[16] | table_r_16);
      if (allocMask[17] | wbMask[17])
        table_r_17 <= ~(wbMask[17]) & (allocMask[17] | table_r_17);
      if (allocMask[18] | wbMask[18])
        table_r_18 <= ~(wbMask[18]) & (allocMask[18] | table_r_18);
      if (allocMask[19] | wbMask[19])
        table_r_19 <= ~(wbMask[19]) & (allocMask[19] | table_r_19);
      if (allocMask[20] | wbMask[20])
        table_r_20 <= ~(wbMask[20]) & (allocMask[20] | table_r_20);
      if (allocMask[21] | wbMask[21])
        table_r_21 <= ~(wbMask[21]) & (allocMask[21] | table_r_21);
      if (allocMask[22] | wbMask[22])
        table_r_22 <= ~(wbMask[22]) & (allocMask[22] | table_r_22);
      if (allocMask[23] | wbMask[23])
        table_r_23 <= ~(wbMask[23]) & (allocMask[23] | table_r_23);
      if (allocMask[24] | wbMask[24])
        table_r_24 <= ~(wbMask[24]) & (allocMask[24] | table_r_24);
      if (allocMask[25] | wbMask[25])
        table_r_25 <= ~(wbMask[25]) & (allocMask[25] | table_r_25);
      if (allocMask[26] | wbMask[26])
        table_r_26 <= ~(wbMask[26]) & (allocMask[26] | table_r_26);
      if (allocMask[27] | wbMask[27])
        table_r_27 <= ~(wbMask[27]) & (allocMask[27] | table_r_27);
      if (allocMask[28] | wbMask[28])
        table_r_28 <= ~(wbMask[28]) & (allocMask[28] | table_r_28);
      if (allocMask[29] | wbMask[29])
        table_r_29 <= ~(wbMask[29]) & (allocMask[29] | table_r_29);
      if (allocMask[30] | wbMask[30])
        table_r_30 <= ~(wbMask[30]) & (allocMask[30] | table_r_30);
      if (allocMask[31] | wbMask[31])
        table_r_31 <= ~(wbMask[31]) & (allocMask[31] | table_r_31);
      if (allocMask[0] | intVlWb[0] | vfVlWb[0] | otherPortsWb[0]) begin
        if (intVlWb[0])
          nonzeroTable_r <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[0])
          nonzeroTable_r <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r <= _GEN_5 | nonzeroTable_r;
      end
      if (allocMask[1] | intVlWb[1] | vfVlWb[1] | otherPortsWb[1]) begin
        if (intVlWb[1])
          nonzeroTable_r_1 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[1])
          nonzeroTable_r_1 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_1 <= _GEN_6 | nonzeroTable_r_1;
      end
      if (allocMask[2] | intVlWb[2] | vfVlWb[2] | otherPortsWb[2]) begin
        if (intVlWb[2])
          nonzeroTable_r_2 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[2])
          nonzeroTable_r_2 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_2 <= _GEN_7 | nonzeroTable_r_2;
      end
      if (allocMask[3] | intVlWb[3] | vfVlWb[3] | otherPortsWb[3]) begin
        if (intVlWb[3])
          nonzeroTable_r_3 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[3])
          nonzeroTable_r_3 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_3 <= _GEN_8 | nonzeroTable_r_3;
      end
      if (allocMask[4] | intVlWb[4] | vfVlWb[4] | otherPortsWb[4]) begin
        if (intVlWb[4])
          nonzeroTable_r_4 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[4])
          nonzeroTable_r_4 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_4 <= _GEN_9 | nonzeroTable_r_4;
      end
      if (allocMask[5] | intVlWb[5] | vfVlWb[5] | otherPortsWb[5]) begin
        if (intVlWb[5])
          nonzeroTable_r_5 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[5])
          nonzeroTable_r_5 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_5 <= _GEN_10 | nonzeroTable_r_5;
      end
      if (allocMask[6] | intVlWb[6] | vfVlWb[6] | otherPortsWb[6]) begin
        if (intVlWb[6])
          nonzeroTable_r_6 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[6])
          nonzeroTable_r_6 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_6 <= _GEN_11 | nonzeroTable_r_6;
      end
      if (allocMask[7] | intVlWb[7] | vfVlWb[7] | otherPortsWb[7]) begin
        if (intVlWb[7])
          nonzeroTable_r_7 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[7])
          nonzeroTable_r_7 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_7 <= _GEN_12 | nonzeroTable_r_7;
      end
      if (allocMask[8] | intVlWb[8] | vfVlWb[8] | otherPortsWb[8]) begin
        if (intVlWb[8])
          nonzeroTable_r_8 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[8])
          nonzeroTable_r_8 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_8 <= _GEN_13 | nonzeroTable_r_8;
      end
      if (allocMask[9] | intVlWb[9] | vfVlWb[9] | otherPortsWb[9]) begin
        if (intVlWb[9])
          nonzeroTable_r_9 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[9])
          nonzeroTable_r_9 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_9 <= _GEN_14 | nonzeroTable_r_9;
      end
      if (allocMask[10] | intVlWb[10] | vfVlWb[10] | otherPortsWb[10]) begin
        if (intVlWb[10])
          nonzeroTable_r_10 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[10])
          nonzeroTable_r_10 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_10 <= _GEN_15 | nonzeroTable_r_10;
      end
      if (allocMask[11] | intVlWb[11] | vfVlWb[11] | otherPortsWb[11]) begin
        if (intVlWb[11])
          nonzeroTable_r_11 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[11])
          nonzeroTable_r_11 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_11 <= _GEN_16 | nonzeroTable_r_11;
      end
      if (allocMask[12] | intVlWb[12] | vfVlWb[12] | otherPortsWb[12]) begin
        if (intVlWb[12])
          nonzeroTable_r_12 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[12])
          nonzeroTable_r_12 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_12 <= _GEN_17 | nonzeroTable_r_12;
      end
      if (allocMask[13] | intVlWb[13] | vfVlWb[13] | otherPortsWb[13]) begin
        if (intVlWb[13])
          nonzeroTable_r_13 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[13])
          nonzeroTable_r_13 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_13 <= _GEN_18 | nonzeroTable_r_13;
      end
      if (allocMask[14] | intVlWb[14] | vfVlWb[14] | otherPortsWb[14]) begin
        if (intVlWb[14])
          nonzeroTable_r_14 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[14])
          nonzeroTable_r_14 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_14 <= _GEN_19 | nonzeroTable_r_14;
      end
      if (allocMask[15] | intVlWb[15] | vfVlWb[15] | otherPortsWb[15]) begin
        if (intVlWb[15])
          nonzeroTable_r_15 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[15])
          nonzeroTable_r_15 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_15 <= _GEN_20 | nonzeroTable_r_15;
      end
      if (allocMask[16] | intVlWb[16] | vfVlWb[16] | otherPortsWb[16]) begin
        if (intVlWb[16])
          nonzeroTable_r_16 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[16])
          nonzeroTable_r_16 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_16 <= _GEN_21 | nonzeroTable_r_16;
      end
      if (allocMask[17] | intVlWb[17] | vfVlWb[17] | otherPortsWb[17]) begin
        if (intVlWb[17])
          nonzeroTable_r_17 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[17])
          nonzeroTable_r_17 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_17 <= _GEN_22 | nonzeroTable_r_17;
      end
      if (allocMask[18] | intVlWb[18] | vfVlWb[18] | otherPortsWb[18]) begin
        if (intVlWb[18])
          nonzeroTable_r_18 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[18])
          nonzeroTable_r_18 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_18 <= _GEN_23 | nonzeroTable_r_18;
      end
      if (allocMask[19] | intVlWb[19] | vfVlWb[19] | otherPortsWb[19]) begin
        if (intVlWb[19])
          nonzeroTable_r_19 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[19])
          nonzeroTable_r_19 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_19 <= _GEN_24 | nonzeroTable_r_19;
      end
      if (allocMask[20] | intVlWb[20] | vfVlWb[20] | otherPortsWb[20]) begin
        if (intVlWb[20])
          nonzeroTable_r_20 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[20])
          nonzeroTable_r_20 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_20 <= _GEN_25 | nonzeroTable_r_20;
      end
      if (allocMask[21] | intVlWb[21] | vfVlWb[21] | otherPortsWb[21]) begin
        if (intVlWb[21])
          nonzeroTable_r_21 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[21])
          nonzeroTable_r_21 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_21 <= _GEN_26 | nonzeroTable_r_21;
      end
      if (allocMask[22] | intVlWb[22] | vfVlWb[22] | otherPortsWb[22]) begin
        if (intVlWb[22])
          nonzeroTable_r_22 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[22])
          nonzeroTable_r_22 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_22 <= _GEN_27 | nonzeroTable_r_22;
      end
      if (allocMask[23] | intVlWb[23] | vfVlWb[23] | otherPortsWb[23]) begin
        if (intVlWb[23])
          nonzeroTable_r_23 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[23])
          nonzeroTable_r_23 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_23 <= _GEN_28 | nonzeroTable_r_23;
      end
      if (allocMask[24] | intVlWb[24] | vfVlWb[24] | otherPortsWb[24]) begin
        if (intVlWb[24])
          nonzeroTable_r_24 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[24])
          nonzeroTable_r_24 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_24 <= _GEN_29 | nonzeroTable_r_24;
      end
      if (allocMask[25] | intVlWb[25] | vfVlWb[25] | otherPortsWb[25]) begin
        if (intVlWb[25])
          nonzeroTable_r_25 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[25])
          nonzeroTable_r_25 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_25 <= _GEN_30 | nonzeroTable_r_25;
      end
      if (allocMask[26] | intVlWb[26] | vfVlWb[26] | otherPortsWb[26]) begin
        if (intVlWb[26])
          nonzeroTable_r_26 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[26])
          nonzeroTable_r_26 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_26 <= _GEN_31 | nonzeroTable_r_26;
      end
      if (allocMask[27] | intVlWb[27] | vfVlWb[27] | otherPortsWb[27]) begin
        if (intVlWb[27])
          nonzeroTable_r_27 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[27])
          nonzeroTable_r_27 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_27 <= _GEN_32 | nonzeroTable_r_27;
      end
      if (allocMask[28] | intVlWb[28] | vfVlWb[28] | otherPortsWb[28]) begin
        if (intVlWb[28])
          nonzeroTable_r_28 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[28])
          nonzeroTable_r_28 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_28 <= _GEN_33 | nonzeroTable_r_28;
      end
      if (allocMask[29] | intVlWb[29] | vfVlWb[29] | otherPortsWb[29]) begin
        if (intVlWb[29])
          nonzeroTable_r_29 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[29])
          nonzeroTable_r_29 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_29 <= _GEN_34 | nonzeroTable_r_29;
      end
      if (allocMask[30] | intVlWb[30] | vfVlWb[30] | otherPortsWb[30]) begin
        if (intVlWb[30])
          nonzeroTable_r_30 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[30])
          nonzeroTable_r_30 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_30 <= _GEN_35 | nonzeroTable_r_30;
      end
      if (allocMask[31] | intVlWb[31] | vfVlWb[31] | otherPortsWb[31]) begin
        if (intVlWb[31])
          nonzeroTable_r_31 <= io_vl_Wb_vlWriteBackInfo_vlFromIntIsZero;
        else if (vfVlWb[31])
          nonzeroTable_r_31 <= io_vl_Wb_vlWriteBackInfo_vlFromVfIsZero;
        else
          nonzeroTable_r_31 <= _GEN_36 | nonzeroTable_r_31;
      end
      if (allocMask[0] | intVlWb[0] | vfVlWb[0] | otherPortsWb[0]) begin
        if (intVlWb[0])
          vlmaxTable_r <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[0])
          vlmaxTable_r <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r <= _GEN_5 | vlmaxTable_r;
      end
      if (allocMask[1] | intVlWb[1] | vfVlWb[1] | otherPortsWb[1]) begin
        if (intVlWb[1])
          vlmaxTable_r_1 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[1])
          vlmaxTable_r_1 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_1 <= _GEN_6 | vlmaxTable_r_1;
      end
      if (allocMask[2] | intVlWb[2] | vfVlWb[2] | otherPortsWb[2]) begin
        if (intVlWb[2])
          vlmaxTable_r_2 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[2])
          vlmaxTable_r_2 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_2 <= _GEN_7 | vlmaxTable_r_2;
      end
      if (allocMask[3] | intVlWb[3] | vfVlWb[3] | otherPortsWb[3]) begin
        if (intVlWb[3])
          vlmaxTable_r_3 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[3])
          vlmaxTable_r_3 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_3 <= _GEN_8 | vlmaxTable_r_3;
      end
      if (allocMask[4] | intVlWb[4] | vfVlWb[4] | otherPortsWb[4]) begin
        if (intVlWb[4])
          vlmaxTable_r_4 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[4])
          vlmaxTable_r_4 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_4 <= _GEN_9 | vlmaxTable_r_4;
      end
      if (allocMask[5] | intVlWb[5] | vfVlWb[5] | otherPortsWb[5]) begin
        if (intVlWb[5])
          vlmaxTable_r_5 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[5])
          vlmaxTable_r_5 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_5 <= _GEN_10 | vlmaxTable_r_5;
      end
      if (allocMask[6] | intVlWb[6] | vfVlWb[6] | otherPortsWb[6]) begin
        if (intVlWb[6])
          vlmaxTable_r_6 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[6])
          vlmaxTable_r_6 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_6 <= _GEN_11 | vlmaxTable_r_6;
      end
      if (allocMask[7] | intVlWb[7] | vfVlWb[7] | otherPortsWb[7]) begin
        if (intVlWb[7])
          vlmaxTable_r_7 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[7])
          vlmaxTable_r_7 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_7 <= _GEN_12 | vlmaxTable_r_7;
      end
      if (allocMask[8] | intVlWb[8] | vfVlWb[8] | otherPortsWb[8]) begin
        if (intVlWb[8])
          vlmaxTable_r_8 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[8])
          vlmaxTable_r_8 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_8 <= _GEN_13 | vlmaxTable_r_8;
      end
      if (allocMask[9] | intVlWb[9] | vfVlWb[9] | otherPortsWb[9]) begin
        if (intVlWb[9])
          vlmaxTable_r_9 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[9])
          vlmaxTable_r_9 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_9 <= _GEN_14 | vlmaxTable_r_9;
      end
      if (allocMask[10] | intVlWb[10] | vfVlWb[10] | otherPortsWb[10]) begin
        if (intVlWb[10])
          vlmaxTable_r_10 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[10])
          vlmaxTable_r_10 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_10 <= _GEN_15 | vlmaxTable_r_10;
      end
      if (allocMask[11] | intVlWb[11] | vfVlWb[11] | otherPortsWb[11]) begin
        if (intVlWb[11])
          vlmaxTable_r_11 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[11])
          vlmaxTable_r_11 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_11 <= _GEN_16 | vlmaxTable_r_11;
      end
      if (allocMask[12] | intVlWb[12] | vfVlWb[12] | otherPortsWb[12]) begin
        if (intVlWb[12])
          vlmaxTable_r_12 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[12])
          vlmaxTable_r_12 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_12 <= _GEN_17 | vlmaxTable_r_12;
      end
      if (allocMask[13] | intVlWb[13] | vfVlWb[13] | otherPortsWb[13]) begin
        if (intVlWb[13])
          vlmaxTable_r_13 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[13])
          vlmaxTable_r_13 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_13 <= _GEN_18 | vlmaxTable_r_13;
      end
      if (allocMask[14] | intVlWb[14] | vfVlWb[14] | otherPortsWb[14]) begin
        if (intVlWb[14])
          vlmaxTable_r_14 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[14])
          vlmaxTable_r_14 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_14 <= _GEN_19 | vlmaxTable_r_14;
      end
      if (allocMask[15] | intVlWb[15] | vfVlWb[15] | otherPortsWb[15]) begin
        if (intVlWb[15])
          vlmaxTable_r_15 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[15])
          vlmaxTable_r_15 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_15 <= _GEN_20 | vlmaxTable_r_15;
      end
      if (allocMask[16] | intVlWb[16] | vfVlWb[16] | otherPortsWb[16]) begin
        if (intVlWb[16])
          vlmaxTable_r_16 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[16])
          vlmaxTable_r_16 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_16 <= _GEN_21 | vlmaxTable_r_16;
      end
      if (allocMask[17] | intVlWb[17] | vfVlWb[17] | otherPortsWb[17]) begin
        if (intVlWb[17])
          vlmaxTable_r_17 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[17])
          vlmaxTable_r_17 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_17 <= _GEN_22 | vlmaxTable_r_17;
      end
      if (allocMask[18] | intVlWb[18] | vfVlWb[18] | otherPortsWb[18]) begin
        if (intVlWb[18])
          vlmaxTable_r_18 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[18])
          vlmaxTable_r_18 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_18 <= _GEN_23 | vlmaxTable_r_18;
      end
      if (allocMask[19] | intVlWb[19] | vfVlWb[19] | otherPortsWb[19]) begin
        if (intVlWb[19])
          vlmaxTable_r_19 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[19])
          vlmaxTable_r_19 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_19 <= _GEN_24 | vlmaxTable_r_19;
      end
      if (allocMask[20] | intVlWb[20] | vfVlWb[20] | otherPortsWb[20]) begin
        if (intVlWb[20])
          vlmaxTable_r_20 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[20])
          vlmaxTable_r_20 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_20 <= _GEN_25 | vlmaxTable_r_20;
      end
      if (allocMask[21] | intVlWb[21] | vfVlWb[21] | otherPortsWb[21]) begin
        if (intVlWb[21])
          vlmaxTable_r_21 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[21])
          vlmaxTable_r_21 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_21 <= _GEN_26 | vlmaxTable_r_21;
      end
      if (allocMask[22] | intVlWb[22] | vfVlWb[22] | otherPortsWb[22]) begin
        if (intVlWb[22])
          vlmaxTable_r_22 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[22])
          vlmaxTable_r_22 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_22 <= _GEN_27 | vlmaxTable_r_22;
      end
      if (allocMask[23] | intVlWb[23] | vfVlWb[23] | otherPortsWb[23]) begin
        if (intVlWb[23])
          vlmaxTable_r_23 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[23])
          vlmaxTable_r_23 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_23 <= _GEN_28 | vlmaxTable_r_23;
      end
      if (allocMask[24] | intVlWb[24] | vfVlWb[24] | otherPortsWb[24]) begin
        if (intVlWb[24])
          vlmaxTable_r_24 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[24])
          vlmaxTable_r_24 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_24 <= _GEN_29 | vlmaxTable_r_24;
      end
      if (allocMask[25] | intVlWb[25] | vfVlWb[25] | otherPortsWb[25]) begin
        if (intVlWb[25])
          vlmaxTable_r_25 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[25])
          vlmaxTable_r_25 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_25 <= _GEN_30 | vlmaxTable_r_25;
      end
      if (allocMask[26] | intVlWb[26] | vfVlWb[26] | otherPortsWb[26]) begin
        if (intVlWb[26])
          vlmaxTable_r_26 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[26])
          vlmaxTable_r_26 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_26 <= _GEN_31 | vlmaxTable_r_26;
      end
      if (allocMask[27] | intVlWb[27] | vfVlWb[27] | otherPortsWb[27]) begin
        if (intVlWb[27])
          vlmaxTable_r_27 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[27])
          vlmaxTable_r_27 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_27 <= _GEN_32 | vlmaxTable_r_27;
      end
      if (allocMask[28] | intVlWb[28] | vfVlWb[28] | otherPortsWb[28]) begin
        if (intVlWb[28])
          vlmaxTable_r_28 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[28])
          vlmaxTable_r_28 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_28 <= _GEN_33 | vlmaxTable_r_28;
      end
      if (allocMask[29] | intVlWb[29] | vfVlWb[29] | otherPortsWb[29]) begin
        if (intVlWb[29])
          vlmaxTable_r_29 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[29])
          vlmaxTable_r_29 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_29 <= _GEN_34 | vlmaxTable_r_29;
      end
      if (allocMask[30] | intVlWb[30] | vfVlWb[30] | otherPortsWb[30]) begin
        if (intVlWb[30])
          vlmaxTable_r_30 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[30])
          vlmaxTable_r_30 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_30 <= _GEN_35 | vlmaxTable_r_30;
      end
      if (allocMask[31] | intVlWb[31] | vfVlWb[31] | otherPortsWb[31]) begin
        if (intVlWb[31])
          vlmaxTable_r_31 <= ~io_vl_Wb_vlWriteBackInfo_vlFromIntIsVlmax;
        else if (vfVlWb[31])
          vlmaxTable_r_31 <= ~io_vl_Wb_vlWriteBackInfo_vlFromVfIsVlmax;
        else
          vlmaxTable_r_31 <= _GEN_36 | vlmaxTable_r_31;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        table_r = _RANDOM[4'h6][0];
        table_r_1 = _RANDOM[4'h6][1];
        table_r_2 = _RANDOM[4'h6][2];
        table_r_3 = _RANDOM[4'h6][3];
        table_r_4 = _RANDOM[4'h6][4];
        table_r_5 = _RANDOM[4'h6][5];
        table_r_6 = _RANDOM[4'h6][6];
        table_r_7 = _RANDOM[4'h6][7];
        table_r_8 = _RANDOM[4'h6][8];
        table_r_9 = _RANDOM[4'h6][9];
        table_r_10 = _RANDOM[4'h6][10];
        table_r_11 = _RANDOM[4'h6][11];
        table_r_12 = _RANDOM[4'h6][12];
        table_r_13 = _RANDOM[4'h6][13];
        table_r_14 = _RANDOM[4'h6][14];
        table_r_15 = _RANDOM[4'h6][15];
        table_r_16 = _RANDOM[4'h6][16];
        table_r_17 = _RANDOM[4'h6][17];
        table_r_18 = _RANDOM[4'h6][18];
        table_r_19 = _RANDOM[4'h6][19];
        table_r_20 = _RANDOM[4'h6][20];
        table_r_21 = _RANDOM[4'h6][21];
        table_r_22 = _RANDOM[4'h6][22];
        table_r_23 = _RANDOM[4'h6][23];
        table_r_24 = _RANDOM[4'h6][24];
        table_r_25 = _RANDOM[4'h6][25];
        table_r_26 = _RANDOM[4'h6][26];
        table_r_27 = _RANDOM[4'h6][27];
        table_r_28 = _RANDOM[4'h6][28];
        table_r_29 = _RANDOM[4'h6][29];
        table_r_30 = _RANDOM[4'h6][30];
        table_r_31 = _RANDOM[4'h6][31];
        nonzeroTable_r = _RANDOM[4'h7][23];
        nonzeroTable_r_1 = _RANDOM[4'h7][24];
        nonzeroTable_r_2 = _RANDOM[4'h7][25];
        nonzeroTable_r_3 = _RANDOM[4'h7][26];
        nonzeroTable_r_4 = _RANDOM[4'h7][27];
        nonzeroTable_r_5 = _RANDOM[4'h7][28];
        nonzeroTable_r_6 = _RANDOM[4'h7][29];
        nonzeroTable_r_7 = _RANDOM[4'h7][30];
        nonzeroTable_r_8 = _RANDOM[4'h7][31];
        nonzeroTable_r_9 = _RANDOM[4'h8][0];
        nonzeroTable_r_10 = _RANDOM[4'h8][1];
        nonzeroTable_r_11 = _RANDOM[4'h8][2];
        nonzeroTable_r_12 = _RANDOM[4'h8][3];
        nonzeroTable_r_13 = _RANDOM[4'h8][4];
        nonzeroTable_r_14 = _RANDOM[4'h8][5];
        nonzeroTable_r_15 = _RANDOM[4'h8][6];
        nonzeroTable_r_16 = _RANDOM[4'h8][7];
        nonzeroTable_r_17 = _RANDOM[4'h8][8];
        nonzeroTable_r_18 = _RANDOM[4'h8][9];
        nonzeroTable_r_19 = _RANDOM[4'h8][10];
        nonzeroTable_r_20 = _RANDOM[4'h8][11];
        nonzeroTable_r_21 = _RANDOM[4'h8][12];
        nonzeroTable_r_22 = _RANDOM[4'h8][13];
        nonzeroTable_r_23 = _RANDOM[4'h8][14];
        nonzeroTable_r_24 = _RANDOM[4'h8][15];
        nonzeroTable_r_25 = _RANDOM[4'h8][16];
        nonzeroTable_r_26 = _RANDOM[4'h8][17];
        nonzeroTable_r_27 = _RANDOM[4'h8][18];
        nonzeroTable_r_28 = _RANDOM[4'h8][19];
        nonzeroTable_r_29 = _RANDOM[4'h8][20];
        nonzeroTable_r_30 = _RANDOM[4'h8][21];
        nonzeroTable_r_31 = _RANDOM[4'h8][22];
        vlmaxTable_r = _RANDOM[4'h8][23];
        vlmaxTable_r_1 = _RANDOM[4'h8][24];
        vlmaxTable_r_2 = _RANDOM[4'h8][25];
        vlmaxTable_r_3 = _RANDOM[4'h8][26];
        vlmaxTable_r_4 = _RANDOM[4'h8][27];
        vlmaxTable_r_5 = _RANDOM[4'h8][28];
        vlmaxTable_r_6 = _RANDOM[4'h8][29];
        vlmaxTable_r_7 = _RANDOM[4'h8][30];
        vlmaxTable_r_8 = _RANDOM[4'h8][31];
        vlmaxTable_r_9 = _RANDOM[4'h9][0];
        vlmaxTable_r_10 = _RANDOM[4'h9][1];
        vlmaxTable_r_11 = _RANDOM[4'h9][2];
        vlmaxTable_r_12 = _RANDOM[4'h9][3];
        vlmaxTable_r_13 = _RANDOM[4'h9][4];
        vlmaxTable_r_14 = _RANDOM[4'h9][5];
        vlmaxTable_r_15 = _RANDOM[4'h9][6];
        vlmaxTable_r_16 = _RANDOM[4'h9][7];
        vlmaxTable_r_17 = _RANDOM[4'h9][8];
        vlmaxTable_r_18 = _RANDOM[4'h9][9];
        vlmaxTable_r_19 = _RANDOM[4'h9][10];
        vlmaxTable_r_20 = _RANDOM[4'h9][11];
        vlmaxTable_r_21 = _RANDOM[4'h9][12];
        vlmaxTable_r_22 = _RANDOM[4'h9][13];
        vlmaxTable_r_23 = _RANDOM[4'h9][14];
        vlmaxTable_r_24 = _RANDOM[4'h9][15];
        vlmaxTable_r_25 = _RANDOM[4'h9][16];
        vlmaxTable_r_26 = _RANDOM[4'h9][17];
        vlmaxTable_r_27 = _RANDOM[4'h9][18];
        vlmaxTable_r_28 = _RANDOM[4'h9][19];
        vlmaxTable_r_29 = _RANDOM[4'h9][20];
        vlmaxTable_r_30 = _RANDOM[4'h9][21];
        vlmaxTable_r_31 = _RANDOM[4'h9][22];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        table_r = 1'h0;
        table_r_1 = 1'h0;
        table_r_2 = 1'h0;
        table_r_3 = 1'h0;
        table_r_4 = 1'h0;
        table_r_5 = 1'h0;
        table_r_6 = 1'h0;
        table_r_7 = 1'h0;
        table_r_8 = 1'h0;
        table_r_9 = 1'h0;
        table_r_10 = 1'h0;
        table_r_11 = 1'h0;
        table_r_12 = 1'h0;
        table_r_13 = 1'h0;
        table_r_14 = 1'h0;
        table_r_15 = 1'h0;
        table_r_16 = 1'h0;
        table_r_17 = 1'h0;
        table_r_18 = 1'h0;
        table_r_19 = 1'h0;
        table_r_20 = 1'h0;
        table_r_21 = 1'h0;
        table_r_22 = 1'h0;
        table_r_23 = 1'h0;
        table_r_24 = 1'h0;
        table_r_25 = 1'h0;
        table_r_26 = 1'h0;
        table_r_27 = 1'h0;
        table_r_28 = 1'h0;
        table_r_29 = 1'h0;
        table_r_30 = 1'h0;
        table_r_31 = 1'h0;
        nonzeroTable_r = 1'h0;
        nonzeroTable_r_1 = 1'h0;
        nonzeroTable_r_2 = 1'h0;
        nonzeroTable_r_3 = 1'h0;
        nonzeroTable_r_4 = 1'h0;
        nonzeroTable_r_5 = 1'h0;
        nonzeroTable_r_6 = 1'h0;
        nonzeroTable_r_7 = 1'h0;
        nonzeroTable_r_8 = 1'h0;
        nonzeroTable_r_9 = 1'h0;
        nonzeroTable_r_10 = 1'h0;
        nonzeroTable_r_11 = 1'h0;
        nonzeroTable_r_12 = 1'h0;
        nonzeroTable_r_13 = 1'h0;
        nonzeroTable_r_14 = 1'h0;
        nonzeroTable_r_15 = 1'h0;
        nonzeroTable_r_16 = 1'h0;
        nonzeroTable_r_17 = 1'h0;
        nonzeroTable_r_18 = 1'h0;
        nonzeroTable_r_19 = 1'h0;
        nonzeroTable_r_20 = 1'h0;
        nonzeroTable_r_21 = 1'h0;
        nonzeroTable_r_22 = 1'h0;
        nonzeroTable_r_23 = 1'h0;
        nonzeroTable_r_24 = 1'h0;
        nonzeroTable_r_25 = 1'h0;
        nonzeroTable_r_26 = 1'h0;
        nonzeroTable_r_27 = 1'h0;
        nonzeroTable_r_28 = 1'h0;
        nonzeroTable_r_29 = 1'h0;
        nonzeroTable_r_30 = 1'h0;
        nonzeroTable_r_31 = 1'h0;
        vlmaxTable_r = 1'h0;
        vlmaxTable_r_1 = 1'h0;
        vlmaxTable_r_2 = 1'h0;
        vlmaxTable_r_3 = 1'h0;
        vlmaxTable_r_4 = 1'h0;
        vlmaxTable_r_5 = 1'h0;
        vlmaxTable_r_6 = 1'h0;
        vlmaxTable_r_7 = 1'h0;
        vlmaxTable_r_8 = 1'h0;
        vlmaxTable_r_9 = 1'h0;
        vlmaxTable_r_10 = 1'h0;
        vlmaxTable_r_11 = 1'h0;
        vlmaxTable_r_12 = 1'h0;
        vlmaxTable_r_13 = 1'h0;
        vlmaxTable_r_14 = 1'h0;
        vlmaxTable_r_15 = 1'h0;
        vlmaxTable_r_16 = 1'h0;
        vlmaxTable_r_17 = 1'h0;
        vlmaxTable_r_18 = 1'h0;
        vlmaxTable_r_19 = 1'h0;
        vlmaxTable_r_20 = 1'h0;
        vlmaxTable_r_21 = 1'h0;
        vlmaxTable_r_22 = 1'h0;
        vlmaxTable_r_23 = 1'h0;
        vlmaxTable_r_24 = 1'h0;
        vlmaxTable_r_25 = 1'h0;
        vlmaxTable_r_26 = 1'h0;
        vlmaxTable_r_27 = 1'h0;
        vlmaxTable_r_28 = 1'h0;
        vlmaxTable_r_29 = 1'h0;
        vlmaxTable_r_30 = 1'h0;
        vlmaxTable_r_31 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_0_resp =
    ~(_io_read_0_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_0_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_0_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_0_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_0_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_0_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_0_req}));
  assign io_read_1_resp =
    ~(_io_read_1_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_1_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_1_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_1_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_1_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_1_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_1_req}));
  assign io_read_2_resp =
    ~(_io_read_2_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_2_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_2_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_2_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_2_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_2_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_2_req}));
  assign io_read_3_resp =
    ~(_io_read_3_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_3_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_3_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_3_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_3_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_3_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_3_req}));
  assign io_read_4_resp =
    ~(_io_read_4_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_4_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_4_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_4_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_4_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_4_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_4_req}));
  assign io_read_5_resp =
    ~(_io_read_5_resp_T[0]
      | (|{io_allocPregs_5_valid & io_allocPregs_5_bits == io_read_5_req,
           io_allocPregs_4_valid & io_allocPregs_4_bits == io_read_5_req,
           io_allocPregs_3_valid & io_allocPregs_3_bits == io_read_5_req,
           io_allocPregs_2_valid & io_allocPregs_2_bits == io_read_5_req,
           io_allocPregs_1_valid & io_allocPregs_1_bits == io_read_5_req,
           io_allocPregs_0_valid & io_allocPregs_0_bits == io_read_5_req}));
  assign io_vl_read_vlReadInfo_0_is_nonzero = ~(_io_vl_read_vlReadInfo_0_is_nonzero_T[0]);
  assign io_vl_read_vlReadInfo_0_is_vlmax = ~(_io_vl_read_vlReadInfo_0_is_vlmax_T[0]);
  assign io_vl_read_vlReadInfo_1_is_nonzero = ~(_io_vl_read_vlReadInfo_1_is_nonzero_T[0]);
  assign io_vl_read_vlReadInfo_1_is_vlmax = ~(_io_vl_read_vlReadInfo_1_is_vlmax_T[0]);
  assign io_vl_read_vlReadInfo_2_is_nonzero = ~(_io_vl_read_vlReadInfo_2_is_nonzero_T[0]);
  assign io_vl_read_vlReadInfo_2_is_vlmax = ~(_io_vl_read_vlReadInfo_2_is_vlmax_T[0]);
  assign io_vl_read_vlReadInfo_3_is_nonzero = ~(_io_vl_read_vlReadInfo_3_is_nonzero_T[0]);
  assign io_vl_read_vlReadInfo_3_is_vlmax = ~(_io_vl_read_vlReadInfo_3_is_vlmax_T[0]);
  assign io_vl_read_vlReadInfo_4_is_nonzero = ~(_io_vl_read_vlReadInfo_4_is_nonzero_T[0]);
  assign io_vl_read_vlReadInfo_4_is_vlmax = ~(_io_vl_read_vlReadInfo_4_is_vlmax_T[0]);
  assign io_vl_read_vlReadInfo_5_is_nonzero = ~(_io_vl_read_vlReadInfo_5_is_nonzero_T[0]);
  assign io_vl_read_vlReadInfo_5_is_vlmax = ~(_io_vl_read_vlReadInfo_5_is_vlmax_T[0]);
endmodule

