--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf PPong.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Padle<0>    |    3.968(R)|      SLOW  |   -1.195(R)|      FAST  |Clk_BUFGP         |   0.000|
Padle<1>    |    2.942(R)|      SLOW  |   -1.300(R)|      FAST  |Clk_BUFGP         |   0.000|
Reset       |    6.692(R)|      SLOW  |   -0.544(R)|      SLOW  |Clk_BUFGP         |   0.000|
pause       |    5.783(R)|      SLOW  |   -1.308(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |         7.256(R)|      SLOW  |         3.770(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<0>      |        10.243(R)|      SLOW  |         4.274(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<1>      |        10.169(R)|      SLOW  |         4.223(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<2>      |        10.582(R)|      SLOW  |         4.436(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<3>      |        10.727(R)|      SLOW  |         4.435(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<4>      |        10.831(R)|      SLOW  |         4.589(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<5>      |        10.822(R)|      SLOW  |         4.502(R)|      FAST  |Clk_BUFGP         |   0.000|
Seg<6>      |        10.337(R)|      SLOW  |         4.215(R)|      FAST  |Clk_BUFGP         |   0.000|
Vsync       |         7.109(R)|      SLOW  |         3.689(R)|      FAST  |Clk_BUFGP         |   0.000|
rgb<0>      |         8.627(R)|      SLOW  |         4.571(R)|      FAST  |Clk_BUFGP         |   0.000|
rgb<1>      |         8.629(R)|      SLOW  |         4.619(R)|      FAST  |Clk_BUFGP         |   0.000|
rgb<2>      |         8.641(R)|      SLOW  |         4.608(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.747|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 19 19:42:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



