# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Oct 10 23:18:29 2017
# 
# Allegro PCB Router v16-5-13 made 2011/04/23 at 12:17:35
# Running on: win-t0846b6q8vt, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/workDir/vcc12_24/board\vcc12_5.dsn
# Batch File Name: pasde.do
# Did File Name: E:/workDir/vcc12_24/board/specctra.did
# Current time = Tue Oct 10 23:18:29 2017
# PCB E:/workDir/vcc12_24/board
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-1201.1000 ylo=-807.4000 xhi=2775.9000 yhi=3169.6000
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 0, Images Processed 0, Padstacks Processed 1
# Nets Processed 0, Net Terminals 0
# PCB Area=15499969.000  EIC=0  Area/EIC=  0.000  SMDs=0
# Total Pin Count: 0
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/workDir/vcc12_24/board\vcc12_5.dsn
# Nets 0 Connections 0 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/workDir/vcc12_24/board\vcc12_5_rules.do ...
# Colormap Written to File _notify.std
# Enter command <