  [
    (hModule sreg_0)
    [
      (hPortin clk)
      [
        (hType sc_in)
        (hType _Bool)
      ]
      (hPortin reset)
      [
        (hType sc_in)
        (hType _Bool)
      ]
    ]
    [
      [
        (hProcess mc_io)
        [
        ]
        [
          (hCStmt )
          (hLiteral m_port)
          (hLiteral s_port)
          (hLiteral s_port)
        ]
      ]
    ]
  ]
  [
    (hModule sreg_1)
    [
      (hPortin clk)
      [
        (hType sc_in)
        (hType _Bool)
      ]
      (hPortin reset)
      [
        (hType sc_in)
        (hType _Bool)
      ]
    ]
    [
      [
        (hProcess mc_io)
        [
        ]
        [
          (hCStmt )
          (hLiteral m_port)
          (hLiteral s_port)
          (hLiteral s_port)
        ]
      ]
    ]
  ]
  [
    (hModule sreg_2)
    [
      (hPortin clk)
      [
        (hType sc_in)
        (hType _Bool)
      ]
      (hPortin reset)
      [
        (hType sc_in)
        (hType _Bool)
      ]
    ]
    [
      [
        (hProcess mc_io)
        [
        ]
        [
          (hCStmt )
          (hLiteral m_port)
          (hLiteral s_port)
          (hLiteral s_port)
        ]
      ]
    ]
  ]
  [
    (hModule test_0)
    [
      (hPortin clk)
      [
        (hType sc_in)
        (hType _Bool)
      ]
    ]
    [
      [
        (hProcess mc_test)
        [
        ]
        [
          (hCStmt )
        ]
      ]
    ]
  ]
