# FP_MAC
Floating_Point Multiply-Accumulate in Verilog

This project evaulates the MAC of 2 sets of 12-input floating point signals (16-bit per input singal).
