

================================================================
== Vitis HLS Report for 'setMem_Pipeline_2'
================================================================
* Date:           Wed Apr 10 17:18:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AXI_M
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       51|       51|         3|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_92_p2             |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond1310_fu_86_p2      |      icmp|   0|  0|  14|           6|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          14|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index6_load  |   9|          2|    6|         12|
    |gmem1_blk_n_R                      |   9|          2|    1|          2|
    |loop_index6_fu_46                  |   9|          2|    6|         12|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   15|         30|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |gmem1_addr_read_reg_134                 |  32|   0|   32|          0|
    |loop_index6_fu_46                       |   6|   0|    6|          0|
    |loop_index6_load_reg_125                |   6|   0|    6|          0|
    |loop_index6_load_reg_125_pp0_iter1_reg  |   6|   0|    6|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  55|   0|   55|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_2|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|              gmem1|       pointer|
|sext_ln30             |   in|   62|     ap_none|          sext_ln30|        scalar|
|buff2_address0        |  out|    6|   ap_memory|              buff2|         array|
|buff2_ce0             |  out|    1|   ap_memory|              buff2|         array|
|buff2_we0             |  out|    1|   ap_memory|              buff2|         array|
|buff2_d0              |  out|   32|   ap_memory|              buff2|         array|
+----------------------+-----+-----+------------+-------------------+--------------+

