# Design: Design RAM already active.
# 
# Design: Warning: Library SPARTAN3E required for the selected device family has not been installed.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -work RAM -2002  "$dsn/src/RAM Asincrona.vhd"
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\RAM Asincrona.vhd
# Compile Entity "asinc"
# Compile Architecture "asinc" of Entity "asinc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => asinc
# File: D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\RAM Asincrona.vhd
# Error: COMP96_0016: RAM Asincrona.vhd : (21, 1): Design unit declaration expected.
# Compile Architecture "asinc" of Entity "asinc"
# Error: COMP96_0078: RAM Asincrona.vhd : (32, 5): Unknown identifier "ram".
# Error: COMP96_0133: RAM Asincrona.vhd : (32, 5): Cannot find object declaration.
# Error: COMP96_0078: RAM Asincrona.vhd : (37, 12): Unknown identifier "ram".
# Error: COMP96_0133: RAM Asincrona.vhd : (37, 12): Cannot find object declaration.
# Error: COMP96_0289: RAM Asincrona.vhd : (37, 12): Prefix of index must be an array.
# Error: COMP96_0077: RAM Asincrona.vhd : (37, 12): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 7 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -work RAM -2002  "$dsn/src/RAM Asincrona.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\RAM Asincrona.vhd
# Compile Entity "asinc"
# Compile Architecture "asinc" of Entity "asinc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Design: Design RAM already active.
# 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+asinc asinc asinc
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 100MB
# asim: Retval memory: 100MB
# 
acom -O3 -work RAM -2002  "$dsn/src/RAM Asincrona.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\RAM Asincrona.vhd
# Compile Entity "asinc"
# Compile Architecture "asinc" of Entity "asinc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8281 kB (elbread=1023 elab2=7165 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:29 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# 7 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -work RAM -2002  "$dsn/src/RAM Asincrona.vhd"
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\RAM Asincrona.vhd
# Compile Entity "asinc"
# Compile Architecture "asinc" of Entity "asinc"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6041 kB (elbread=1023 elab2=4925 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:31 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# KERNEL: Signal '/asinc/CK' has already been traced
# KERNEL: Signal '/asinc/dir' has already been traced
# KERNEL: Signal '/asinc/dato' has already been traced
# KERNEL: Signal '/asinc/escribir' has already been traced
# KERNEL: Signal '/asinc/salida' has already been traced
# KERNEL: Signal '/asinc/ram' has already been traced
# KERNEL: Signal '/asinc/dir_registro' has already been traced
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6041 kB (elbread=1023 elab2=4925 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:31 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# KERNEL: Signal '/asinc/CK' has already been traced
# KERNEL: Signal '/asinc/dir' has already been traced
# KERNEL: Signal '/asinc/dato' has already been traced
# KERNEL: Signal '/asinc/escribir' has already been traced
# KERNEL: Signal '/asinc/salida' has already been traced
# KERNEL: Signal '/asinc/ram' has already been traced
# KERNEL: Signal '/asinc/dir_registro' has already been traced
run 100 ns
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6041 kB (elbread=1023 elab2=4925 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:32 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# KERNEL: Signal '/asinc/CK' has already been traced
# KERNEL: Signal '/asinc/dir' has already been traced
# KERNEL: Signal '/asinc/dato' has already been traced
# KERNEL: Signal '/asinc/escribir' has already been traced
# KERNEL: Signal '/asinc/salida' has already been traced
# KERNEL: Signal '/asinc/ram' has already been traced
# KERNEL: Signal '/asinc/dir_registro' has already been traced
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6041 kB (elbread=1023 elab2=4925 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:32 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# KERNEL: Signal '/asinc/CK' has already been traced
# KERNEL: Signal '/asinc/dir' has already been traced
# KERNEL: Signal '/asinc/dato' has already been traced
# KERNEL: Signal '/asinc/escribir' has already been traced
# KERNEL: Signal '/asinc/salida' has already been traced
# KERNEL: Signal '/asinc/ram' has already been traced
# KERNEL: Signal '/asinc/dir_registro' has already been traced
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6041 kB (elbread=1023 elab2=4925 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:33 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# KERNEL: Signal '/asinc/CK' has already been traced
# KERNEL: Signal '/asinc/dir' has already been traced
# KERNEL: Signal '/asinc/dato' has already been traced
# KERNEL: Signal '/asinc/escribir' has already been traced
# KERNEL: Signal '/asinc/salida' has already been traced
# KERNEL: Signal '/asinc/ram' has already been traced
# KERNEL: Signal '/asinc/dir_registro' has already been traced
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6041 kB (elbread=1023 elab2=4925 kernel=92 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\wave.asdb
#  12:34 p.m., domingo, 27 de octubre de 2013
#  Simulation has been initialized
#  Selected Top-Level: asinc (asinc)
# KERNEL: Signal '/asinc/CK' has already been traced
# KERNEL: Signal '/asinc/dir' has already been traced
# KERNEL: Signal '/asinc/dato' has already been traced
# KERNEL: Signal '/asinc/escribir' has already been traced
# KERNEL: Signal '/asinc/salida' has already been traced
# KERNEL: Signal '/asinc/ram' has already been traced
# KERNEL: Signal '/asinc/dir_registro' has already been traced
run 200 ns
# KERNEL: stopped at time: 200 ns
# Adding file D:\Users\Diego\Documents\FPGA\Active HDL\RAM\RAM\RAM\src\ram_asincrona.awc ... Done
#  Simulation has been stopped
