Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture dataflow of entity xil_defaultlib.HA_source [ha_source_default]
Compiling architecture structural of entity xil_defaultlib.FA_Source [fa_source_default]
Compiling architecture structural of entity xil_defaultlib.TBA_Source [tba_source_default]
Compiling module xil_defaultlib.TBA_Block_FA_Source_0_0
Compiling module xil_defaultlib.TBA_Block_HA_source_0_0
Compiling module xil_defaultlib.TBA_Block
Compiling module xil_defaultlib.TBA_Block_wrapper
Compiling architecture structural of entity xil_defaultlib.tba_tb
Built simulation snapshot TBA_tb_behav
