{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423444883364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423444883365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 20:21:23 2015 " "Processing started: Sun Feb  8 20:21:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423444883365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423444883365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423444883366 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423444883750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project1.v(31) " "Verilog HDL information at Project1.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1423444883834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Project1.v(6) " "Verilog HDL Declaration information at Project1.v(6): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1423444883834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project1.v 1 1 " "Found 1 design units, including 1 entities, in source file Project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Found entity 1: Project1" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444883838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444883838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file SevenSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444883839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444883839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1 " "Elaborating entity \"Project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423444883916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blinkWire Project1.v(23) " "Verilog HDL or VHDL warning at Project1.v(23): object \"blinkWire\" assigned a value but never read" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Project1.v(16) " "Verilog HDL assignment warning at Project1.v(16): truncated value with size 6 to match size of target (5)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 Project1.v(58) " "Verilog HDL assignment warning at Project1.v(58): truncated value with size 14 to match size of target (8)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Project1.v(82) " "Verilog HDL assignment warning at Project1.v(82): truncated value with size 6 to match size of target (5)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Project1.v(89) " "Verilog HDL assignment warning at Project1.v(89): truncated value with size 6 to match size of target (5)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Project1.v(125) " "Verilog HDL assignment warning at Project1.v(125): truncated value with size 6 to match size of target (4)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Project1.v(126) " "Verilog HDL assignment warning at Project1.v(126): truncated value with size 6 to match size of target (4)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Project1.v(127) " "Verilog HDL assignment warning at Project1.v(127): truncated value with size 6 to match size of target (4)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883919 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Project1.v(128) " "Verilog HDL assignment warning at Project1.v(128): truncated value with size 6 to match size of target (4)" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423444883920 "|Project1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project1.v(5) " "Output port \"LEDR\" at Project1.v(5) has no driver" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1423444883920 "|Project1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:s0 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:s0\"" {  } { { "Project1.v" "s0" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444883923 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Project1.v" "Mod0" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884196 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Project1.v" "Div0" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884196 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Project1.v" "Mod1" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884196 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Project1.v" "Div1" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884196 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1423444884196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884257 ""}  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423444884257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884436 ""}  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423444884436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884498 ""}  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423444884498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444884572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444884572 ""}  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1423444884572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423444884624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423444884624 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423444884931 "|Project1|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1423444884931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423444885088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/trey/projects/CS3220Project1/Project1_restored/Project1.map.smsg " "Generated suppressed messages file /home/trey/projects/CS3220Project1/Project1_restored/Project1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423444885141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423444885293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885293 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444885379 "|Project1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1423444885379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423444885380 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423444885380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Implemented 315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423444885380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423444885380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423444885394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 20:21:25 2015 " "Processing ended: Sun Feb  8 20:21:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423444885394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423444885394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423444885394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423444885394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423444887777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423444887778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 20:21:27 2015 " "Processing started: Sun Feb  8 20:21:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423444887778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1423444887778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1423444887778 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1423444887813 ""}
{ "Info" "0" "" "Project  = Project1" {  } {  } 0 0 "Project  = Project1" 0 0 "Fitter" 0 0 1423444887815 ""}
{ "Info" "0" "" "Revision = Project1" {  } {  } 0 0 "Revision = Project1" 0 0 "Fitter" 0 0 1423444887815 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1423444887926 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Project1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423444887932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423444887954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423444887954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1423444888155 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1423444888166 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423444888620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423444888620 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423444888620 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1423444888620 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423444888631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423444888631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423444888631 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423444888631 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1423444888840 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1423444888852 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423444888852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423444888852 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      Clock50 " "  20.000      Clock50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1423444888852 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1423444888852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423444888883 ""}  } { { "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/bin/altera/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 4 0 0 } } { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423444888883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423444888978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423444888979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423444888980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423444888983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423444888984 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423444888985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423444888985 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423444888986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423444889016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423444889017 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423444889017 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423444889059 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1423444889059 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/bin/altera/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1423444889066 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1423444889066 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423444889082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423444890144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423444890389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423444890401 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423444890758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423444890758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423444890869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423444892345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423444892345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423444892436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1423444892439 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1423444892439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1423444892439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423444892453 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423444892458 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1423444892475 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1423444892475 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423444892708 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423444892752 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423444892985 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423444893463 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1423444893510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/trey/projects/CS3220Project1/Project1_restored/Project1.fit.smsg " "Generated suppressed messages file /home/trey/projects/CS3220Project1/Project1_restored/Project1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423444893630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 329 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423444893800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 20:21:33 2015 " "Processing ended: Sun Feb  8 20:21:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423444893800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423444893800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423444893800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423444893800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1423444896175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423444896176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 20:21:35 2015 " "Processing started: Sun Feb  8 20:21:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423444896176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1423444896176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c Project1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1423444896177 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1423444897190 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1423444897231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423444897664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 20:21:37 2015 " "Processing ended: Sun Feb  8 20:21:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423444897664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423444897664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423444897664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1423444897664 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1423444898502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1423444899996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423444899996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 20:21:39 2015 " "Processing started: Sun Feb  8 20:21:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423444899996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423444899996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project1 -c Project1 " "Command: quartus_sta Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423444899997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1423444900034 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423444900160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423444900185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1423444900185 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1423444900272 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1423444900284 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1423444900292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.302 " "Worst-case setup slack is 10.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.302         0.000 Clock50  " "   10.302         0.000 Clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423444900302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Clock50  " "    0.445         0.000 Clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423444900305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423444900306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423444900307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.889 " "Worst-case minimum pulse width slack is 8.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 Clock50  " "    8.889         0.000 Clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423444900307 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1423444900347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.302 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.302" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock50\}\] " "-to_clock \[get_clocks \{Clock50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.302  " "Path #1: Setup slack is 10.302 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : minutes\[3\] " "From Node    : minutes\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : digit1\[0\] " "To Node      : digit1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock50 " "Launch Clock : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock50 " "Latch Clock  : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.854      2.854  R        clock network delay " "     2.854      2.854  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      0.277     uTco  minutes\[3\] " "     3.131      0.277     uTco  minutes\[3\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { minutes[3] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      0.000 FF  CELL  minutes\[3\]\|regout " "     3.131      0.000 FF  CELL  minutes\[3\]\|regout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { minutes[3] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.912 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|datab " "     4.043      0.912 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|datab" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~0 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.538      0.495 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|cout " "     4.538      0.495 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.538      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cin " "     4.538      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~2 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.618      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cout " "     4.618      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.618      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cin " "     4.618      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.080 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cout " "     4.698      0.080 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.698      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|cin " "     4.698      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.156      0.458 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|combout " "     5.156      0.458 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.592 RR    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|dataa " "     5.748      0.592 RR    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|dataa" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.205      0.457 RF  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|combout " "     6.205      0.457 RF  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.013      0.808 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|dataa " "     7.013      0.808 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|dataa" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~0 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.517 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|cout " "     7.530      0.517 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cin " "     7.530      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~2 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.610      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cout " "     7.610      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.610      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cin " "     7.610      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.690      0.080 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cout " "     7.690      0.080 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.690      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cin " "     7.690      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cout " "     7.770      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|cin " "     7.770      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.228      0.458 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|combout " "     8.228      0.458 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.846      0.618 RR    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~28\|datab " "     8.846      0.618 RR    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~28\|datab" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.367      0.521 RR  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~28\|combout " "     9.367      0.521 RR  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~28\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~28 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.657      0.290 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|datab " "     9.657      0.290 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|datab" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.152      0.495 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|cout " "    10.152      0.495 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.152      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cin " "    10.152      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.326      0.174 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cout " "    10.326      0.174 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.326      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cin " "    10.326      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.406      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cout " "    10.406      0.080 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.406      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cin " "    10.406      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486      0.080 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cout " "    10.486      0.080 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|cin " "    10.486      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.944      0.458 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|combout " "    10.944      0.458 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.314      1.370 FF    IC  digit1~6\|datad " "    12.314      1.370 FF    IC  digit1~6\|datad" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1~6 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.492      0.178 FR  CELL  digit1~6\|combout " "    12.492      0.178 FR  CELL  digit1~6\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1~6 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.492      0.000 RR    IC  digit1\[0\]\|datain " "    12.492      0.000 RR    IC  digit1\[0\]\|datain" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.588      0.096 RR  CELL  digit1\[0\] " "    12.588      0.096 RR  CELL  digit1\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.852      2.852  R        clock network delay " "    22.852      2.852  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.890      0.038     uTsu  digit1\[0\] " "    22.890      0.038     uTsu  digit1\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.588 " "Data Arrival Time  :    12.588" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.890 " "Data Required Time :    22.890" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.302  " "Slack              :    10.302 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock50\}\] " "-to_clock \[get_clocks \{Clock50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.445  " "Path #1: Hold slack is 0.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : blink\[0\] " "From Node    : blink\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : blink\[0\] " "To Node      : blink\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock50 " "Launch Clock : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock50 " "Latch Clock  : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852      2.852  R        clock network delay " "     2.852      2.852  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.129      0.277     uTco  blink\[0\] " "     3.129      0.277     uTco  blink\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.129      0.000 RR  CELL  blink\[0\]\|regout " "     3.129      0.000 RR  CELL  blink\[0\]\|regout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.129      0.000 RR    IC  blink\[0\]~0\|datac " "     3.129      0.000 RR    IC  blink\[0\]~0\|datac" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0]~0 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      0.358 RR  CELL  blink\[0\]~0\|combout " "     3.487      0.358 RR  CELL  blink\[0\]~0\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0]~0 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.487      0.000 RR    IC  blink\[0\]\|datain " "     3.487      0.000 RR    IC  blink\[0\]\|datain" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.583      0.096 RR  CELL  blink\[0\] " "     3.583      0.096 RR  CELL  blink\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852      2.852  R        clock network delay " "     2.852      2.852  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.138      0.286      uTh  blink\[0\] " "     3.138      0.286      uTh  blink\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.583 " "Data Arrival Time  :     3.583" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.138 " "Data Required Time :     3.138" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.445  " "Slack              :     0.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900362 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock50\}\] " "Targets: \[get_clocks \{Clock50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900365 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900365 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900365 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900365 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.889  " "Path #1: slack is 8.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : blink\[0\] " "Node             : blink\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock50 " "Clock            : Clock50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.264      0.238 RR    IC  CLOCK_50~clkctrl\|inclk\[0\] " "     1.264      0.238 RR    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.264      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk " "     1.264      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.250      0.986 RR    IC  blink\[0\]\|clk " "     2.250      0.986 RR    IC  blink\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.852      0.602 RR  CELL  blink\[0\] " "     2.852      0.602 RR  CELL  blink\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.026      1.026 FF  CELL  CLOCK_50\|combout " "    11.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.264      0.238 FF    IC  CLOCK_50~clkctrl\|inclk\[0\] " "    11.264      0.238 FF    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.264      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk " "    11.264      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.250      0.986 FF    IC  blink\[0\]\|clk " "    12.250      0.986 FF    IC  blink\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.602 FF  CELL  blink\[0\] " "    12.852      0.602 FF  CELL  blink\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.111 " "Required Width   :     1.111" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.889 " "Slack            :     8.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900366 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1423444900368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.380 " "Worst-case setup slack is 16.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.380         0.000 Clock50  " "   16.380         0.000 Clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423444900392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock50  " "    0.215         0.000 Clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423444900396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423444900398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1423444900399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 Clock50  " "    9.000         0.000 Clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1423444900401 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1423444900438 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.380 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock50\}\] " "-to_clock \[get_clocks \{Clock50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.380  " "Path #1: Setup slack is 16.380 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : minutes\[3\] " "From Node    : minutes\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : digit1\[0\] " "To Node      : digit1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock50 " "Launch Clock : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock50 " "Latch Clock  : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.792      1.792  R        clock network delay " "     1.792      1.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.141     uTco  minutes\[3\] " "     1.933      0.141     uTco  minutes\[3\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { minutes[3] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.000 RR  CELL  minutes\[3\]\|regout " "     1.933      0.000 RR  CELL  minutes\[3\]\|regout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { minutes[3] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.360 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|datab " "     2.293      0.360 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|datab" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~0 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436      0.143 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|cout " "     2.436      0.143 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cin " "     2.436      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~2 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cout " "     2.471      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.471      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cin " "     2.471      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.506      0.035 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cout " "     2.506      0.035 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.506      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|cin " "     2.506      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.676      0.170 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|combout " "     2.676      0.170 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]~6\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.218 FF    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|dataa " "     2.894      0.218 FF    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|dataa" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      0.187 FR  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|combout " "     3.081      0.187 FR  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[15\]~23\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[15]~23 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.372      0.291 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|dataa " "     3.372      0.291 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|dataa" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~0 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522      0.150 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|cout " "     3.522      0.150 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cin " "     3.522      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~2 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cout " "     3.557      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cin " "     3.557      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~4 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.035 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cout " "     3.592      0.035 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cin " "     3.592      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.627      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cout " "     3.627      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]~7\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.627      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|cin " "     3.627      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.170 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|combout " "     3.797      0.170 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]~8\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.036      0.239 FF    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~29\|datab " "     4.036      0.239 FF    IC  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~29\|datab" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~29 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.216      0.180 FR  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~29\|combout " "     4.216      0.180 FR  CELL  Div0\|auto_generated\|divider\|divider\|StageOut\[20\]~29\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~29 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.328      0.112 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|dataa " "     4.328      0.112 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|dataa" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.478      0.150 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|cout " "     4.478      0.150 RR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~1\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.478      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cin " "     4.478      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.572      0.094 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cout " "     4.572      0.094 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~3\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.572      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cin " "     4.572      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.607      0.035 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cout " "     4.607      0.035 FR  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~5\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.607      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cin " "     4.607      0.000 RR    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.642      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cout " "     4.642      0.035 RF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]~7\|cout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.642      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|cin " "     4.642      0.000 FF    IC  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|cin" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.812      0.170 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|combout " "     4.812      0.170 FF  CELL  Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]~8\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.320      0.508 FF    IC  digit1~6\|datad " "     5.320      0.508 FF    IC  digit1~6\|datad" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1~6 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.399      0.079 FR  CELL  digit1~6\|combout " "     5.399      0.079 FR  CELL  digit1~6\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1~6 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.399      0.000 RR    IC  digit1\[0\]\|datain " "     5.399      0.000 RR    IC  digit1\[0\]\|datain" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      0.042 RR  CELL  digit1\[0\] " "     5.441      0.042 RR  CELL  digit1\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.789      1.789  R        clock network delay " "    21.789      1.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.821      0.032     uTsu  digit1\[0\] " "    21.821      0.032     uTsu  digit1\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { digit1[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.441 " "Data Arrival Time  :     5.441" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.821 " "Data Required Time :    21.821" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.380  " "Slack              :    16.380 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900443 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock50\}\] " "-to_clock \[get_clocks \{Clock50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : blink\[0\] " "From Node    : blink\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : blink\[0\] " "To Node      : blink\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock50 " "Launch Clock : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock50 " "Latch Clock  : Clock50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.789      1.789  R        clock network delay " "     1.789      1.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.141     uTco  blink\[0\] " "     1.930      0.141     uTco  blink\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.000 RR  CELL  blink\[0\]\|regout " "     1.930      0.000 RR  CELL  blink\[0\]\|regout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.000 RR    IC  blink\[0\]~0\|datac " "     1.930      0.000 RR    IC  blink\[0\]~0\|datac" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0]~0 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.184 RR  CELL  blink\[0\]~0\|combout " "     2.114      0.184 RR  CELL  blink\[0\]~0\|combout" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0]~0 } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.000 RR    IC  blink\[0\]\|datain " "     2.114      0.000 RR    IC  blink\[0\]\|datain" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.156      0.042 RR  CELL  blink\[0\] " "     2.156      0.042 RR  CELL  blink\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.789      1.789  R        clock network delay " "     1.789      1.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.941      0.152      uTh  blink\[0\] " "     1.941      0.152      uTh  blink\[0\]" {  } { { "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/bin/altera/quartus/linux/TimingClosureFloorplan.fld" "" "" { blink[0] } "NODE_NAME" } } { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.156 " "Data Arrival Time  :     2.156" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.941 " "Data Required Time :     1.941" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900452 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock50\}\] " "Targets: \[get_clocks \{Clock50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.000  " "Path #1: slack is 9.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : blink\[0\] " "Node             : blink\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock50 " "Clock            : Clock50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.186 RR    IC  CLOCK_50~clkctrl\|inclk\[0\] " "     0.757      0.186 RR    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.757      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk " "     0.757      0.000 RR  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.467      0.710 RR    IC  blink\[0\]\|clk " "     1.467      0.710 RR    IC  blink\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.789      0.322 RR  CELL  blink\[0\] " "     1.789      0.322 RR  CELL  blink\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.571      0.571 FF  CELL  CLOCK_50\|combout " "    10.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.757      0.186 FF    IC  CLOCK_50~clkctrl\|inclk\[0\] " "    10.757      0.186 FF    IC  CLOCK_50~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.757      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk " "    10.757      0.000 FF  CELL  CLOCK_50~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.467      0.710 FF    IC  blink\[0\]\|clk " "    11.467      0.710 FF    IC  blink\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.789      0.322 FF  CELL  blink\[0\] " "    11.789      0.322 FF  CELL  blink\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    10.000 " "Actual Width     :    10.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.000 " "Slack            :     9.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1423444900456 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423444900478 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1423444900478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423444900528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 20:21:40 2015 " "Processing ended: Sun Feb  8 20:21:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423444900528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423444900528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423444900528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423444900528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423444902048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423444902049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 20:21:41 2015 " "Processing started: Sun Feb  8 20:21:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423444902049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1423444902049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project1 -c Project1 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1423444902050 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423444902284 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902350 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1423444902350 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " setTimer.01 " "Node  \"setTimer.01\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " Equal8~4 " "Node  \"Equal8~4\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " Equal8~7 " "Node  \"Equal8~7\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " Equal8~5 " "Node  \"Equal8~5\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " blink\[0\] " "Node  \"blink\[0\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " Equal0~8 " "Node  \"Equal0~8\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " digit1\[3\] " "Node  \"digit1\[3\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " minutes\[3\] " "Node  \"minutes\[3\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " minutes\[2\] " "Node  \"minutes\[2\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6 " "Node  \"lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6\"" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " minutes\[4\] " "Node  \"minutes\[4\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " hours\[3\] " "Node  \"hours\[3\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Mod0\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6 " "Node  \"lpm_divide:Mod0\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6\"" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 41 22 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 613 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Mod0\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8 " "Node  \"lpm_divide:Mod0\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8\"" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Mod1\|lpm_divide_15m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_ive:divider\|add_sub_3_result_int\[4\]~6 " "Node  \"lpm_divide:Mod1\|lpm_divide_15m:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_ive:divider\|add_sub_3_result_int\[4\]~6\"" {  } { { "db/alt_u_div_ive.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_ive.tdf" 41 22 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " minutes\[5\] " "Node  \"minutes\[5\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " hours\[2\] " "Node  \"hours\[2\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Div1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_ive:divider\|add_sub_3_result_int\[4\]~6 " "Node  \"lpm_divide:Div1\|lpm_divide_ucm:auto_generated\|sign_div_unsign_8kh:divider\|alt_u_div_ive:divider\|add_sub_3_result_int\[4\]~6\"" {  } { { "db/alt_u_div_ive.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_ive.tdf" 41 22 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " hours\[1\] " "Node  \"hours\[1\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " hours\[4\] " "Node  \"hours\[4\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8 " "Node  \"lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8\"" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/db/alt_u_div_kve.tdf" 46 22 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " minutes\[1\] " "Node  \"minutes\[1\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " Equal10~1 " "Node  \"Equal10~1\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " digit0\[0\] " "Node  \"digit0\[0\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " digit0\[3\] " "Node  \"digit0\[3\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " always0~0 " "Node  \"always0~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " digit0\[2\] " "Node  \"digit0\[2\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " digit0\[1\] " "Node  \"digit0\[1\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_NODES_INFO" " digit1\[0\] " "Node  \"digit1\[0\]\"" {  } { { "Project1.v" "" { Text "/home/trey/projects/CS3220Project1/Project1_restored/Project1.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/trey/projects/CS3220Project1/Project1_restored/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423444902352 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1423444902352 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1423444902352 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1423444902355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423444902386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 20:21:42 2015 " "Processing ended: Sun Feb  8 20:21:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423444902386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423444902386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423444902386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1423444902386 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 364 s " "Quartus II Full Compilation was successful. 0 errors, 364 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1423444903042 ""}
