Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun May 28 16:15:10 2023
| Host         : nb running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file cache_top_timing_summary_routed.rpt -pb cache_top_timing_summary_routed.pb -rpx cache_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cache_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: cache/FSM_sequential_r_cs_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cache/FSM_sequential_r_cs_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: cache/FSM_sequential_r_cs_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/cache_search_op_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_addr_buffer_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[128]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[129]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[130]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[131]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[132]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[133]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[134]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[135]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[136]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[137]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[138]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[139]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[140]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[141]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[142]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[143]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[144]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[145]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[146]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[147]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[148]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[278]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[279]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[280]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[281]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[282]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[283]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[284]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[285]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[286]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[287]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[288]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[289]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[290]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[291]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[292]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[293]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[294]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[295]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[296]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[297]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cache/search_buffer_reg[298]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.924        0.000                      0                 1921        0.035        0.000                      0                 1921        3.000        0.000                       0                   900  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        7.924        0.000                      0                 1921        0.035        0.000                      0                 1921        8.750        0.000                       0                   896  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.924ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            round_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.748ns  (logic 3.891ns (33.121%)  route 7.857ns (66.879%))
  Logic Levels:           13  (CARRY4=5 LUT4=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.167ns = ( 17.833 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 f  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 f  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 f  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.766     9.532    cache/E[0]
    SLICE_X3Y128         LUT4 (Prop_lut4_I2_O)        0.150     9.682 r  cache/round_state[0]_i_1/O
                         net (fo=1, routed)           0.478    10.160    cache_n_86
    SLICE_X3Y131         FDRE                                         r  round_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.722    17.833    clk_g
    SLICE_X3Y131         FDRE                                         r  round_state_reg[0]/C
                         clock pessimism              0.618    18.451    
                         clock uncertainty           -0.084    18.367    
    SLICE_X3Y131         FDRE (Setup_fdre_C_D)       -0.283    18.084    round_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.084    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  7.924    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 test_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            do_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 3.455ns (30.415%)  route 7.904ns (69.585%))
  Logic Levels:           18  (CARRY4=11 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 17.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.833    -1.518    clk_g
    SLICE_X1Y126         FDRE                                         r  test_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.419    -1.099 r  test_index_reg[3]/Q
                         net (fo=12, routed)          1.020    -0.079    test_index_reg[3]
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.299     0.220 f  do_wr_i_92/O
                         net (fo=1, routed)           0.669     0.889    do_wr_i_92_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I0_O)        0.124     1.013 f  do_wr_i_76/O
                         net (fo=1, routed)           0.399     1.412    do_wr_i_76_n_0
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     1.536 r  do_wr_i_45/O
                         net (fo=46, routed)          1.721     3.257    wr_hit_data4
    SLICE_X12Y137        LUT5 (Prop_lut5_I4_O)        0.124     3.381 r  do_wr_i_58/O
                         net (fo=1, routed)           0.666     4.048    do_wr_i_58_n_0
    SLICE_X12Y137        LUT6 (Prop_lut6_I5_O)        0.124     4.172 r  do_wr_i_27/O
                         net (fo=6, routed)           1.966     6.138    do_wr_i_27_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.262 r  do_wr_i_140/O
                         net (fo=1, routed)           0.000     6.262    do_wr_i_140_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.812 r  do_wr_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.812    do_wr_reg_i_133_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  do_wr_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.926    do_wr_reg_i_128_n_0
    SLICE_X13Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  do_wr_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     7.040    do_wr_reg_i_123_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  do_wr_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000     7.154    do_wr_reg_i_110_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  do_wr_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.268    do_wr_reg_i_87_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  do_wr_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.382    do_wr_reg_i_60_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  do_wr_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.496    do_wr_reg_i_29_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  do_wr_reg_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.619    do_wr_reg_i_12_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.733 r  do_wr_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.733    do_wr_reg_i_7_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.847 r  do_wr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.847    do_wr_reg_i_3_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.075 f  do_wr_reg_i_2/CO[2]
                         net (fo=1, routed)           0.933     9.008    cache/do_wr_reg_1[0]
    SLICE_X5Y127         LUT4 (Prop_lut4_I2_O)        0.313     9.321 r  cache/do_wr_i_1/O
                         net (fo=1, routed)           0.520     9.841    cache_n_89
    SLICE_X5Y126         FDRE                                         r  do_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.716    17.827    clk_g
    SLICE_X5Y126         FDRE                                         r  do_wr_reg/C
                         clock pessimism              0.618    18.445    
                         clock uncertainty           -0.084    18.361    
    SLICE_X5Y126         FDRE (Setup_fdre_C_D)       -0.067    18.294    do_wr_reg
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.973ns  (logic 3.741ns (34.094%)  route 7.232ns (65.906%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 17.829 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.618     9.384    cache_n_15
    SLICE_X3Y127         FDRE                                         r  test_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.718    17.829    clk_g
    SLICE_X3Y127         FDRE                                         r  test_index_reg[4]/C
                         clock pessimism              0.618    18.447    
                         clock uncertainty           -0.084    18.363    
    SLICE_X3Y127         FDRE (Setup_fdre_C_CE)      -0.205    18.158    test_index_reg[4]
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 3.741ns (34.216%)  route 7.192ns (65.784%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.579     9.345    cache_n_15
    SLICE_X3Y125         FDRE                                         r  test_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.715    17.826    clk_g
    SLICE_X3Y125         FDRE                                         r  test_index_reg[1]/C
                         clock pessimism              0.618    18.444    
                         clock uncertainty           -0.084    18.360    
    SLICE_X3Y125         FDRE (Setup_fdre_C_CE)      -0.205    18.155    test_index_reg[1]
  -------------------------------------------------------------------
                         required time                         18.155    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 3.741ns (34.216%)  route 7.192ns (65.784%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.579     9.345    cache_n_15
    SLICE_X3Y125         FDRE                                         r  test_index_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.715    17.826    clk_g
    SLICE_X3Y125         FDRE                                         r  test_index_reg[6]/C
                         clock pessimism              0.618    18.444    
                         clock uncertainty           -0.084    18.360    
    SLICE_X3Y125         FDRE (Setup_fdre_C_CE)      -0.205    18.155    test_index_reg[6]
  -------------------------------------------------------------------
                         required time                         18.155    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.911ns  (logic 3.741ns (34.285%)  route 7.170ns (65.715%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.557     9.323    cache_n_15
    SLICE_X2Y124         FDRE                                         r  test_index_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.715    17.826    clk_g
    SLICE_X2Y124         FDRE                                         r  test_index_reg[7]/C
                         clock pessimism              0.618    18.444    
                         clock uncertainty           -0.084    18.360    
    SLICE_X2Y124         FDRE (Setup_fdre_C_CE)      -0.169    18.191    test_index_reg[7]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.867ns  (logic 3.741ns (34.426%)  route 7.126ns (65.574%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.512     9.279    cache_n_15
    SLICE_X1Y126         FDRE                                         r  test_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.717    17.828    clk_g
    SLICE_X1Y126         FDRE                                         r  test_index_reg[0]/C
                         clock pessimism              0.618    18.446    
                         clock uncertainty           -0.084    18.362    
    SLICE_X1Y126         FDRE (Setup_fdre_C_CE)      -0.205    18.157    test_index_reg[0]
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.867ns  (logic 3.741ns (34.426%)  route 7.126ns (65.574%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.512     9.279    cache_n_15
    SLICE_X1Y126         FDRE                                         r  test_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.717    17.828    clk_g
    SLICE_X1Y126         FDRE                                         r  test_index_reg[2]/C
                         clock pessimism              0.618    18.446    
                         clock uncertainty           -0.084    18.362    
    SLICE_X1Y126         FDRE (Setup_fdre_C_CE)      -0.205    18.157    test_index_reg[2]
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.867ns  (logic 3.741ns (34.426%)  route 7.126ns (65.574%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.512     9.279    cache_n_15
    SLICE_X1Y126         FDRE                                         r  test_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.717    17.828    clk_g
    SLICE_X1Y126         FDRE                                         r  test_index_reg[3]/C
                         clock pessimism              0.618    18.446    
                         clock uncertainty           -0.084    18.362    
    SLICE_X1Y126         FDRE (Setup_fdre_C_CE)      -0.205    18.157    test_index_reg[3]
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 rd_tag_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.867ns  (logic 3.741ns (34.426%)  route 7.126ns (65.574%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT6=6)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.194    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -5.291 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -3.448    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.352 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.763    -1.588    clk_g
    SLICE_X8Y133         FDRE                                         r  rd_tag_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.478    -1.110 r  rd_tag_r_reg[1]/Q
                         net (fo=4, routed)           1.223     0.112    rd_tag_r[1]
    SLICE_X11Y135        LUT6 (Prop_lut6_I0_O)        0.295     0.407 r  exrt_axi_rdata_buffer0[31]_i_38/O
                         net (fo=1, routed)           0.000     0.407    exrt_axi_rdata_buffer0[31]_i_38_n_0
    SLICE_X11Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.939 r  exrt_axi_rdata_buffer0_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.939    exrt_axi_rdata_buffer0_reg[31]_i_19_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.167 r  exrt_axi_rdata_buffer0_reg[31]_i_8/CO[2]
                         net (fo=75, routed)          1.577     2.744    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer2_reg[1][0]
    SLICE_X16Y136        LUT4 (Prop_lut4_I3_O)        0.339     3.083 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4/O
                         net (fo=1, routed)           0.853     3.937    cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_4_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.328     4.265 r  cache/cache_table_item/cache_way_item1/exrt_axi_rdata_buffer0[24]_i_3/O
                         net (fo=4, routed)           1.007     5.271    cache/data_reg[1][56]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.124     5.395 r  cache/new_state_i_76/O
                         net (fo=1, routed)           0.632     6.027    cache/new_state_i_76_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  cache/new_state_i_35/O
                         net (fo=1, routed)           0.000     6.151    cache/new_state_i_35_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.664 r  cache/new_state_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.664    cache/new_state_reg_i_11_n_0
    SLICE_X14Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.781 r  cache/new_state_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.781    cache/new_state_reg_i_7_n_0
    SLICE_X14Y131        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.010 r  cache/new_state_reg_i_5/CO[2]
                         net (fo=3, routed)           0.888     7.898    cache/cacheres_right0
    SLICE_X3Y130         LUT6 (Prop_lut6_I4_O)        0.310     8.208 r  cache/test_index[7]_i_3/O
                         net (fo=1, routed)           0.434     8.642    cache/read_round_finish
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.766 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.512     9.279    cache_n_15
    SLICE_X1Y126         FDRE                                         r  test_index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.989    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    14.260 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.020    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         1.717    17.828    clk_g
    SLICE_X1Y126         FDRE                                         r  test_index_reg[5]/C
                         clock pessimism              0.618    18.446    
                         clock uncertainty           -0.084    18.362    
    SLICE_X1Y126         FDRE (Setup_fdre_C_CE)      -0.205    18.157    test_index_reg[5]
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.090%)  route 0.188ns (55.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.619    -0.741    cache/clk_out1
    SLICE_X8Y130         FDRE                                         r  cache/search_addr_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.148    -0.593 r  cache/search_addr_buffer_reg[30]/Q
                         net (fo=5, routed)           0.188    -0.405    cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[18]
    RAMB18_X0Y52         RAMB18E1                                     r  cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.932    -0.941    cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.257    -0.684    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.243    -0.441    cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.878%)  route 0.197ns (57.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.619    -0.741    cache/clk_out1
    SLICE_X8Y130         FDRE                                         r  cache/search_addr_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.148    -0.593 r  cache/search_addr_buffer_reg[29]/Q
                         net (fo=5, routed)           0.197    -0.396    cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[17]
    RAMB18_X0Y52         RAMB18E1                                     r  cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.932    -0.941    cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y52         RAMB18E1                                     r  cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.257    -0.684    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.243    -0.441    cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[6]/Q
                         net (fo=28, routed)          0.231    -0.348    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/A2
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.913    -0.960    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/WCLK
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/CLK
                         clock pessimism              0.279    -0.681    
    SLICE_X2Y125         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.427    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[6]/Q
                         net (fo=28, routed)          0.231    -0.348    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/A2
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.913    -0.960    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/WCLK
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.LOW/CLK
                         clock pessimism              0.279    -0.681    
    SLICE_X2Y125         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.427    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[6]/Q
                         net (fo=28, routed)          0.231    -0.348    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/A2
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.913    -0.960    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/WCLK
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.HIGH/CLK
                         clock pessimism              0.279    -0.681    
    SLICE_X2Y125         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.427    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[6]/Q
                         net (fo=28, routed)          0.231    -0.348    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/A2
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.913    -0.960    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/WCLK
    SLICE_X2Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism              0.279    -0.681    
    SLICE_X2Y125         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.427    cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[7]/Q
                         net (fo=28, routed)          0.198    -0.380    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/A3
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.912    -0.961    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/WCLK
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism              0.255    -0.706    
    SLICE_X6Y125         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.466    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[7]/Q
                         net (fo=28, routed)          0.198    -0.380    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/A3
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.912    -0.961    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/WCLK
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism              0.255    -0.706    
    SLICE_X6Y125         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.466    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[7]/Q
                         net (fo=28, routed)          0.198    -0.380    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/A3
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.912    -0.961    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/WCLK
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.HIGH/CLK
                         clock pessimism              0.255    -0.706    
    SLICE_X6Y125         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.466    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cache/search_addr_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.630    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.931 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.386    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.360 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.641    -0.719    cache/clk_out1
    SLICE_X5Y125         FDRE                                         r  cache/search_addr_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.578 r  cache/search_addr_buffer_reg[7]/Q
                         net (fo=28, routed)          0.198    -0.380    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/A3
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.859    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.497 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.902    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.873 r  clk_pll/inst/clkout1_buf/O
                         net (fo=894, routed)         0.912    -0.961    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/WCLK
    SLICE_X6Y125         RAMD64E                                      r  cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.LOW/CLK
                         clock pessimism              0.255    -0.706    
    SLICE_X6Y125         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.466    cache/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y48     cache/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y48     cache/cache_table_item/cache_way_item0/bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y48     cache/cache_table_item/cache_way_item0/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y48     cache/cache_table_item/cache_way_item0/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y52     cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y52     cache/cache_table_item/cache_way_item0/tagv_ram_item/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y49     cache/cache_table_item/cache_way_item1/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y49     cache/cache_table_item/cache_way_item1/bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y51     cache/cache_table_item/cache_way_item1/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y51     cache/cache_table_item/cache_way_item1/bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y125     cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y125     cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y126     cache/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y125     cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y125     cache/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



