{"vcs1":{"timestamp_begin":1682217653.058324908, "rt":0.76, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1682217653.852534431, "rt":1.10, "ut":0.20, "st":0.26}}
{"link":{"timestamp_begin":1682217654.981771565, "rt":1.93, "ut":0.06, "st":1.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682217652.772967299}
{"VCS_COMP_START_TIME": 1682217652.772967299}
{"VCS_COMP_END_TIME": 1682217657.620412528}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340820}}
{"stitch_vcselab": {"peak_mem": 239064}}
