
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	-init nangate45/par.tcl 
Date:		Thu Aug  1 06:51:40 2024
Host:		katsuo (x86_64 w/Linux 5.4.0-176-generic) (6cores*12cpus*Intel(R) Xeon(R) E-2186G CPU @ 3.80GHz 12288KB)
OS:		Ubuntu 20.04.6 LTS

License:
		[06:51:40.195459] Configured Lic search path (21.01-s002): 5280@vdec-cad1:5280@vdec-cad2:5280@vdec-cad3

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_3861857_katsuo_vlsi0217_9oqZKH.

Change the soft stacksize limit to 0.2%RAM (257 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "nangate45/par.tcl" ...
#% Begin Load MMMC data ... (date=08/01 06:51:52, mem=863.9M)
#% End Load MMMC data ... (date=08/01 06:51:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=864.8M, current mem=864.8M)

Loading LEF file /home/cad/lib/NANGATE45/tech.lef ...

Loading LEF file /home/cad/lib/NANGATE45/cells.lef ...
**WARN: (IMPLF-78):	Innovus only takes the
MANUFACTURINGGRID (or MINFEATURE) statement from the
technology LEF file (first one in the list), or a default
value is set. The MANUFACTURINGGRID value 0.002500 defined in the
LEF file /home/cad/lib/NANGATE45/cells.lef is different from
the one in db. Make sure the data in the specified LEF file is
compatible with the technology LEF file.
**WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'active' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal9' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via9' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'via1_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via3_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via3_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via4Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via5Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via6Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via7Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via8Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via9Array-0' has been defined, the content will be skipped.
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading default timing library '/home/cad/lib/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_typical_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=37.0M, fe_cpu=0.22min, fe_real=0.22min, fe_mem=990.1M) ***
#% Begin Load netlist data ... (date=08/01 06:51:53, mem=881.6M)
*** Begin netlist parsing (mem=990.1M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mips32.vnet'

*** Memory Usage v#1 (Current mem = 990.078M, initial mem = 495.066M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=990.1M) ***
#% End Load netlist data ... (date=08/01 06:51:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.4M, current mem=889.4M)
Set top cell to mips32.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mips32 ...
*** Netlist is unique.
** info: there are 154 modules.
** info: there are 2469 stdCell insts.

*** Memory Usage v#1 (Current mem = 1042.492M, initial mem = 495.066M) ***
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'mips32.sdc' ...
Current (total cpu=0:00:13.6, real=0:00:14.0, peak res=1181.7M, current mem=1181.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File mips32.sdc, Line 8).

INFO (CTE): Reading of timing constraints file mips32.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.7M, current mem=1201.7M)
Current (total cpu=0:00:13.6, real=0:00:14.0, peak res=1201.7M, current mem=1201.7M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151           19  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-78             1  Innovus only takes the MANUFACTURINGGRID...
ERROR     IMPLF-223           27  The LEF via '%s' definition already exis...
WARNING   IMPLF-119           22  LAYER '%s' has been found in the databas...
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 63 warning(s), 27 error(s)

##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Adjusting core size togrid(PlacementGrid): width :149.91 height : 149.94
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 25.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 25.060000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 25.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 25.060000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
#% Begin save design ... (date=08/01 06:51:54, mem=1232.1M)
% Begin Save ccopt configuration ... (date=08/01 06:51:54, mem=1232.1M)
% End Save ccopt configuration ... (date=08/01 06:51:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1233.9M, current mem=1233.9M)
% Begin Save netlist data ... (date=08/01 06:51:54, mem=1233.9M)
Writing Binary DB to floor.enc.dat.tmp/mips32.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/01 06:51:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.4M, current mem=1234.1M)
Saving symbol-table file ...
Saving congestion map file floor.enc.dat.tmp/mips32.route.congmap.gz ...
% Begin Save AAE data ... (date=08/01 06:52:05, mem=1234.6M)
Saving AAE Data ...
% End Save AAE data ... (date=08/01 06:52:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.6M, current mem=1234.6M)
Saving preference file floor.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/01 06:52:11, mem=1240.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/01 06:52:16, total cpu=0:00:00.0, real=0:00:05.0, peak res=1240.1M, current mem=1240.1M)
Saving PG file floor.enc.dat.tmp/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Aug  1 06:52:16 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:06.0 mem=1356.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/01 06:52:22, mem=1240.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/01 06:52:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
% Begin Save routing data ... (date=08/01 06:52:22, mem=1241.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:05.0 mem=1357.8M) ***
% End Save routing data ... (date=08/01 06:52:27, total cpu=0:00:00.0, real=0:00:05.0, peak res=1241.5M, current mem=1241.5M)
Saving property file floor.enc.dat.tmp/mips32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1360.8M) ***
% Begin Save power constraints data ... (date=08/01 06:52:27, mem=1242.9M)
% End Save power constraints data ... (date=08/01 06:52:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1242.9M, current mem=1242.9M)
Generated self-contained design floor.enc.dat.tmp
#% End save design ... (date=08/01 06:52:27, total cpu=0:00:00.3, real=0:00:33.0, peak res=1270.8M, current mem=1244.6M)
*** Message Summary: 0 warning(s), 0 error(s)

#% Begin addRing (date=08/01 06:52:27, mem=1244.6M)


viaInitial starts at Thu Aug  1 06:52:27 2024
viaInitial ends at Thu Aug  1 06:52:27 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1385.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addRing (date=08/01 06:52:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1247.7M, current mem=1247.7M)
#% Begin addStripe (date=08/01 06:52:27, mem=1247.7M)

Initialize fgc environment(mem: 1385.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1385.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1385.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1385.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1385.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 20 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal8 |       10       |       NA       |
|  via8  |       20       |        0       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/01 06:52:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.8M, current mem=1248.8M)
#% Begin sroute (date=08/01 06:52:27, mem=1248.8M)
*** Begin SPECIAL ROUTE on Thu Aug  1 06:52:27 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi0217/files_14
SPECIAL ROUTE ran on machine: katsuo (Linux 5.4.0-176-generic Xeon 4.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2587.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 22 used
Read in 22 components
  22 core components: 22 unplaced, 0 placed, 0 fixed
Read in 100 logical pins
Read in 100 nets
Read in 2 special nets, 2 routed
Read in 44 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 216
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 108
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2596.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 324 wires.
ViaGen created 5724 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       324      |       NA       |
|  via1  |       756      |        0       |
|  via2  |       756      |        0       |
|  via3  |       756      |        0       |
|  via4  |       756      |        0       |
|  via5  |       756      |        0       |
|  via6  |       756      |        0       |
|  via7  |       756      |        0       |
|  via8  |       216      |        0       |
|  via9  |       216      |        0       |
+--------+----------------+----------------+
innovus 1> #% End sroute (date=08/01 06:52:28, total cpu=0:00:00.2, real=0:00:01.0, peak res=1271.8M, current mem=1264.0M)
#% Begin save design ... (date=08/01 06:52:28, mem=1264.0M)
% Begin Save ccopt configuration ... (date=08/01 06:52:28, mem=1264.0M)
% End Save ccopt configuration ... (date=08/01 06:52:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.0M, current mem=1264.0M)
% Begin Save netlist data ... (date=08/01 06:52:28, mem=1264.0M)
Writing Binary DB to power.enc.dat.tmp/mips32.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/01 06:52:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.3M, current mem=1264.3M)
Saving symbol-table file ...
Saving congestion map file power.enc.dat.tmp/mips32.route.congmap.gz ...
% Begin Save AAE data ... (date=08/01 06:52:39, mem=1264.3M)
Saving AAE Data ...
% End Save AAE data ... (date=08/01 06:52:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.3M, current mem=1264.3M)
Saving preference file power.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/01 06:52:44, mem=1267.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/01 06:52:50, total cpu=0:00:00.0, real=0:00:06.0, peak res=1267.8M, current mem=1267.8M)
Saving PG file power.enc.dat.tmp/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Aug  1 06:52:50 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:05.0 mem=1393.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/01 06:52:55, mem=1267.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/01 06:52:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.9M, current mem=1267.9M)
% Begin Save routing data ... (date=08/01 06:52:55, mem=1267.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:06.0 mem=1393.9M) ***
% End Save routing data ... (date=08/01 06:53:01, total cpu=0:00:00.0, real=0:00:06.0, peak res=1267.9M, current mem=1267.9M)
Saving property file power.enc.dat.tmp/mips32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1396.9M) ***
% Begin Save power constraints data ... (date=08/01 06:53:01, mem=1267.9M)
% End Save power constraints data ... (date=08/01 06:53:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1267.9M, current mem=1267.9M)
Generated self-contained design power.enc.dat.tmp
#% End save design ... (date=08/01 06:53:01, total cpu=0:00:00.3, real=0:00:33.0, peak res=1298.3M, current mem=1267.2M)
*** Message Summary: 0 warning(s), 0 error(s)

*** placeDesign #1 [begin] : totSession cpu/real = 0:00:14.7/0:01:20.4 (0.2), mem = 1395.9M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 280 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3861857 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1508.38 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1511.38)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 2707
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1659.99 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1659.99 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1642.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=1650.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1650.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 1598 (69.9%) nets
3		: 189 (8.3%) nets
4     -	14	: 449 (19.6%) nets
15    -	39	: 39 (1.7%) nets
40    -	79	: 10 (0.4%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=2189 (0 fixed + 2189 movable) #buf cell=0 #inv cell=169 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2286 #term=8174 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=100
stdCell: 2189 single + 0 double + 0 multi
Total standard cell length = 2.8494 (mm), area = 0.0040 (mm^2)
Average module density = 0.178.
Density for the design = 0.178.
       = stdcell_area 14997 sites (3989 um^2) / alloc_area 84423 sites (22457 um^2).
Pin Density = 0.09682.
            = total # of pins 8174 / total area 84423.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.393e-10 (1.63e-10 6.76e-10)
              Est.  stn bbox = 8.809e-10 (1.70e-10 7.11e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1800.1M
Iteration  2: Total net bbox = 8.393e-10 (1.63e-10 6.76e-10)
              Est.  stn bbox = 8.809e-10 (1.70e-10 7.11e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1800.1M
Iteration  3: Total net bbox = 3.911e+01 (2.07e+01 1.84e+01)
              Est.  stn bbox = 5.284e+01 (2.80e+01 2.48e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1820.7M
Active setup views:
    default
Iteration  4: Total net bbox = 9.403e+03 (5.47e+01 9.35e+03)
              Est.  stn bbox = 1.330e+04 (7.00e+01 1.32e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1820.7M
Iteration  5: Total net bbox = 1.339e+04 (5.48e+03 7.90e+03)
              Est.  stn bbox = 2.066e+04 (9.07e+03 1.16e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1820.7M
Iteration  6: Total net bbox = 1.546e+04 (8.00e+03 7.46e+03)
              Est.  stn bbox = 2.392e+04 (1.27e+04 1.12e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1839.9M

Iteration  7: Total net bbox = 2.275e+04 (1.29e+04 9.87e+03)
              Est.  stn bbox = 3.138e+04 (1.77e+04 1.37e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1839.9M
Iteration  8: Total net bbox = 2.275e+04 (1.29e+04 9.87e+03)
              Est.  stn bbox = 3.138e+04 (1.77e+04 1.37e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1839.9M
Iteration  9: Total net bbox = 2.418e+04 (1.36e+04 1.05e+04)
              Est.  stn bbox = 3.303e+04 (1.86e+04 1.45e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1839.9M
Iteration 10: Total net bbox = 2.418e+04 (1.36e+04 1.05e+04)
              Est.  stn bbox = 3.303e+04 (1.86e+04 1.45e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1839.9M
Iteration 11: Total net bbox = 2.672e+04 (1.44e+04 1.23e+04)
              Est.  stn bbox = 3.541e+04 (1.92e+04 1.62e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1840.9M
Iteration 12: Total net bbox = 2.672e+04 (1.44e+04 1.23e+04)
              Est.  stn bbox = 3.541e+04 (1.92e+04 1.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1840.9M
*** cost = 2.672e+04 (1.44e+04 1.23e+04) (cpu for global=0:00:05.7) real=0:00:07.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:03.9 real: 0:00:03.8
Core Placement runtime cpu: 0:00:04.1 real: 0:00:05.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:22.3 mem=1840.9M) ***
Total net bbox length = 2.674e+04 (1.453e+04 1.220e+04) (ext = 5.740e+03)
Move report: Detail placement moves 2189 insts, mean move: 0.26 um, max move: 6.88 um 
	Max move on inst (dp/rf/U306): (68.91, 109.28) --> (64.60, 111.86)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1812.0MB
Summary Report:
Instances move: 2189 (out of 2189 movable)
Instances flipped: 0
Mean displacement: 0.26 um
Max displacement: 6.88 um (Instance: dp/rf/U306) (68.9055, 109.285) -> (64.6, 111.86)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 2.599e+04 (1.383e+04 1.216e+04) (ext = 5.746e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1812.0MB
*** Finished refinePlace (0:00:22.5 mem=1812.0M) ***
*** End of Placement (cpu=0:00:06.4, real=0:00:08.0, mem=1807.0M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
Density distribution unevenness ratio = 46.063%
*** Free Virtual Timing Model ...(mem=1823.0M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3861857 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1813.45)
Total number of fetched objects 2707
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1872.66 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1872.66 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2286 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 2286 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.376100e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1871.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8074 
[NR-eGR]  metal2   (2V)          9517  10425 
[NR-eGR]  metal3   (3H)         17687   3504 
[NR-eGR]  metal4   (4V)          6035    265 
[NR-eGR]  metal5   (5H)          1055    235 
[NR-eGR]  metal6   (6V)          1285      5 
[NR-eGR]  metal7   (7H)             1      2 
[NR-eGR]  metal8   (8V)             3      2 
[NR-eGR]  metal9   (9H)            39      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        35623  22512 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25968um
[NR-eGR] Total length: 35623um, number of vias: 22512
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1509um, number of vias: 1354
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1887.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:8
***** Total real time  0:0:9
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 1832.1M **
Tdgp not successfully inited but do clear! skip clearing
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:08.5/0:00:09.4 (0.9), totSession cpu/real = 0:00:23.2/0:01:29.8 (0.3), mem = 1832.1M
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setPlaceMode -place_global_place_io_pins  true
setAnalysisMode -analysisType             single
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -virtualIPO               false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:23.2/0:01:29.8 (0.3), mem = 1832.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:23.3/0:01:29.8 (0.3), mem = 1832.1M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:23.3/0:01:29.8 (0.3), mem = 1832.1M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1419.4M, totSessionCpu=0:00:23 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:23.3/0:01:29.8 (0.3), mem = 1832.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1809.54 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1422.9M, totSessionCpu=0:00:24 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1809.54 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2286 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 2286 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.461220e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8074 
[NR-eGR]  metal2   (2V)         10185  10475 
[NR-eGR]  metal3   (3H)         18070   3432 
[NR-eGR]  metal4   (4V)          5822    261 
[NR-eGR]  metal5   (5H)          1095    234 
[NR-eGR]  metal6   (6V)          1307     10 
[NR-eGR]  metal7   (7H)             4      5 
[NR-eGR]  metal8   (8V)             8      2 
[NR-eGR]  metal9   (9H)            39      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        36530  22493 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25968um
[NR-eGR] Total length: 36530um, number of vias: 22493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1641um, number of vias: 1362
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1809.54 MB )
Extraction called for design 'mips32' of instances=2189 and nets=2404 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1809.539M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1811.55)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 2707
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1887.91 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1887.91 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:24.5 mem=1879.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.040  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   518   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     47 (47)      |   -0.137   |     47 (47)      |
|   max_tran     |    80 (1871)     |   -1.285   |    80 (1883)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.764%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1457.4M, totSessionCpu=0:00:25 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:24.6/0:01:31.2 (0.3), mem = 1850.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1850.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1850.9M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.6/0:01:31.2 (0.3), mem = 1850.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:24.7/0:01:31.3 (0.3), mem = 2030.6M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:24.8/0:01:31.4 (0.3), mem = 2030.6M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 30 instances

=======================================================================
                Simplify Netlist Deleted Flops Summary
=======================================================================
*summary: 4 instances (flops) removed.

*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:25.3/0:01:31.9 (0.3), mem = 1966.7M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.3/0:01:31.9 (0.3), mem = 1966.7M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:25.6/0:01:32.2 (0.3), mem = 1966.8M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:25.6/0:01:32.2 (0.3), mem = 1966.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    76|  1867|    -1.18|    59|    59|    -0.13|     0|     0|     0|     0|     4.18|     0.00|       0|       0|       0| 17.54%|          |         |
Dumping Information for Job 0 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.00|     0.00|      36|      16|      24| 17.79%| 0:00:01.0|  2061.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.00|     0.00|       0|       0|       0| 17.79%| 0:00:00.0|  2061.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2061.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:26.6/0:01:33.3 (0.3), mem = 1981.6M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1563.5M, totSessionCpu=0:00:27 **

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.7/0:01:33.3 (0.3), mem = 2019.7M
*info: 1 clock net excluded
*info: 63 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|   0.000|   0.000|   17.79%|   0:00:00.0| 2057.9M|   default|       NA| NA                     |
+--------+--------+---------+------------+--------+----------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2057.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2057.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:27.0/0:01:33.6 (0.3), mem = 1983.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:27.0/0:01:33.6 (0.3), mem = 2041.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 17.79
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   17.79%|        -|   0.000|   0.000|   0:00:00.0| 2043.1M|
|   17.76%|       21|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.75%|        2|   0.000|   0.000|   0:00:01.0| 2072.2M|
|   17.75%|        1|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.75%|        1|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.75%|        1|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.75%|        4|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.73%|        3|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.73%|        0|   0.000|   0.000|   0:00:00.0| 2072.2M|
|   17.73%|        0|   0.000|   0.000|   0:00:00.0| 2072.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 17.73
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:28.8/0:01:35.4 (0.3), mem = 2072.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1991.09M, totSessionCpu=0:00:29).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:28.8/0:01:35.4 (0.3), mem = 1991.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2305 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 2305 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.368260e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1994.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  6: Total net bbox = 2.160e+04 (1.23e+04 9.28e+03)
              Est.  stn bbox = 2.929e+04 (1.68e+04 1.25e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2024.5M
Iteration  7: Total net bbox = 2.188e+04 (1.25e+04 9.40e+03)
              Est.  stn bbox = 2.894e+04 (1.66e+04 1.24e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2006.5M
Iteration  8: Total net bbox = 2.241e+04 (1.27e+04 9.74e+03)
              Est.  stn bbox = 2.950e+04 (1.68e+04 1.27e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2006.5M
Iteration  9: Total net bbox = 2.457e+04 (1.36e+04 1.09e+04)
              Est.  stn bbox = 3.172e+04 (1.77e+04 1.40e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2006.5M
Iteration 10: Total net bbox = 2.411e+04 (1.33e+04 1.08e+04)
              Est.  stn bbox = 3.110e+04 (1.72e+04 1.39e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2022.5M
Move report: Timing Driven Placement moves 2208 insts, mean move: 9.23 um, max move: 30.99 um 
	Max move on inst (dp/rf/FE_OFC34_n832): (92.72, 57.26) --> (88.33, 83.86)

Finished Incremental Placement (cpu=0:00:03.3, real=0:00:03.0, mem=2006.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:32.3 mem=2006.5M) ***
Total net bbox length = 2.463e+04 (1.367e+04 1.095e+04) (ext = 6.092e+03)
Move report: Detail placement moves 2208 insts, mean move: 0.25 um, max move: 12.44 um 
	Max move on inst (dp/adrmux/U24): (116.37, 95.06) --> (103.93, 95.06)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1974.5MB
Summary Report:
Instances move: 2208 (out of 2208 movable)
Instances flipped: 0
Mean displacement: 0.25 um
Max displacement: 12.44 um (Instance: dp/adrmux/U24) (116.37, 95.061) -> (103.93, 95.06)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 2.403e+04 (1.301e+04 1.102e+04) (ext = 6.102e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1974.5MB
*** Finished refinePlace (0:00:32.4 mem=1974.5M) ***
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2305 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 2305 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.989000e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1982.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8052 
[NR-eGR]  metal2   (2V)          8098  10127 
[NR-eGR]  metal3   (3H)         14617   3285 
[NR-eGR]  metal4   (4V)          5793    378 
[NR-eGR]  metal5   (5H)          1943    280 
[NR-eGR]  metal6   (6V)          1376     11 
[NR-eGR]  metal7   (7H)             6      5 
[NR-eGR]  metal8   (8V)            11      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31871  22139 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24027um
[NR-eGR] Total length: 31871um, number of vias: 22139
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1422um, number of vias: 1308
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1998.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.7, real=0:00:04.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1998.5M)
Extraction called for design 'mips32' of instances=2208 and nets=2454 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1998.469M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1557.1M, totSessionCpu=0:00:33 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1992.56)
Total number of fetched objects 2722
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2019.77 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2019.77 CPU=0:00:00.4 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.4/0:00:04.3 (1.0), totSession cpu/real = 0:00:33.2/0:01:39.7 (0.3), mem = 2019.8M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.3/0:01:39.8 (0.3), mem = 2070.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 17.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   17.73%|        -|   0.000|   0.000|   0:00:00.0| 2070.9M|
|   17.73%|        0|   0.000|   0.000|   0:00:00.0| 2070.9M|
|   17.71%|        6|   0.000|   0.000|   0:00:00.0| 2089.9M|
|   17.71%|        2|   0.000|   0.000|   0:00:00.0| 2097.9M|
|   17.71%|        0|   0.000|   0.000|   0:00:00.0| 2097.9M|
|   17.71%|        0|   0.000|   0.000|   0:00:00.0| 2097.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 17.71
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 3 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:33.5 mem=2094.9M) ***
Total net bbox length = 2.403e+04 (1.301e+04 1.102e+04) (ext = 6.102e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2078.9MB
Summary Report:
Instances move: 0 (out of 2202 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.403e+04 (1.301e+04 1.102e+04) (ext = 6.102e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2078.9MB
*** Finished refinePlace (0:00:33.6 mem=2078.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2078.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2094.9M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.0), totSession cpu/real = 0:00:33.6/0:01:40.2 (0.3), mem = 2094.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2014.85M, totSessionCpu=0:00:34).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.7/0:01:40.2 (0.3), mem = 2014.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    44|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.71%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       2|       0|       1| 17.72%| 0:00:00.0|  2097.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.72%| 0:00:00.0|  2097.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2097.2M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:33.9/0:01:40.4 (0.3), mem = 2015.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:33.9 mem=2015.1M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2015.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 0.29 um, max move: 0.38 um 
	Max move on inst (dp/rf/U561): (79.04, 107.66) --> (79.42, 107.66)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1983.1MB
Summary Report:
Instances move: 2 (out of 2204 movable)
Instances flipped: 0
Mean displacement: 0.29 um
Max displacement: 0.38 um (Instance: dp/rf/U561) (79.04, 107.66) -> (79.42, 107.66)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1983.1MB
*** Finished refinePlace (0:00:34.0 mem=1983.1M) ***
Register exp ratio and priority group on 0 nets on 2301 nets : 

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mips32' of instances=2204 and nets=2450 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2043.750M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2033.75)
Total number of fetched objects 2718
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2032.34 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2032.34 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:34.7 mem=2032.3M)
OPTC: user 20.0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2301 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 2301 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.988580e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2040.34 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1591.5M, totSessionCpu=0:00:35 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.066  |  6.066  |  9.275  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.717%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:55, mem = 1594.9M, totSessionCpu=0:00:35 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:12, real = 0:00:56, mem = 1912.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 15 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:11.8/0:00:55.7 (0.2), totSession cpu/real = 0:00:35.0/0:02:25.5 (0.2), mem = 1912.5M
#% Begin ccopt_design (date=08/01 06:54:06, mem=1495.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:35.1/0:02:25.6 (0.2), mem = 1903.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          10.2
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { default }
setOptMode -activeSetupViews                   { default }
setOptMode -autoSetupViews                     { default}
setOptMode -autoTDGRSetupViews                 { default}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_global_place_io_pins       true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 448 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default was created. It contains 448 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1903.0M, init mem=1903.0M)
*info: Placed = 2204          
*info: Unplaced = 0           
Placement Density:17.72%(3979/22457)
Placement Density (including fixed std cells):17.72%(3979/22457)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1903.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:35.3/0:02:25.8 (0.2), mem = 1903.0M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 448 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 448 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1896.99 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2301 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 2301 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.988580e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8044 
[NR-eGR]  metal2   (2V)          8105  10111 
[NR-eGR]  metal3   (3H)         14545   3282 
[NR-eGR]  metal4   (4V)          5826    381 
[NR-eGR]  metal5   (5H)          2009    272 
[NR-eGR]  metal6   (6V)          1326     11 
[NR-eGR]  metal7   (7H)             6      5 
[NR-eGR]  metal8   (8V)            11      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31854  22107 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24119um
[NR-eGR] Total length: 31854um, number of vias: 22107
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1421um, number of vias: 1310
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1896.99 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 22456.518um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default:both, late and power domain auto-default:
  Slew time target (leaf):    0.043ns
  Slew time target (trunk):   0.043ns
  Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.041ns
  Buffer max distance: 272.787um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=272.787um, saturatedSlew=0.036ns, speed=3282.635um per ns, cellArea=4.876um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=407.273um, saturatedSlew=0.037ns, speed=4978.887um per ns, cellArea=18.941um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=411.636um, saturatedSlew=0.037ns, speed=5158.346um per ns, cellArea=16.801um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default:
  Sources:                     pin clk
  Total number of sinks:       448
  Delay constrained sinks:     448
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:both.late:
  Skew target:                 0.041ns
Primary reporting skew groups are:
skew_group clk/default with 448 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=671.720um, total=671.720um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 14 
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:36.1 mem=1899.7M) ***
Total net bbox length = 2.475e+04 (1.337e+04 1.138e+04) (ext = 6.102e+03)
Move report: Detail placement moves 32 insts, mean move: 1.23 um, max move: 2.80 um 
	Max move on inst (dp/rf/RAM_reg[4][13]): (117.99, 43.26) --> (117.99, 40.46)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1878.8MB
Summary Report:
Instances move: 32 (out of 2218 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 2.80 um (Instance: dp/rf/RAM_reg[4][13]) (117.99, 43.26) -> (117.99, 40.46)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 2.479e+04 (1.338e+04 1.141e+04) (ext = 6.103e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1878.8MB
*** Finished refinePlace (0:00:36.1 mem=1878.8M) ***
    ClockRefiner summary
    All clock instances: Moved 12, flipped 8 and cell swapped 0 (out of a total of 462).
    The largest move was 2.8 um for dp/rf/RAM_reg[4][13].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for default:both.late...
    Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.294fF, leaf=154.085fF, total=187.379fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Skew group summary after 'Clustering':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        15 (unrouted=15, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 15 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
(ccopt eGR): Start to route 15 all nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2315 nets ( ignored 2300 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 15 clock nets ( 15 with NDR ).
[NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.712200e+03um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.549400e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.348800e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.135600e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.755400e+03um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8072 
[NR-eGR]  metal2   (2V)          7768   9923 
[NR-eGR]  metal3   (3H)         14715   3447 
[NR-eGR]  metal4   (4V)          6330    391 
[NR-eGR]  metal5   (5H)          2028    272 
[NR-eGR]  metal6   (6V)          1326     11 
[NR-eGR]  metal7   (7H)             6      5 
[NR-eGR]  metal8   (8V)            11      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        32211  22122 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24786um
[NR-eGR] Total length: 32211um, number of vias: 22122
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1778um, number of vias: 1325
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   476 
[NR-eGR]  metal2   (2V)           309   530 
[NR-eGR]  metal3   (3H)           836   309 
[NR-eGR]  metal4   (4V)           613    10 
[NR-eGR]  metal5   (5H)            19     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1778  1325 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 857um
[NR-eGR] Total length: 1778um, number of vias: 1325
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1778um, number of vias: 1325
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1891.92 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:36.3/0:02:26.8 (0.2), mem = 1891.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1752
[NR-eGR] Read 2315 nets ( ignored 15 )
[NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.863280e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1891.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8072 
[NR-eGR]  metal2   (2V)          8010   9896 
[NR-eGR]  metal3   (3H)         14689   3491 
[NR-eGR]  metal4   (4V)          5612    588 
[NR-eGR]  metal5   (5H)          2075    442 
[NR-eGR]  metal6   (6V)          1856     13 
[NR-eGR]  metal7   (7H)             7      7 
[NR-eGR]  metal8   (8V)            33      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        32310  22510 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24786um
[NR-eGR] Total length: 32310um, number of vias: 22510
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1891.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:36.4/0:02:26.9 (0.2), mem = 1891.9M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips32' of instances=2218 and nets=4207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1891.922M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
    wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
  Skew group summary after clustering cong repair call:
    skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 16 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
          sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
          misc counts      : r=1, pp=0
          cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
          cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
          sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
          wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 14 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
          sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
          misc counts      : r=1, pp=0
          cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
          cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
          sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
          wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 14 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
          sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
          misc counts      : r=1, pp=0
          cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
          cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
          sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
          wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 14 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 14 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
    wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
          sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
          misc counts      : r=1, pp=0
          cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
          cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
          sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
          wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 14 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default: insertion delay [min=0.061, max=0.069], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default: insertion delay [min=0.061, max=0.069, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.061, 0.069} (wid=0.008 ws=0.005) (gid=0.062 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
    wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups before polishing:
    skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
  Skew group summary before polishing:
    skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
  Merging balancing drivers for power...
    Tried: 16 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default: insertion delay [min=0.060, max=0.068], skew [0.008 vs 0.041]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=33.230fF, leaf=154.043fF, total=187.273fF
      wire lengths     : top=0.000um, trunk=311.029um, leaf=1449.316um, total=1760.345um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=674.670um, total=674.670um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.038ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 10 <= 0.041ns, 3 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default: insertion delay [min=0.060, max=0.068, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.068} (wid=0.008 ws=0.005) (gid=0.061 gs=0.005)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default: insertion delay [min=0.060, max=0.068, avg=0.065, sd=0.002], skew [0.008 vs 0.041], 100% {0.060, 0.068} (wid=0.008 ws=0.005) (gid=0.061 gs=0.005)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 107 succeeded with high effort: 107 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 196 succeeded with high effort: 196 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 196 succeeded with high effort: 196 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=26.666fF, leaf=151.199fF, total=177.865fF
      wire lengths     : top=0.000um, trunk=251.891um, leaf=1426.963um, total=1678.853um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=688.650um, total=688.650um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 9 <= 0.041ns, 4 <= 0.043ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
    Legalizer API calls during this step: 575 succeeded with high effort: 575 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=445.341fF fall=401.168fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=26.666fF, leaf=151.199fF, total=177.865fF
      wire lengths     : top=0.000um, trunk=251.891um, leaf=1426.963um, total=1678.853um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=688.650um, total=688.650um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 9 <= 0.041ns, 4 <= 0.043ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=26.666fF, leaf=151.199fF, total=177.865fF
      wire lengths     : top=0.000um, trunk=251.891um, leaf=1426.963um, total=1678.853um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=688.650um, total=688.650um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 9 <= 0.041ns, 4 <= 0.043ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.007) (gid=0.061 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=0, computed=14, moveTooSmall=15, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=51, accepted=3
        Max accepted move=5.510um, total accepted move=12.490um, average move=4.163um
        Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=1, computed=13, moveTooSmall=20, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=55, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 117 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=14, computed=0, moveTooSmall=20, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=0, computed=14, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=1
        Max accepted move=0.190um, total accepted move=0.190um, average move=0.190um
        Move for wirelength. considered=15, filtered=15, permitted=14, cannotCompute=13, computed=1, moveTooSmall=0, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
        sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
        misc counts      : r=1, pp=0
        cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
        cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
        sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=26.093fF, leaf=151.540fF, total=177.633fF
        wire lengths     : top=0.000um, trunk=245.331um, leaf=1430.758um, total=1676.088um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 2 <= 0.039ns, 8 <= 0.041ns, 4 <= 0.043ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 14 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
      Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 16 , Succeeded = 1 , Constraints Broken = 13 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=26.093fF, leaf=151.532fF, total=177.625fF
      wire lengths     : top=0.000um, trunk=245.331um, leaf=1430.658um, total=1675.988um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.043ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 2 <= 0.039ns, 8 <= 0.041ns, 4 <= 0.043ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default: insertion delay [min=0.060, max=0.069, avg=0.065, sd=0.002], skew [0.009 vs 0.041], 100% {0.060, 0.069} (wid=0.009 ws=0.006) (gid=0.061 gs=0.004)
    Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=622.966fF fall=578.793fF), of which (rise=177.625fF fall=177.625fF) is wire, and (rise=445.341fF fall=401.168fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 14 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:37.7 mem=1890.1M) ***
Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1890.1MB
Summary Report:
Instances move: 0 (out of 2218 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1890.1MB
*** Finished refinePlace (0:00:37.7 mem=1890.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 462).
  Restoring pStatusCts on 14 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        15 (unrouted=15, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 15 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
(ccopt eGR): Start to route 15 all nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2315 nets ( ignored 2300 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 15 clock nets ( 15 with NDR ).
[NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678600e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.791600e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.612000e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.421200e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.092800e+03um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8072 
[NR-eGR]  metal2   (2V)          8022   9888 
[NR-eGR]  metal3   (3H)         14546   3492 
[NR-eGR]  metal4   (4V)          5601    603 
[NR-eGR]  metal5   (5H)          2180    442 
[NR-eGR]  metal6   (6V)          1856     13 
[NR-eGR]  metal7   (7H)             7      7 
[NR-eGR]  metal8   (8V)            33      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        32273  22518 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24790um
[NR-eGR] Total length: 32273um, number of vias: 22518
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1741um, number of vias: 1333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   476 
[NR-eGR]  metal2   (2V)           321   522 
[NR-eGR]  metal3   (3H)           694   310 
[NR-eGR]  metal4   (4V)           602    25 
[NR-eGR]  metal5   (5H)           124     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1741  1333 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 862um
[NR-eGR] Total length: 1741um, number of vias: 1333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1741um, number of vias: 1333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1890.13 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips32' of instances=2218 and nets=4207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1890.133M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default:both.late...
        Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
          sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
          misc counts      : r=1, pp=0
          cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
          cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
          sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
          wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 14 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
        Skew group summary eGRPC initial state:
          skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
            sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
            misc counts      : r=1, pp=0
            cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
            cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
            sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
            wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 14 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 14, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
            sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
            misc counts      : r=1, pp=0
            cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
            cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
            sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
            wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 14 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 15, tested: 15, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
            sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
            misc counts      : r=1, pp=0
            cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
            cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
            sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
            wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
            Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 14 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default: insertion delay [min=0.060, max=0.067], skew [0.007 vs 0.041]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
          sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
          misc counts      : r=1, pp=0
          cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
          cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
          sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=27.300fF, leaf=153.022fF, total=180.322fF
          wire lengths     : top=0.000um, trunk=251.135um, leaf=1489.710um, total=1740.845um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
          Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 4 <= 0.039ns, 5 <= 0.041ns, 5 <= 0.043ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 14 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
        Skew group summary before routing clock trees:
          skew_group clk/default: insertion delay [min=0.060, max=0.067, avg=0.064, sd=0.002], skew [0.007 vs 0.041], 100% {0.060, 0.067} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 14 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:37.9 mem=1890.3M) ***
Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
Move report: Detail placement moves 9 insts, mean move: 0.42 um, max move: 0.76 um 
	Max move on inst (dp/rf/FE_OFC20_n205): (78.47, 60.06) --> (79.23, 60.06)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1874.3MB
Summary Report:
Instances move: 9 (out of 2218 movable)
Instances flipped: 0
Mean displacement: 0.42 um
Max displacement: 0.76 um (Instance: dp/rf/FE_OFC20_n205) (78.47, 60.06) -> (79.23, 60.06)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X4
Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1874.3MB
*** Finished refinePlace (0:00:38.0 mem=1874.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 462).
  Restoring pStatusCts on 14 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 15 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 15 nets for routing of which 15 have one or more fixed wires.
(ccopt eGR): Start to route 15 all nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2315 nets ( ignored 2300 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 15 clock nets ( 15 with NDR ).
[NR-eGR] Layer group 1: route 15 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678600e+03um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.791600e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.612000e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.421200e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 6.092800e+03um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8072 
[NR-eGR]  metal2   (2V)          8022   9888 
[NR-eGR]  metal3   (3H)         14546   3492 
[NR-eGR]  metal4   (4V)          5601    603 
[NR-eGR]  metal5   (5H)          2180    442 
[NR-eGR]  metal6   (6V)          1856     13 
[NR-eGR]  metal7   (7H)             7      7 
[NR-eGR]  metal8   (8V)            33      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        32273  22518 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24792um
[NR-eGR] Total length: 32273um, number of vias: 22518
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1741um, number of vias: 1333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   476 
[NR-eGR]  metal2   (2V)           321   522 
[NR-eGR]  metal3   (3H)           694   310 
[NR-eGR]  metal4   (4V)           602    25 
[NR-eGR]  metal5   (5H)           124     0 
[NR-eGR]  metal6   (6V)             0     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         1741  1333 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 862um
[NR-eGR] Total length: 1741um, number of vias: 1333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1741um, number of vias: 1333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1882.29 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 15 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=08/01 06:54:09, mem=1496.3M)

globalDetailRoute

#Start globalDetailRoute on Thu Aug  1 06:54:09 2024
#
#num needed restored net=0
#need_extraction net=0 (total=4207)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1741 um.
#Total half perimeter of net bounding box = 867 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 321 um.
#Total wire length on LAYER metal3 = 694 um.
#Total wire length on LAYER metal4 = 602 um.
#Total wire length on LAYER metal5 = 124 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1333
#Up-Via Summary (total 1333):
#           
#-----------------------
# metal1            476
# metal2            522
# metal3            310
# metal4             25
#-----------------------
#                  1333 
#
#Start routing data preparation on Thu Aug  1 06:54:09 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 4121 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.04 (MB), peak = 1600.88 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1507.51 (MB), peak = 1600.88 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 4121 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Connectivity extraction summary:
#15 routed net(s) are imported.
#1890 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 1905.
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          1               1 (  0.0%)
#          2            1602 ( 38.1%)
#          3             186 (  4.4%)
#          4             372 (  8.8%)
#          5              21 (  0.5%)
#          6              14 (  0.3%)
#          7               8 (  0.2%)
#          8               1 (  0.0%)
#          9              33 (  0.8%)
#  10  -  19              29 (  0.7%)
#  20  -  29               1 (  0.0%)
#  30  -  39              39 (  0.9%)
#  50  -  59               3 (  0.1%)
#  60  -  69               7 (  0.2%)
#     >=2000               0 (  0.0%)
#
#Total: 4207 nets, 2317 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           15 ( 0.6%)
#  Clock                         15
#  Tie-net                        2
#  Extra space                   15
#  Prefer layer range          2317
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*       2302 ( 99.4%)
#             metal3           metal4          15 (  0.6%)
#
#15 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 1520.82 (MB)
#Peak memory = 1600.88 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1728 um.
#Total half perimeter of net bounding box = 867 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 316 um.
#Total wire length on LAYER metal3 = 700 um.
#Total wire length on LAYER metal4 = 596 um.
#Total wire length on LAYER metal5 = 117 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1318
#Up-Via Summary (total 1318):
#           
#-----------------------
# metal1            476
# metal2            584
# metal3            239
# metal4             19
#-----------------------
#                  1318 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 18.18 (MB)
#Total memory = 1515.39 (MB)
#Peak memory = 1600.88 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 4121 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 4121 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 4121 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 4121 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        3        2        5
#	Totals        3        2        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1517.06 (MB), peak = 1600.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.98 (MB), peak = 1600.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1774 um.
#Total half perimeter of net bounding box = 867 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 142 um.
#Total wire length on LAYER metal3 = 770 um.
#Total wire length on LAYER metal4 = 746 um.
#Total wire length on LAYER metal5 = 116 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1326
#Up-Via Summary (total 1326):
#           
#-----------------------
# metal1            476
# metal2            455
# metal3            376
# metal4             19
#-----------------------
#                  1326 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.59 (MB)
#Total memory = 1517.98 (MB)
#Peak memory = 1600.88 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.59 (MB)
#Total memory = 1517.98 (MB)
#Peak memory = 1600.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 29.27 (MB)
#Total memory = 1525.59 (MB)
#Peak memory = 1600.88 (MB)
#Number of warnings = 0
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Aug  1 06:54:11 2024
#
% End globalDetailRoute (date=08/01 06:54:11, total cpu=0:00:01.6, real=0:00:02.0, peak res=1542.9M, current mem=1525.2M)
        NanoRoute done. (took cpu=0:00:01.6 real=0:00:01.6)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 15 net(s)
Set FIXED placed status on 14 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1907.30 MB )
[NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[NR-eGR] Read 2315 nets ( ignored 15 )
[NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.863280e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8072 
[NR-eGR]  metal2   (2V)          7761   9832 
[NR-eGR]  metal3   (3H)         14196   3555 
[NR-eGR]  metal4   (4V)          5534    644 
[NR-eGR]  metal5   (5H)          2585    492 
[NR-eGR]  metal6   (6V)          2137     16 
[NR-eGR]  metal7   (7H)            24      7 
[NR-eGR]  metal8   (8V)            39      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        32303  22619 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24792um
[NR-eGR] Total length: 32303um, number of vias: 22619
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1907.30 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=15, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:01.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips32' of instances=2218 and nets=4207 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1907.297M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
    wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
  Skew group summary after routing clock trees:
    skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 15, tested: 15, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
        sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
        misc counts      : r=1, pp=0
        cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
        cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
        sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
        wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 14 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 15, tested: 15, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
        sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
        misc counts      : r=1, pp=0
        cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
        cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
        sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
        wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 14 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default: insertion delay [min=0.061, max=0.068], skew [0.007 vs 0.041]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 15, nets tested: 15, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
      wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
        sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
        misc counts      : r=1, pp=0
        cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
        cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
        sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
        wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
        Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 14 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=15, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4192 (unrouted=1892, trialRouted=2300, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1891, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
    wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
  Skew group summary after post-conditioning:
    skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    14      18.620      19.896
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        14      18.620      19.896
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              448
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                448
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      249.575
  Leaf      1524.890
  Total     1774.465
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        692.450
  Total       692.450
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------------
  Type     Gate       Wire       Total
  --------------------------------------
  Top        0.000      0.000      0.000
  Trunk     19.896     27.151     47.047
  Leaf     425.445    160.101    585.546
  Total    445.341    187.252    632.593
  --------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -------------------------------------------------
  Total      Average    Std. Dev.    Min      Max
  -------------------------------------------------
  425.445     0.950       0.000      0.950    0.950
  -------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.043       1       0.004       0.000      0.004    0.004    {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}         -
  Leaf        0.043      14       0.040       0.001      0.037    0.042    {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer     14        18.620
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clk/default    0.061     0.068     0.007       0.041         0.005           0.003           0.065        0.002     100% {0.061, 0.068}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:both.late    clk/default    0.061     0.068     0.007       0.041         0.005           0.003           0.065        0.002     100% {0.061, 0.068}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1961.03)
Total number of fetched objects 2732
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1996.24 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1996.24 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.0646969
	 Executing: set_clock_latency -source -early -max -rise -0.0646969 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.0646969
	 Executing: set_clock_latency -source -late -max -rise -0.0646969 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.0657319
	 Executing: set_clock_latency -source -early -max -fall -0.0657319 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.0657319
	 Executing: set_clock_latency -source -late -max -fall -0.0657319 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
  sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
  misc counts      : r=1, pp=0
  cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
  cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
  sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
  wire capacitance : top=0.000fF, trunk=27.151fF, leaf=160.101fF, total=187.252fF
  wire lengths     : top=0.000um, trunk=249.575um, leaf=1524.890um, total=1774.465um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
  Leaf  : target=0.043ns count=14 avg=0.040ns sd=0.001ns min=0.037ns max=0.042ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 8 <= 0.041ns, 5 <= 0.043ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 14 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
Skew group summary after update timingGraph:
  skew_group clk/default: insertion delay [min=0.061, max=0.068, avg=0.065, sd=0.002], skew [0.007 vs 0.041], 100% {0.061, 0.068} (wid=0.007 ws=0.005) (gid=0.061 gs=0.004)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Runtime done. (took cpu=0:00:05.3 real=0:00:05.3)
Runtime Summary
===============
Clock Runtime:  (45%) Core CTS           2.34 (Init 0.40, Construction 0.50, Implementation 1.04, eGRPC 0.08, PostConditioning 0.08, Other 0.23)
Clock Runtime:  (41%) CTS services       2.10 (RefinePlace 0.17, EarlyGlobalClock 0.29, NanoRoute 1.56, ExtractRC 0.08, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          0.67 (Init 0.12, CongRepair/EGR-DP 0.19, TimingUpdate 0.36, Other 0.00)
Clock Runtime: (100%) Total              5.11

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:00:40.4/0:02:30.9 (0.3), mem = 1894.2M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1536.9M, totSessionCpu=0:00:40 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:40.4/0:02:30.9 (0.3), mem = 1894.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1541.6M, totSessionCpu=0:00:41 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1912.2M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2114.98)
Total number of fetched objects 2732
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2110.5 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2110.5 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:41.6 mem=2110.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.053  |  6.053  |  9.259  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.800%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1651.5M, totSessionCpu=0:00:42 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:00:41.6/0:02:32.1 (0.3), mem = 2024.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:41.7/0:02:32.2 (0.3), mem = 2024.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:41.7/0:02:32.2 (0.3), mem = 2024.5M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:41.7/0:02:32.2 (0.3), mem = 2024.5M
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:42.0/0:02:32.4 (0.3), mem = 2040.7M
*** Starting optimizing excluded clock nets MEM= 2040.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2040.7M) ***
*** Starting optimizing excluded clock nets MEM= 2040.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2040.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:42.0/0:02:32.4 (0.3), mem = 2040.7M
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:42.1/0:02:32.5 (0.3), mem = 2040.9M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:42.1/0:02:32.6 (0.3), mem = 2040.9M
*info: 15 clock nets excluded
*info: 63 no-driver nets excluded.
*info: 15 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|   0.000|   0.000|   17.80%|   0:00:00.0| 2098.1M|   default|       NA| NA                     |
+--------+--------+---------+------------+--------+----------+---------+------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2098.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2098.1M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.5/0:02:32.9 (0.3), mem = 2039.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:42.5/0:02:33.0 (0.3), mem = 2094.3M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 17.80
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   17.80%|        -|   0.020|   0.000|   0:00:00.0| 2098.3M|
|   17.79%|        2|   0.020|   0.000|   0:00:01.0| 2123.9M|
|   17.79%|        2|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.79%|        1|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.79%|        1|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2123.9M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2123.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 17.78
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:44.1 mem=2123.9M) ***
Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2107.9MB
Summary Report:
Instances move: 0 (out of 2204 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.479e+04 (1.339e+04 1.140e+04) (ext = 6.103e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2107.9MB
*** Finished refinePlace (0:00:44.2 mem=2107.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2107.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2123.9M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:44.2/0:02:34.7 (0.3), mem = 2123.9M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2043.82M, totSessionCpu=0:00:44).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:00:44.2 mem=2043.8M) ***
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 97.0559340829568100
Move report: Detail placement moves 593 insts, mean move: 1.43 um, max move: 8.33 um 
	Max move on inst (dp/src1mux/U69): (73.15, 83.86) --> (74.48, 90.86)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2011.8MB
Summary Report:
Instances move: 593 (out of 2204 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 8.33 um (Instance: dp/src1mux/U69) (73.15, 83.86) -> (74.48, 90.86)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2011.8MB
*** Finished refinePlace (0:00:45.8 mem=2011.8M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2000.3)
Total number of fetched objects 2732
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2059.52 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2059.52 CPU=0:00:00.4 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[NR-eGR] Read 2315 nets ( ignored 15 )
[NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.847460e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8065 
[NR-eGR]  metal2   (2V)          7906   9637 
[NR-eGR]  metal3   (3H)         14193   3472 
[NR-eGR]  metal4   (4V)          5454    575 
[NR-eGR]  metal5   (5H)          2430    429 
[NR-eGR]  metal6   (6V)          2067     18 
[NR-eGR]  metal7   (7H)             5      7 
[NR-eGR]  metal8   (8V)            18      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        32100  22204 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24634um
[NR-eGR] Total length: 32100um, number of vias: 22204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2012.00 MB )
Extraction called for design 'mips32' of instances=2218 and nets=2464 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2012.000M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:46.7/0:02:37.1 (0.3), mem = 2047.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:46.7/0:02:37.2 (0.3), mem = 2047.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2045.08)
Total number of fetched objects 2732
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2058.2 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2058.2 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:47.3/0:02:37.8 (0.3), mem = 2058.2M
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    23|    -0.00|     2|     2|    -0.00|     0|     0|     0|     0|     6.06|     0.00|       0|       0|       0| 17.78%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.06|     0.00|       1|       0|       2| 17.79%| 0:00:00.0|  2145.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.06|     0.00|       0|       0|       0| 17.79%| 0:00:00.0|  2145.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2145.4M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.0), totSession cpu/real = 0:00:47.6/0:02:38.0 (0.3), mem = 2061.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:47.6 mem=2061.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 62.987%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2061.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.57 um, max move: 0.57 um 
	Max move on inst (dp/rf/FE_OFC54_wd_1): (95.95, 93.66) --> (96.52, 93.66)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2029.3MB
Summary Report:
Instances move: 1 (out of 2205 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 0.57 um (Instance: dp/rf/FE_OFC54_wd_1) (95.95, 93.66) -> (96.52, 93.66)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2029.3MB
*** Finished refinePlace (0:00:47.6 mem=2029.3M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 2316 nets : 

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mips32' of instances=2219 and nets=2465 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2089.945M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2079.95)
Total number of fetched objects 2733
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2064.99 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2064.99 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:48.3 mem=2065.0M)
OPTC: user 20.0
[NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[NR-eGR] Read 2316 nets ( ignored 15 )
[NR-eGR] Layer group 1: route 2301 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.847460e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2072.99 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1658.9M, totSessionCpu=0:00:48 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.063  |  6.063  |  9.261  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:52, mem = 1659.6M, totSessionCpu=0:00:49 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 9 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:13.6/0:00:57.8 (0.2), totSession cpu/real = 0:00:48.7/0:03:23.4 (0.2), mem = 2044.2M
#% End ccopt_design (date=08/01 06:55:04, total cpu=0:00:13.7, real=0:00:58.0, peak res=1679.6M, current mem=1560.8M)
#% Begin save design ... (date=08/01 06:55:04, mem=1560.8M)
% Begin Save ccopt configuration ... (date=08/01 06:55:04, mem=1560.8M)
% End Save ccopt configuration ... (date=08/01 06:55:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.0M, current mem=1561.0M)
% Begin Save netlist data ... (date=08/01 06:55:04, mem=1561.0M)
Writing Binary DB to cts.enc.dat.tmp/mips32.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/01 06:55:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.1M, current mem=1561.1M)
Saving symbol-table file ...
Saving congestion map file cts.enc.dat.tmp/mips32.route.congmap.gz ...
% Begin Save AAE data ... (date=08/01 06:55:15, mem=1561.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/01 06:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.1M, current mem=1561.1M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/01 06:55:21, mem=1561.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/01 06:55:26, total cpu=0:00:00.0, real=0:00:05.0, peak res=1561.7M, current mem=1561.7M)
Saving PG file cts.enc.dat.tmp/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Aug  1 06:55:26 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:06.0 mem=1963.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/01 06:55:32, mem=1561.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/01 06:55:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.7M, current mem=1561.7M)
% Begin Save routing data ... (date=08/01 06:55:32, mem=1561.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:05.0 mem=1963.7M) ***
% End Save routing data ... (date=08/01 06:55:37, total cpu=0:00:00.0, real=0:00:05.0, peak res=1561.9M, current mem=1561.9M)
Saving property file cts.enc.dat.tmp/mips32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1966.7M) ***
#Saving pin access data to file cts.enc.dat.tmp/mips32.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/mips32.congmap.gz ...
% Begin Save power constraints data ... (date=08/01 06:55:48, mem=1562.0M)
% End Save power constraints data ... (date=08/01 06:55:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1562.0M, current mem=1562.0M)
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=08/01 06:55:49, total cpu=0:00:00.5, real=0:00:45.0, peak res=1562.3M, current mem=1562.3M)
*** Message Summary: 0 warning(s), 0 error(s)

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1562.3M, totSessionCpu=0:00:49 **
*** optDesign #1 [begin] : totSession cpu/real = 0:00:49.2/0:04:07.9 (0.2), mem = 1966.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.2/0:04:07.9 (0.2), mem = 1966.7M
**INFO: User settings:
setDesignMode -process                    45
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setUsefulSkewMode -ecoRoute               false
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setDelayCalMode -socv_accuracy_mode       low
setOptMode -activeSetupViews              { default }
setOptMode -autoSetupViews                { default}
setOptMode -autoTDGRSetupViews            { default}
setOptMode -drcMargin                     0
setOptMode -fixDrc                        true
setOptMode -optimizeFF                    true
setOptMode -preserveAllSequential         false
setOptMode -setupTargetSlack              0
setPlaceMode -place_global_place_io_pins  true
setAnalysisMode -analysisType             single
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -usefulSkew               true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1568.1M, totSessionCpu=0:00:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1968.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.063  |  6.063  |  9.261  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.790%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1564.1M, totSessionCpu=0:00:50 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:49.6/0:04:08.3 (0.2), mem = 1966.9M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:49.7/0:04:08.4 (0.2), mem = 1968.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:50.0/0:04:08.7 (0.2), mem = 2152.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.0/0:04:08.7 (0.2), mem = 2152.6M
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:50.3/0:04:09.0 (0.2), mem = 2075.6M
*** Starting optimizing excluded clock nets MEM= 2075.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2075.6M) ***
*** Starting optimizing excluded clock nets MEM= 2075.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2075.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.3/0:04:09.0 (0.2), mem = 2075.6M
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:50.4/0:04:09.1 (0.2), mem = 2075.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.4/0:04:09.1 (0.2), mem = 2075.7M
*info: 15 clock nets excluded
*info: 63 no-driver nets excluded.
*info: 15 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
+--------+--------+---------+------------+--------+----------+---------+------------------------+
|   0.000|   0.000|   17.79%|   0:00:00.0| 2133.0M|   default|       NA| NA                     |
+--------+--------+---------+------------+--------+----------+---------+------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2133.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2133.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:50.7/0:04:09.4 (0.2), mem = 2072.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:50.8/0:04:09.5 (0.2), mem = 2128.1M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 17.79
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   17.79%|        -|   0.020|   0.000|   0:00:00.0| 2132.1M|
|   17.79%|        2|   0.020|   0.000|   0:00:01.0| 2160.8M|
|   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2160.8M|
|   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2160.8M|
|   17.78%|        1|   0.020|   0.000|   0:00:00.0| 2160.8M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2160.8M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2160.8M|
|   17.78%|        0|   0.020|   0.000|   0:00:01.0| 2160.8M|
|   17.78%|        0|   0.020|   0.000|   0:00:00.0| 2160.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 17.78
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:00:52.2 mem=2160.8M) ***
Total net bbox length = 2.458e+04 (1.323e+04 1.135e+04) (ext = 6.105e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2144.8MB
Summary Report:
Instances move: 0 (out of 2205 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.458e+04 (1.323e+04 1.135e+04) (ext = 6.105e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2144.8MB
*** Finished refinePlace (0:00:52.2 mem=2144.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2144.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2160.8M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:00:52.3/0:04:11.0 (0.2), mem = 2160.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2077.67M, totSessionCpu=0:00:52).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:00:52.3 mem=2077.7M) ***
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 96.9488918674469460
Move report: Detail placement moves 269 insts, mean move: 1.69 um, max move: 7.38 um 
	Max move on inst (dp/src1mux/U69): (74.48, 90.86) --> (74.86, 83.86)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2047.7MB
Summary Report:
Instances move: 269 (out of 2205 movable)
Instances flipped: 0
Mean displacement: 1.69 um
Max displacement: 7.38 um (Instance: dp/src1mux/U69) (74.48, 90.86) -> (74.86, 83.86)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2047.7MB
*** Finished refinePlace (0:00:53.6 mem=2047.7M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2036.16)
Total number of fetched objects 2733
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2095.37 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2095.37 CPU=0:00:00.4 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[NR-eGR] Read 2315 nets ( ignored 15 )
[NR-eGR] Layer group 1: route 2300 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.830240e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8061 
[NR-eGR]  metal2   (2V)          7844   9644 
[NR-eGR]  metal3   (3H)         14238   3371 
[NR-eGR]  metal4   (4V)          5434    561 
[NR-eGR]  metal5   (5H)          2351    412 
[NR-eGR]  metal6   (6V)          1972     10 
[NR-eGR]  metal7   (7H)             2      7 
[NR-eGR]  metal8   (8V)            18      1 
[NR-eGR]  metal9   (9H)            27      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        31886  22067 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24474um
[NR-eGR] Total length: 31886um, number of vias: 22067
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2045.85 MB )
Extraction called for design 'mips32' of instances=2219 and nets=2465 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2045.852M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:54.5/0:04:13.2 (0.2), mem = 2080.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:54.5/0:04:13.2 (0.2), mem = 2080.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2078.93)
Total number of fetched objects 2733
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2104.6 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2104.6 CPU=0:00:00.4 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:55.1/0:04:13.8 (0.2), mem = 2104.6M
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.78%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       1|       0|       0| 17.78%| 0:00:00.0|  2174.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.07|     0.00|       0|       0|       0| 17.78%| 0:00:00.0|  2174.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2174.8M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:55.3/0:04:14.0 (0.2), mem = 2085.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:55.3 mem=2085.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 62.986%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2085.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 0.57 um, max move: 0.57 um 
	Max move on inst (dp/rf/FE_OFC55_wd_21): (119.89, 95.06) --> (120.46, 95.06)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2053.7MB
Summary Report:
Instances move: 1 (out of 2206 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 0.57 um (Instance: dp/rf/FE_OFC55_wd_21) (119.89, 95.06) -> (120.46, 95.06)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2053.7MB
*** Finished refinePlace (0:00:55.4 mem=2053.7M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 2317 nets : 

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mips32' of instances=2220 and nets=2466 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2114.320M)
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:55.6 mem=2114.3M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:55.6/0:04:14.3 (0.2), mem = 2114.3M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2112.32)
Total number of fetched objects 2734
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2096.36 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2096.36 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:56.2 mem=2096.4M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:56.3 mem=2128.4M ***
OPTC: user 20.0
Done building hold timer [194 node(s), 261 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:56.3 mem=2128.4M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2116.84)
Total number of fetched objects 2734
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2096.36 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2096.36 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:56.9 mem=2096.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:56.9 mem=2096.4M ***
OPTC: m1 20.0 20.0

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.2 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.020  |  0.061  | -0.020  |
|           TNS (ns):| -0.061  |  0.000  | -0.061  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.782%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1680.6M, totSessionCpu=0:00:57 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:57.2/0:04:15.9 (0.2), mem = 2074.4M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:57.2/0:04:15.9 (0.2), mem = 2074.4M
*info: Run optDesign holdfix with 1 thread.
Info: 15 nets with fixed/cover wires excluded.
Info: 15 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:57.2 mem=2147.6M density=17.782% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.021|    -0.06|       3|          0|       0(     0)|   17.78%|   0:00:00.0|  2157.6M|
|   1|  -0.021|    -0.06|       3|          0|       0(     0)|   17.78%|   0:00:00.0|  2157.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.021|    -0.06|       3|          0|       0(     0)|   17.78%|   0:00:00.0|  2157.6M|
|   1|   0.018|     0.00|       0|          1|       0(     0)|   17.79%|   0:00:00.0|  2178.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:00:57.3 mem=2188.7M density=17.785% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF_X1' used

*** Starting refinePlace (0:00:57.4 mem=2178.7M) ***
Total net bbox length = 2.450e+04 (1.321e+04 1.129e+04) (ext = 6.082e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2162.7MB
Summary Report:
Instances move: 0 (out of 2207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.450e+04 (1.321e+04 1.129e+04) (ext = 6.082e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2162.7MB
*** Finished refinePlace (0:00:57.4 mem=2162.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2162.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2178.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:57.5 mem=2188.7M density=17.785%) ***
**INFO: total 11 insts, 8 nets marked don't touch
**INFO: total 11 insts, 8 nets marked don't touch DB property
**INFO: total 11 insts, 8 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.0), totSession cpu/real = 0:00:57.5/0:04:16.1 (0.2), mem = 2098.6M
*** Steiner Routed Nets: 0.086%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0051
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 1820
[NR-eGR] Read 2317 nets ( ignored 15 )
[NR-eGR] Layer group 1: route 2302 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.832340e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2136.77 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1652.1M, totSessionCpu=0:00:58 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2077.27)
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2104.48 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2104.48 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:58.2 mem=2104.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2046.97)
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2106.18 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2106.18 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:58.9 mem=2106.2M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.069  |  6.069  |  9.260  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.061  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:53, mem = 1681.2M, totSessionCpu=0:00:59 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:10.0/0:00:53.9 (0.2), totSession cpu/real = 0:00:59.2/0:05:01.8 (0.2), mem = 2078.3M
#% Begin routeDesign (date=08/01 06:56:43, mem=1585.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.20 (MB), peak = 1688.29 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          10.2
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1991.3M, init mem=1991.3M)
*info: Placed = 2221           (Fixed = 14)
*info: Unplaced = 0           
Placement Density:17.79%(3994/22457)
Placement Density (including fixed std cells):17.79%(3994/22457)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1991.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (15) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1991.3M) ***
#Start route 15 clock and analog nets...
% Begin globalDetailRoute (date=08/01 06:56:43, mem=1585.4M)

globalDetailRoute

#Start globalDetailRoute on Thu Aug  1 06:56:43 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=2452
#need_extraction net=0 (total=2467)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of nets with skipped attribute = 2304 (skipped).
#Total number of routable nets = 15.
#Total number of nets in the design = 2467.
#15 routable nets have routed wires.
#2304 skipped nets have only detail routed wires.
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Aug  1 06:56:43 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1591.51 (MB), peak = 1688.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1595.63 (MB), peak = 1688.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Finished routing data preparation on Thu Aug  1 06:56:43 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.46 (MB)
#Total memory = 1595.63 (MB)
#Peak memory = 1688.29 (MB)
#
#
#Start global routing on Thu Aug  1 06:56:43 2024
#
#
#Start global routing initialization on Thu Aug  1 06:56:43 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.72 (MB)
#Total memory = 1595.63 (MB)
#Peak memory = 1688.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 24.61% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#694 out of 2221 instances (31.2%) need to be verified(marked ipoed), dirty area = 2.1%.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1597.04 (MB), peak = 1688.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 1774 um.
#Total half perimeter of net bounding box = 867 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 142 um.
#Total wire length on LAYER metal3 = 770 um.
#Total wire length on LAYER metal4 = 746 um.
#Total wire length on LAYER metal5 = 116 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1326
#Up-Via Summary (total 1326):
#           
#-----------------------
# metal1            476
# metal2            455
# metal3            376
# metal4             19
#-----------------------
#                  1326 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.41 (MB)
#Total memory = 1597.04 (MB)
#Peak memory = 1688.29 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.41 (MB)
#Total memory = 1597.04 (MB)
#Peak memory = 1688.29 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -19.04 (MB)
#Total memory = 1566.37 (MB)
#Peak memory = 1688.29 (MB)
#Number of warnings = 2
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Aug  1 06:56:44 2024
#
% End globalDetailRoute (date=08/01 06:56:44, total cpu=0:00:01.2, real=0:00:01.0, peak res=1585.4M, current mem=1566.0M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=08/01 06:56:44, mem=1566.0M)

globalDetailRoute

#Start globalDetailRoute on Thu Aug  1 06:56:44 2024
#
#Generating timing data, please wait...
#2318 total nets, 15 already routed, 15 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2038.35 CPU=0:00:00.3 REAL=0:00:00.0)

#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1565.72 (MB), peak = 1688.29 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=2467)
#Start reading timing information from file .timing_file_3861857.tif.gz ...
#Read in timing information for 100 ports, 2221 instances from timing file .timing_file_3861857.tif.gz.
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of routable nets = 2319.
#Total number of nets in the design = 2467.
#2304 routable nets do not have any wires.
#15 routable nets have routed wires.
#2304 nets will be global routed.
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Aug  1 06:56:45 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1569.99 (MB), peak = 1688.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.11 (MB), peak = 1688.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Connectivity extraction summary:
#15 routed net(s) are imported.
#2304 (93.39%) nets are without wires.
#148 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2467.
#
#
#Finished routing data preparation on Thu Aug  1 06:56:45 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.14 (MB)
#Total memory = 1574.11 (MB)
#Peak memory = 1688.29 (MB)
#
#
#Start global routing on Thu Aug  1 06:56:45 2024
#
#
#Start global routing initialization on Thu Aug  1 06:56:45 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Aug  1 06:56:45 2024
#
#Start routing resource analysis on Thu Aug  1 06:56:45 2024
#
#Routing resource analysis is done on Thu Aug  1 06:56:45 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1027         402        9025    14.66%
#  metal2         V         801         252        9025    16.16%
#  metal3         H        1363          66        9025     0.00%
#  metal4         V         534         180        9025    17.35%
#  metal5         H         655          59        9025     0.00%
#  metal6         V         481         233        9025    23.14%
#  metal7         H         183          55        9025     9.57%
#  metal8         V         122         116        9025    43.02%
#  metal9         H          55          41        9025    41.89%
#  metal10        V          72          24        9025    23.80%
#  --------------------------------------------------------------
#  Total                   5294      26.22%       90250    18.96%
#
#  15 nets (0.61%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Aug  1 06:56:45 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.20 (MB), peak = 1688.29 (MB)
#
#
#Global routing initialization is done on Thu Aug  1 06:56:45 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.20 (MB), peak = 1688.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1577.24 (MB), peak = 1688.29 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1579.15 (MB), peak = 1688.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of routable nets = 2319.
#Total number of nets in the design = 2467.
#
#2319 routable nets have routed wires.
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2304  
#-----------------------------
#        Total            2304  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 15            2304  
#------------------------------------------------
#        Total                 15            2304  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      170(1.88%)     43(0.48%)      8(0.09%)      2(0.02%)   (2.47%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    170(0.21%)     43(0.05%)      8(0.01%)      2(0.00%)   (0.28%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.00% H + 0.28% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              3.00 |             13.00 |   123.20    67.20   128.80    84.00 |
[hotspot] |   metal2(V)    |              6.00 |             48.00 |    39.20    61.59    50.40    89.59 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              1.00 |             18.00 |    16.80    28.00    22.39    33.59 |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |             26.00 |             78.00 |    16.80    28.00    22.39   173.59 |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |             26.00 |             78.00 |    16.80    28.00    22.39   173.59 |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal6)    26.00 | (metal6)    78.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              6.00 |             35.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 6.00/35.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    39.20    61.59    50.40    89.59 |        6.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   106.39    67.20   112.00    78.39 |        2.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   106.39   100.80   112.00   112.00 |        2.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    16.80    28.00    22.39    33.59 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   179.19    28.00   184.80    33.59 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 30617 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 19 um.
#Total wire length on LAYER metal2 = 7697 um.
#Total wire length on LAYER metal3 = 16154 um.
#Total wire length on LAYER metal4 = 5065 um.
#Total wire length on LAYER metal5 = 1377 um.
#Total wire length on LAYER metal6 = 281 um.
#Total wire length on LAYER metal7 = 23 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14976
#Up-Via Summary (total 14976):
#           
#-----------------------
# metal1           7722
# metal2           5488
# metal3           1565
# metal4            151
# metal5             44
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14976 
#
#Max overcon = 8 tracks.
#Total overcon = 0.28%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.86 (MB)
#Total memory = 1579.98 (MB)
#Peak memory = 1688.29 (MB)
#
#Finished global routing on Thu Aug  1 06:56:47 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1578.83 (MB), peak = 1688.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Start Track Assignment.
#Done with 3766 horizontal wires in 3 hboxes and 2985 vertical wires in 3 hboxes.
#Done with 817 horizontal wires in 3 hboxes and 618 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1        18.73 	  0.00%  	  0.00% 	  0.00%
# metal2      7470.19 	  0.09%  	  0.00% 	  0.01%
# metal3     15210.22 	  0.05%  	  0.00% 	  0.00%
# metal4      4278.85 	  0.08%  	  0.00% 	  0.01%
# metal5      1261.29 	  0.00%  	  0.00% 	  0.00%
# metal6       285.74 	  0.00%  	  0.00% 	  0.00%
# metal7        23.12 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       28548.12  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 30092 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 18 um.
#Total wire length on LAYER metal2 = 7519 um.
#Total wire length on LAYER metal3 = 15937 um.
#Total wire length on LAYER metal4 = 4945 um.
#Total wire length on LAYER metal5 = 1368 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 23 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14976
#Up-Via Summary (total 14976):
#           
#-----------------------
# metal1           7722
# metal2           5488
# metal3           1565
# metal4            151
# metal5             44
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14976 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1578.91 (MB), peak = 1688.29 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.93 (MB)
#Total memory = 1578.91 (MB)
#Peak memory = 1688.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1583.67 (MB), peak = 1688.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.93 (MB), peak = 1688.29 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.41 (MB), peak = 1688.29 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.16 (MB), peak = 1688.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32351 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1565 um.
#Total wire length on LAYER metal2 = 10291 um.
#Total wire length on LAYER metal3 = 14389 um.
#Total wire length on LAYER metal4 = 4487 um.
#Total wire length on LAYER metal5 = 1323 um.
#Total wire length on LAYER metal6 = 281 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.26 (MB)
#Total memory = 1581.16 (MB)
#Peak memory = 1688.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Post Route via swapping...
#38.22% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1580.19 (MB), peak = 1688.29 (MB)
#CELL_VIEW mips32,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32351 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1565 um.
#Total wire length on LAYER metal2 = 10291 um.
#Total wire length on LAYER metal3 = 14389 um.
#Total wire length on LAYER metal4 = 4487 um.
#Total wire length on LAYER metal5 = 1323 um.
#Total wire length on LAYER metal6 = 281 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1580.70 (MB), peak = 1688.29 (MB)
#CELL_VIEW mips32,init has no DRC violation.
#Total number of DRC violations = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Aug  1 06:56:53 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Post Route Wire Spread.
#Done with 764 horizontal wires in 6 hboxes and 498 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32683 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1571 um.
#Total wire length on LAYER metal2 = 10401 um.
#Total wire length on LAYER metal3 = 14555 um.
#Total wire length on LAYER metal4 = 4530 um.
#Total wire length on LAYER metal5 = 1328 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1582.30 (MB), peak = 1688.29 (MB)
#CELL_VIEW mips32,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1582.30 (MB), peak = 1688.29 (MB)
#CELL_VIEW mips32,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32683 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1571 um.
#Total wire length on LAYER metal2 = 10401 um.
#Total wire length on LAYER metal3 = 14555 um.
#Total wire length on LAYER metal4 = 4530 um.
#Total wire length on LAYER metal5 = 1328 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 3.39 (MB)
#Total memory = 1582.30 (MB)
#Peak memory = 1688.29 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 8.99 (MB)
#Total memory = 1574.95 (MB)
#Peak memory = 1688.29 (MB)
#Number of warnings = 1
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Aug  1 06:56:54 2024
#
% End globalDetailRoute (date=08/01 06:56:54, total cpu=0:00:10.2, real=0:00:10.0, peak res=1574.2M, current mem=1574.2M)
#Default setup view is reset to default.
#Default setup view is reset to default.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1570.52 (MB), peak = 1688.29 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
*** Message Summary: 2 warning(s), 0 error(s)

#% End routeDesign (date=08/01 06:56:54, total cpu=0:00:11.5, real=0:00:11.0, peak res=1585.4M, current mem=1570.5M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1570.5M, totSessionCpu=0:01:11 **
*** optDesign #2 [begin] : totSession cpu/real = 0:01:10.8/0:05:13.4 (0.2), mem = 1974.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:10.8/0:05:13.4 (0.2), mem = 1974.4M
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.2
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { default }
setOptMode -activeSetupViews                                    { default }
setOptMode -autoHoldViews                                       { default}
setOptMode -autoSetupViews                                      { default}
setOptMode -autoTDGRSetupViews                                  { default}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_place_io_pins                        true
setAnalysisMode -analysisType                                   single
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.9M, totSessionCpu=0:01:11 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1986.4M, init mem=1986.4M)
*info: Placed = 2221           (Fixed = 14)
*info: Unplaced = 0           
Placement Density:17.79%(3994/22457)
Placement Density (including fixed std cells):17.79%(3994/22457)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1986.4M)
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
setExtractRCMode -engine postRoute
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:11.2/0:05:13.8 (0.2), mem = 1986.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'mips32' of instances=2221 and nets=2467 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_3861857_katsuo_vlsi0217_9oqZKH/mips32_3861857_uZIqRH.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1986.4M)
Extracted 10.0076% (CPU Time= 0:00:00.0  MEM= 2026.4M)
Extracted 20.0068% (CPU Time= 0:00:00.0  MEM= 2026.4M)
Extracted 30.0059% (CPU Time= 0:00:00.0  MEM= 2026.4M)
Extracted 40.0051% (CPU Time= 0:00:00.0  MEM= 2026.4M)
Extracted 50.0085% (CPU Time= 0:00:00.1  MEM= 2026.4M)
Extracted 60.0076% (CPU Time= 0:00:00.1  MEM= 2026.4M)
Extracted 70.0068% (CPU Time= 0:00:00.1  MEM= 2026.4M)
Extracted 80.0059% (CPU Time= 0:00:00.1  MEM= 2026.4M)
Extracted 90.0051% (CPU Time= 0:00:00.1  MEM= 2026.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2026.4M)
Number of Extracted Resistors     : 38489
Number of Extracted Ground Cap.   : 40788
Number of Extracted Coupling Cap. : 73556
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2002.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.9  Real Time: 0:00:23.0  MEM: 2010.438M)
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:23.1/0:05:36.6 (0.2), mem = 2010.4M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2017.98 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2017.98)
Initializing multi-corner resistance tables ...
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2081.8 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2081.8 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:24 mem=2073.8M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:24 mem=2105.8M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2094.29)
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2073.8 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2073.8 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:25 mem=2073.8M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:24.7/0:05:38.2 (0.3), mem = 2089.8M
**optDesign ... cpu = 0:00:14, real = 0:00:25, mem = 1613.5M, totSessionCpu=0:01:25 **
OPTC: m1 20.0 20.0
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:24.7/0:05:38.2 (0.3), mem = 2020.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2452 (unrouted=148, trialRouted=0, noStatus=0, routed=2304, fixed=0, [crossesIlmBoundary=0, tooFewTerms=149, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 14 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: default (default: )
        route_type is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 22456.518um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner default:both, late and power domain auto-default:
      Slew time target (leaf):    0.043ns
      Slew time target (trunk):   0.043ns
      Slew time target (top):     0.043ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.041ns
      Buffer max distance: 272.787um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=272.787um, saturatedSlew=0.036ns, speed=3290.555um per ns, cellArea=4.876um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=407.273um, saturatedSlew=0.037ns, speed=4984.981um per ns, cellArea=18.941um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default:both.late, optimalDrivingDistance=411.429um, saturatedSlew=0.037ns, speed=5168.706um per ns, cellArea=16.810um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default:
      Sources:                     pin clk
      Total number of sinks:       448
      Delay constrained sinks:     448
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default:both.late:
      Skew target:                 0.041ns
    Primary reporting skew groups are:
    skew_group clk/default with 448 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X3: 14 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=28.529fF, leaf=177.047fF, total=205.576fF
    wire lengths     : top=0.000um, trunk=249.575um, leaf=1525.020um, total=1774.595um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.041ns sd=0.001ns min=0.038ns max=0.043ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 3 <= 0.041ns, 9 <= 0.043ns} {1 <= 0.045ns, 0 <= 0.047ns, 0 <= 0.051ns, 0 <= 0.064ns, 0 > 0.064ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default: insertion delay [min=0.062, max=0.069, avg=0.066, sd=0.002], skew [0.007 vs 0.041], 100% {0.062, 0.069} (wid=0.007 ws=0.005) (gid=0.062 gs=0.005)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 15, tested: 15, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
      sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
      misc counts      : r=1, pp=0
      cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
      cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
      sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=28.529fF, leaf=177.047fF, total=205.576fF
      wire lengths     : top=0.000um, trunk=249.575um, leaf=1525.020um, total=1774.595um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
      Leaf  : target=0.043ns count=14 avg=0.041ns sd=0.001ns min=0.038ns max=0.043ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 3 <= 0.041ns, 9 <= 0.043ns} {1 <= 0.045ns, 0 <= 0.047ns, 0 <= 0.051ns, 0 <= 0.064ns, 0 > 0.064ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X3: 14 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/default: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default: insertion delay [min=0.062, max=0.069], skew [0.007 vs 0.041]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default:both.late...
  Clock tree timing engine global stage delay update for default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=14, i=0, icg=0, dcg=0, l=0, total=14
    sink counts      : regular=448, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=448
    misc counts      : r=1, pp=0
    cell areas       : b=18.620um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=18.620um^2
    cell capacitance : b=19.896fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=19.896fF
    sink capacitance : total=425.445fF, avg=0.950fF, sd=0.000fF, min=0.950fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=28.529fF, leaf=177.047fF, total=205.576fF
    wire lengths     : top=0.000um, trunk=249.575um, leaf=1525.020um, total=1774.595um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=692.450um, total=692.450um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.043ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}
    Leaf  : target=0.043ns count=14 avg=0.041ns sd=0.001ns min=0.038ns max=0.043ns {0 <= 0.026ns, 0 <= 0.034ns, 1 <= 0.039ns, 3 <= 0.041ns, 9 <= 0.043ns} {1 <= 0.045ns, 0 <= 0.047ns, 0 <= 0.051ns, 0 <= 0.064ns, 0 > 0.064ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 14 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default: unconstrained
  Skew group summary PRO final:
    skew_group clk/default: insertion delay [min=0.062, max=0.069, avg=0.066, sd=0.002], skew [0.007 vs 0.041], 100% {0.062, 0.069} (wid=0.007 ws=0.005) (gid=0.062 gs=0.005)
PRO done.
Net route status summary:
  Clock:        15 (unrouted=0, trialRouted=0, noStatus=0, routed=15, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2452 (unrouted=148, trialRouted=0, noStatus=0, routed=2304, fixed=0, [crossesIlmBoundary=0, tooFewTerms=149, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:25.2/0:05:38.8 (0.3), mem = 2022.7M
**INFO: Start fixing DRV (Mem = 2022.72M) ...
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 1 
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:25.3/0:05:38.8 (0.3), mem = 2022.7M
Info: 15 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.14|     0.00|       0|       0|       0| 17.79%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.14|     0.00|       0|       0|       0| 17.79%| 0:00:00.0|  2237.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2237.5M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.5/0:00:00.4 (1.0), totSession cpu/real = 0:01:25.7/0:05:39.2 (0.3), mem = 2139.4M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 2139.41M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.02min mem=2139.4M)
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:26, mem = 1714.3M, totSessionCpu=0:01:26 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:26 mem=2176.7M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:01:26.0/0:05:39.5 (0.3), mem = 2176.7M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2195.73)
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2175.25 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2175.25 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:27 mem=2175.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:27 mem=2175.2M ***
OPTC: user 20.0
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:27 mem=2191.2M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:27 mem=2191.2M ***
OPTC: m1 20.0 20.0

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.2 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.061  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:28, mem = 1757.8M, totSessionCpu=0:01:27 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:01:27.3/0:05:40.9 (0.3), mem = 2156.3M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:27.3/0:05:40.9 (0.3), mem = 2156.3M
*info: Run optDesign holdfix with 1 thread.
Info: 15 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:01:27.4/0:05:40.9 (0.3), mem = 2196.5M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:17, real = 0:00:28, mem = 1753.5M, totSessionCpu=0:01:27 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2158.65M, totSessionCpu=0:01:28).
**optDesign ... cpu = 0:00:17, real = 0:00:28, mem = 1757.6M, totSessionCpu=0:01:28 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:28 mem=2196.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2180.8MB
Summary Report:
Instances move: 0 (out of 2207 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2180.8MB
*** Finished refinePlace (0:01:28 mem=2180.8M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 6.136 ns

Start Layer Assignment ...
WNS(6.136ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 2467.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(2465) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 6.136 ns

Start Layer Assignment ...
WNS(6.136ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 2467.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.136  |  6.136  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:28, mem = 1668.1M, totSessionCpu=0:01:28 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:27.8/0:05:41.3 (0.3), mem = 2087.6M

globalDetailRoute

#Start globalDetailRoute on Thu Aug  1 06:57:22 2024
#
#num needed restored net=0
#need_extraction net=0 (total=2467)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of routable nets = 2319.
#Total number of nets in the design = 2467.
#2319 routable nets have routed wires.
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Aug  1 06:57:22 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1670.84 (MB), peak = 1801.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.96 (MB), peak = 1801.76 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Finished routing data preparation on Thu Aug  1 06:57:22 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.28 (MB)
#Total memory = 1674.96 (MB)
#Peak memory = 1801.76 (MB)
#
#
#Start global routing on Thu Aug  1 06:57:22 2024
#
#
#Start global routing initialization on Thu Aug  1 06:57:22 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.28 (MB)
#Total memory = 1674.96 (MB)
#Peak memory = 1801.76 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1674.96 (MB), peak = 1801.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32683 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1571 um.
#Total wire length on LAYER metal2 = 10401 um.
#Total wire length on LAYER metal3 = 14555 um.
#Total wire length on LAYER metal4 = 4530 um.
#Total wire length on LAYER metal5 = 1328 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.14 (MB)
#Total memory = 1675.09 (MB)
#Peak memory = 1801.76 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Aug  1 06:57:22 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Post Route Wire Spread.
#Done with 116 horizontal wires in 6 hboxes and 56 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32708 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1573 um.
#Total wire length on LAYER metal2 = 10414 um.
#Total wire length on LAYER metal3 = 14564 um.
#Total wire length on LAYER metal4 = 4533 um.
#Total wire length on LAYER metal5 = 1328 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1677.11 (MB), peak = 1801.76 (MB)
#CELL_VIEW mips32,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32708 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1573 um.
#Total wire length on LAYER metal2 = 10414 um.
#Total wire length on LAYER metal3 = 14564 um.
#Total wire length on LAYER metal4 = 4533 um.
#Total wire length on LAYER metal5 = 1328 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.15 (MB)
#Total memory = 1677.11 (MB)
#Peak memory = 1801.76 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.42 (MB)
#Total memory = 1672.48 (MB)
#Peak memory = 1801.76 (MB)
#Number of warnings = 1
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Aug  1 06:57:22 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:28.2/0:05:41.7 (0.3), mem = 2097.6M
**optDesign ... cpu = 0:00:17, real = 0:00:28, mem = 1672.6M, totSessionCpu=0:01:28 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #6 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'mips32' of instances=2221 and nets=2467 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_3861857_katsuo_vlsi0217_9oqZKH/mips32_3861857_uZIqRH.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2097.6M)
Extracted 10.0063% (CPU Time= 0:00:00.0  MEM= 2149.6M)
Extracted 20.0083% (CPU Time= 0:00:00.0  MEM= 2149.6M)
Extracted 30.0063% (CPU Time= 0:00:00.0  MEM= 2149.6M)
Extracted 40.0083% (CPU Time= 0:00:00.0  MEM= 2149.6M)
Extracted 50.0063% (CPU Time= 0:00:00.1  MEM= 2149.6M)
Extracted 60.0083% (CPU Time= 0:00:00.1  MEM= 2149.6M)
Extracted 70.0063% (CPU Time= 0:00:00.1  MEM= 2149.6M)
Extracted 80.0083% (CPU Time= 0:00:00.1  MEM= 2149.6M)
Extracted 90.0063% (CPU Time= 0:00:00.1  MEM= 2149.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2149.6M)
Number of Extracted Resistors     : 38882
Number of Extracted Ground Cap.   : 41181
Number of Extracted Coupling Cap. : 74248
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2125.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.4  Real Time: 0:00:23.0  MEM: 2133.586M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2122.07)
Initializing multi-corner resistance tables ...
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2139.74 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2139.74 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:40 mem=2139.7M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.137  |  6.137  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:51, mem = 1636.2M, totSessionCpu=0:01:40 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: flowCheckPoint #8 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:51, mem = 1636.2M, totSessionCpu=0:01:40 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2071.75)
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2086.34 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2086.34 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:41 mem=2086.3M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.137  |  6.137  |  9.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.018  |  0.061  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   514   |   416   |   162   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 17.785%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:01:37, mem = 1673.7M, totSessionCpu=0:01:42 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:31.2/0:01:36.6 (0.3), totSession cpu/real = 0:01:41.9/0:06:49.9 (0.2), mem = 2083.1M
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=08/01 06:58:31, mem=1672.7M)
% Begin Save ccopt configuration ... (date=08/01 06:58:31, mem=1672.7M)
% End Save ccopt configuration ... (date=08/01 06:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.9M, current mem=1672.9M)
% Begin Save netlist data ... (date=08/01 06:58:31, mem=1672.9M)
Writing Binary DB to route.enc.dat.tmp/mips32.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/01 06:58:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1673.0M, current mem=1673.0M)
Saving symbol-table file ...
Saving congestion map file route.enc.dat.tmp/mips32.route.congmap.gz ...
% Begin Save AAE data ... (date=08/01 06:58:42, mem=1673.0M)
Saving AAE Data ...
% End Save AAE data ... (date=08/01 06:58:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1673.0M, current mem=1673.0M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/01 06:58:47, mem=1673.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/01 06:58:53, total cpu=0:00:00.0, real=0:00:06.0, peak res=1673.6M, current mem=1673.6M)
Saving PG file route.enc.dat.tmp/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Aug  1 06:58:53 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:05.0 mem=2085.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=08/01 06:58:58, mem=1673.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/01 06:58:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1673.6M, current mem=1673.6M)
% Begin Save routing data ... (date=08/01 06:58:58, mem=1673.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:06.0 mem=2085.6M) ***
% End Save routing data ... (date=08/01 06:59:04, total cpu=0:00:00.0, real=0:00:06.0, peak res=1673.7M, current mem=1673.7M)
Saving property file route.enc.dat.tmp/mips32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2088.6M) ***
#Saving pin access data to file route.enc.dat.tmp/mips32.apa ...
#
% Begin Save power constraints data ... (date=08/01 06:59:09, mem=1673.7M)
% End Save power constraints data ... (date=08/01 06:59:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1673.7M, current mem=1673.7M)
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=08/01 06:59:09, total cpu=0:00:00.5, real=0:00:38.0, peak res=1674.0M, current mem=1674.0M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1716 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 209 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 539 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 861 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 3396 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 6721 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 6721 new insts, **INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.2
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setDesignMode -process                                          45

#% Begin globalDetailRoute (date=08/01 06:59:10, mem=1678.9M)

globalDetailRoute

#Start globalDetailRoute on Thu Aug  1 06:59:10 2024
#
#num needed restored net=0
#need_extraction net=0 (total=2467)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of routable nets = 2319.
#Total number of nets in the design = 2467.
#2319 routable nets have routed wires.
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Aug  1 06:59:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 6721/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(6721 insts marked dirty, reset pre-exisiting dirty flag on 6721 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1681.20 (MB), peak = 1801.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.32 (MB), peak = 1801.76 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Finished routing data preparation on Thu Aug  1 06:59:10 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.67 (MB)
#Total memory = 1685.32 (MB)
#Peak memory = 1801.76 (MB)
#
#
#Start global routing on Thu Aug  1 06:59:10 2024
#
#
#Start global routing initialization on Thu Aug  1 06:59:10 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.67 (MB)
#Total memory = 1685.32 (MB)
#Peak memory = 1801.76 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 2381 nets.
#Voltage range [0.000 - 0.000] has 84 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 27.34% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#6721 out of 8942 instances (75.2%) need to be verified(marked ipoed), dirty area = 51.7%.
#37.2% of the total area is being checked for drcs
#37.2% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1690.90 (MB), peak = 1801.76 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 15
#Total wire length = 32708 um.
#Total half perimeter of net bounding box = 26365 um.
#Total wire length on LAYER metal1 = 1573 um.
#Total wire length on LAYER metal2 = 10414 um.
#Total wire length on LAYER metal3 = 14564 um.
#Total wire length on LAYER metal4 = 4533 um.
#Total wire length on LAYER metal5 = 1328 um.
#Total wire length on LAYER metal6 = 283 um.
#Total wire length on LAYER metal7 = 14 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14933
#Up-Via Summary (total 14933):
#           
#-----------------------
# metal1           8198
# metal2           5300
# metal3           1274
# metal4            123
# metal5             32
# metal6              4
# metal7              1
# metal8              1
#-----------------------
#                 14933 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.59 (MB)
#Total memory = 1690.90 (MB)
#Peak memory = 1801.76 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.59 (MB)
#Total memory = 1690.90 (MB)
#Peak memory = 1801.76 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.40 (MB)
#Total memory = 1686.28 (MB)
#Peak memory = 1801.76 (MB)
#Number of warnings = 1
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Aug  1 06:59:11 2024
#
#% End globalDetailRoute (date=08/01 06:59:11, total cpu=0:00:01.5, real=0:00:01.0, peak res=1729.7M, current mem=1685.1M)
*INFO: Total number of padded cell violations: 0
*INFO: Total number of gaps found: 0
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Aug  1 06:59:11 2024

Design Name: mips32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (200.0700, 200.0600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Aug  1 06:59:11 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2111.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 66.960 66.960} 1 of 9
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {66.960 0.000 133.920 66.960} 2 of 9
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {133.920 0.000 200.070 66.960} 3 of 9
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 66.960 66.960 133.920} 4 of 9
  VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
  VERIFY DRC ...... Sub-Area: {66.960 66.960 133.920 133.920} 5 of 9
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {133.920 66.960 200.070 133.920} 6 of 9
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 133.920 66.960 200.060} 7 of 9
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {66.960 133.920 133.920 200.060} 8 of 9
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {133.920 133.920 200.070 200.060} 9 of 9
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.

  Verification Complete : 1 Viols.

**WARN: (IMPTCM-70):	Option "-droute_vio_display_type_num" for command getNanoRouteMode is obsolete and has been replaced by "-drouteVioDisplayTypeNum". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteVioDisplayTypeNum".
 Violation Summary By Layer and Type:

	         MetSpc   Totals
	metal9        1        1
	Totals        1        1

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 1.00  MEM: 267.1M) ***

Writing Netlist "mips32.final.vnet" ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'mips32' of instances=8942 and nets=2467 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design mips32.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_3861857_katsuo_vlsi0217_9oqZKH/mips32_3861857_uZIqRH.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2378.3M)
Extracted 10.0059% (CPU Time= 0:00:00.0  MEM= 2426.3M)
Extracted 20.0076% (CPU Time= 0:00:00.0  MEM= 2426.3M)
Extracted 30.005% (CPU Time= 0:00:00.0  MEM= 2426.3M)
Extracted 40.0067% (CPU Time= 0:00:00.0  MEM= 2426.3M)
Extracted 50.0084% (CPU Time= 0:00:00.1  MEM= 2426.3M)
Extracted 60.0059% (CPU Time= 0:00:00.1  MEM= 2426.3M)
Extracted 70.0076% (CPU Time= 0:00:00.1  MEM= 2426.3M)
Extracted 80.005% (CPU Time= 0:00:00.1  MEM= 2426.3M)
Extracted 90.0067% (CPU Time= 0:00:00.1  MEM= 2426.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2426.3M)
Number of Extracted Resistors     : 38723
Number of Extracted Ground Cap.   : 41022
Number of Extracted Coupling Cap. : 73808
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2394.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.3  Real Time: 0:00:22.0  MEM: 2394.289M)
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.2  MEM= 2384.8M)
**WARN: (TCLCMD-1465):	The write_sdf option -recompute_parallel_arcs has been deprecated and replaced by the -recompute_delay_calc option. It will continue to function in this release, but you should update your scripts to use the new option. Refer to the command reference for additional information on the new option.
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: mips32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2382.77)
Initializing multi-corner resistance tables ...
Total number of fetched objects 2735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2358.98 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2358.98 CPU=0:00:00.7 REAL=0:00:01.0)
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=08/01 06:59:35, mem=1649.8M)
% Begin Save ccopt configuration ... (date=08/01 06:59:35, mem=1649.8M)
% End Save ccopt configuration ... (date=08/01 06:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.0M, current mem=1650.0M)
% Begin Save netlist data ... (date=08/01 06:59:35, mem=1650.0M)
Writing Binary DB to final.enc.dat.tmp/mips32.v.bin in single-threaded mode...
% End Save netlist data ... (date=08/01 06:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.1M, current mem=1650.1M)
Saving symbol-table file ...
Saving congestion map file final.enc.dat.tmp/mips32.route.congmap.gz ...
% Begin Save AAE data ... (date=08/01 06:59:46, mem=1650.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/01 06:59:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.1M, current mem=1650.1M)
Saving preference file final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=08/01 06:59:52, mem=1650.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=08/01 06:59:57, total cpu=0:00:00.0, real=0:00:05.0, peak res=1650.2M, current mem=1650.2M)
Saving PG file final.enc.dat.tmp/mips32.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Aug  1 06:59:57 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:06.0 mem=2063.3M) ***
Saving Drc markers ...
... 1 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=08/01 07:00:08, mem=1650.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=08/01 07:00:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.2M, current mem=1650.2M)
% Begin Save routing data ... (date=08/01 07:00:08, mem=1650.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:06.0 mem=2063.3M) ***
% End Save routing data ... (date=08/01 07:00:14, total cpu=0:00:00.0, real=0:00:06.0, peak res=1651.2M, current mem=1650.3M)
Saving property file final.enc.dat.tmp/mips32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2066.3M) ***
#Saving pin access data to file final.enc.dat.tmp/mips32.apa ...
#
% Begin Save power constraints data ... (date=08/01 07:00:19, mem=1650.3M)
% End Save power constraints data ... (date=08/01 07:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1650.3M, current mem=1650.3M)
Generated self-contained design final.enc.dat.tmp
#% End save design ... (date=08/01 07:00:20, total cpu=0:00:00.5, real=0:00:45.0, peak res=1651.2M, current mem=1650.6M)
*** Message Summary: 0 warning(s), 0 error(s)

innovus 1> EI[1D [1D[1D [1Dexit

*** Memory Usage v#1 (Current mem = 2063.297M, initial mem = 495.066M) ***
*** Message Summary: 136 warning(s), 27 error(s)

--- Ending "Innovus" (totcpu=0:01:58, real=0:09:58, mem=2063.3M) ---

