
Final_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08006c94  08006c94  00007c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800704c  0800704c  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800704c  0800704c  0000804c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007054  08007054  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007054  08007054  00008054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007058  08007058  00008058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800705c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  2000005c  080070b8  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  080070b8  00009498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec0b  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f94  00000000  00000000  00017c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  00019c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac9  00000000  00000000  0001a9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c36  00000000  00000000  0001b4b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ffdc  00000000  00000000  000330e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c75  00000000  00000000  000430c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcd38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fdc  00000000  00000000  000dcd7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000e0d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006c7c 	.word	0x08006c7c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08006c7c 	.word	0x08006c7c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <HCSR04_TRIG_PULSE.0>:

	uint16_t time_diff = 0;
	uint16_t distance = 0;


	void HCSR04_TRIG_PULSE(void) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_SET);
 80005c6:	2201      	movs	r2, #1
 80005c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005cc:	480a      	ldr	r0, [pc, #40]	@ (80005f8 <HCSR04_TRIG_PULSE.0+0x3c>)
 80005ce:	f002 fd6d 	bl	80030ac <HAL_GPIO_WritePin>
		for (int i = 0; i != 15; i = i + 1) {};
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	e002      	b.n	80005de <HCSR04_TRIG_PULSE.0+0x22>
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	3301      	adds	r3, #1
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	2b0f      	cmp	r3, #15
 80005e2:	d1f9      	bne.n	80005d8 <HCSR04_TRIG_PULSE.0+0x1c>
		HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ea:	4803      	ldr	r0, [pc, #12]	@ (80005f8 <HCSR04_TRIG_PULSE.0+0x3c>)
 80005ec:	f002 fd5e 	bl	80030ac <HAL_GPIO_WritePin>
	}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40020400 	.word	0x40020400

080005fc <main>:
{
 80005fc:	b5b0      	push	{r4, r5, r7, lr}
 80005fe:	b0cc      	sub	sp, #304	@ 0x130
 8000600:	af04      	add	r7, sp, #16
int main(void)
 8000602:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000606:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	char clk_label[128] = {0};
 800060a:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800060e:	2280      	movs	r2, #128	@ 0x80
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f005 feb4 	bl	8006380 <memset>
	char clk_msg_buffer[64] = {0};
 8000618:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800061c:	2240      	movs	r2, #64	@ 0x40
 800061e:	2100      	movs	r1, #0
 8000620:	4618      	mov	r0, r3
 8000622:	f005 fead 	bl	8006380 <memset>
	char irrigation_done_msg[64] = {0};
 8000626:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800062a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800062e:	4618      	mov	r0, r3
 8000630:	2340      	movs	r3, #64	@ 0x40
 8000632:	461a      	mov	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	f005 fea3 	bl	8006380 <memset>
	uint16_t time_diff = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
	uint16_t distance = 0;
 8000640:	2300      	movs	r3, #0
 8000642:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f001 fd6b 	bl	8002120 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 fb63 	bl	8000d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fe2f 	bl	80012b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 fe03 	bl	800125c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000656:	f000 fbbd 	bl	8000dd4 <MX_ADC1_Init>
  MX_TIM2_Init();
 800065a:	f000 fc0d 	bl	8000e78 <MX_TIM2_Init>
  MX_TIM3_Init();
 800065e:	f000 fc8f 	bl	8000f80 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000662:	f000 fcfd 	bl	8001060 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000666:	f000 fd71 	bl	800114c <MX_TIM5_Init>
  MX_TIM9_Init();
 800066a:	f000 fdbd 	bl	80011e8 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim2);
 800066e:	4892      	ldr	r0, [pc, #584]	@ (80008b8 <main+0x2bc>)
 8000670:	f003 f9ce 	bl	8003a10 <HAL_TIM_Base_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000674:	2100      	movs	r1, #0
 8000676:	4890      	ldr	r0, [pc, #576]	@ (80008b8 <main+0x2bc>)
 8000678:	f003 fb5e 	bl	8003d38 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800067c:	2104      	movs	r1, #4
 800067e:	488e      	ldr	r0, [pc, #568]	@ (80008b8 <main+0x2bc>)
 8000680:	f003 fb5a 	bl	8003d38 <HAL_TIM_PWM_Start>

  TIM2 -> PSC = 16 - 1;
 8000684:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000688:	220f      	movs	r2, #15
 800068a:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM2 -> ARR = 2000 - 1;
 800068c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000690:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000694:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM2 -> CCR1 = 0;
 8000696:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800069a:	2200      	movs	r2, #0
 800069c:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM2 -> CCR2 = 0;
 800069e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006a2:	2200      	movs	r2, #0
 80006a4:	639a      	str	r2, [r3, #56]	@ 0x38


  HAL_TIM_Base_Start_IT(&htim5);
 80006a6:	4885      	ldr	r0, [pc, #532]	@ (80008bc <main+0x2c0>)
 80006a8:	f003 fa5c 	bl	8003b64 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Init(&htim3);
 80006ac:	4884      	ldr	r0, [pc, #528]	@ (80008c0 <main+0x2c4>)
 80006ae:	f003 f9af 	bl	8003a10 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim3);
 80006b2:	4883      	ldr	r0, [pc, #524]	@ (80008c0 <main+0x2c4>)
 80006b4:	f003 f9fc 	bl	8003ab0 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80006b8:	2100      	movs	r1, #0
 80006ba:	4881      	ldr	r0, [pc, #516]	@ (80008c0 <main+0x2c4>)
 80006bc:	f003 fc46 	bl	8003f4c <HAL_TIM_IC_Start_IT>

  clock_hours = 0;
 80006c0:	4b80      	ldr	r3, [pc, #512]	@ (80008c4 <main+0x2c8>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]
  clock_mins = 0;
 80006c6:	4b80      	ldr	r3, [pc, #512]	@ (80008c8 <main+0x2cc>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // START SYSTEM MODE HERE
	  sprintf((char*)txd_msg_buffer, "\r\n Enter SETUP Parameters:");
 80006cc:	497f      	ldr	r1, [pc, #508]	@ (80008cc <main+0x2d0>)
 80006ce:	4880      	ldr	r0, [pc, #512]	@ (80008d0 <main+0x2d4>)
 80006d0:	f005 fe34 	bl	800633c <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80006d4:	487e      	ldr	r0, [pc, #504]	@ (80008d0 <main+0x2d4>)
 80006d6:	f7ff fd83 	bl	80001e0 <strlen>
 80006da:	4603      	mov	r3, r0
 80006dc:	b29a      	uxth	r2, r3
 80006de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006e2:	497b      	ldr	r1, [pc, #492]	@ (80008d0 <main+0x2d4>)
 80006e4:	487b      	ldr	r0, [pc, #492]	@ (80008d4 <main+0x2d8>)
 80006e6:	f004 fd85 	bl	80051f4 <HAL_UART_Transmit>


	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80006ea:	2300      	movs	r3, #0
 80006ec:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80006f0:	e061      	b.n	80007b6 <main+0x1ba>
		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 80006f2:	4b79      	ldr	r3, [pc, #484]	@ (80008d8 <main+0x2dc>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 80006f8:	2201      	movs	r2, #1
 80006fa:	4978      	ldr	r1, [pc, #480]	@ (80008dc <main+0x2e0>)
 80006fc:	4875      	ldr	r0, [pc, #468]	@ (80008d4 <main+0x2d8>)
 80006fe:	f004 fe04 	bl	800530a <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n PIPELINE (options: 0 to 3): ");
 8000702:	4977      	ldr	r1, [pc, #476]	@ (80008e0 <main+0x2e4>)
 8000704:	4872      	ldr	r0, [pc, #456]	@ (80008d0 <main+0x2d4>)
 8000706:	f005 fe19 	bl	800633c <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800070a:	4871      	ldr	r0, [pc, #452]	@ (80008d0 <main+0x2d4>)
 800070c:	f7ff fd68 	bl	80001e0 <strlen>
 8000710:	4603      	mov	r3, r0
 8000712:	b29a      	uxth	r2, r3
 8000714:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000718:	496d      	ldr	r1, [pc, #436]	@ (80008d0 <main+0x2d4>)
 800071a:	486e      	ldr	r0, [pc, #440]	@ (80008d4 <main+0x2d8>)
 800071c:	f004 fd6a 	bl	80051f4 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8000720:	bf00      	nop
 8000722:	4b6d      	ldr	r3, [pc, #436]	@ (80008d8 <main+0x2dc>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d0fb      	beq.n	8000722 <main+0x126>

		  pipeline[i].value = value;
 800072a:	4b6e      	ldr	r3, [pc, #440]	@ (80008e4 <main+0x2e8>)
 800072c:	7819      	ldrb	r1, [r3, #0]
 800072e:	4a6e      	ldr	r2, [pc, #440]	@ (80008e8 <main+0x2ec>)
 8000730:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000734:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		  sprintf((char*)txd_msg_buffer, "\r\n value: %d", pipeline[i].value);
 8000738:	4a6b      	ldr	r2, [pc, #428]	@ (80008e8 <main+0x2ec>)
 800073a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800073e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8000742:	461a      	mov	r2, r3
 8000744:	4969      	ldr	r1, [pc, #420]	@ (80008ec <main+0x2f0>)
 8000746:	4862      	ldr	r0, [pc, #392]	@ (80008d0 <main+0x2d4>)
 8000748:	f005 fdf8 	bl	800633c <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800074c:	4860      	ldr	r0, [pc, #384]	@ (80008d0 <main+0x2d4>)
 800074e:	f7ff fd47 	bl	80001e0 <strlen>
 8000752:	4603      	mov	r3, r0
 8000754:	b29a      	uxth	r2, r3
 8000756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800075a:	495d      	ldr	r1, [pc, #372]	@ (80008d0 <main+0x2d4>)
 800075c:	485d      	ldr	r0, [pc, #372]	@ (80008d4 <main+0x2d8>)
 800075e:	f004 fd49 	bl	80051f4 <HAL_UART_Transmit>

		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 8000762:	4b5d      	ldr	r3, [pc, #372]	@ (80008d8 <main+0x2dc>)
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 8000768:	2201      	movs	r2, #1
 800076a:	495c      	ldr	r1, [pc, #368]	@ (80008dc <main+0x2e0>)
 800076c:	4859      	ldr	r0, [pc, #356]	@ (80008d4 <main+0x2d8>)
 800076e:	f004 fdcc 	bl	800530a <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pump PWM (options: 0 to 3): ");
 8000772:	495f      	ldr	r1, [pc, #380]	@ (80008f0 <main+0x2f4>)
 8000774:	4856      	ldr	r0, [pc, #344]	@ (80008d0 <main+0x2d4>)
 8000776:	f005 fde1 	bl	800633c <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800077a:	4855      	ldr	r0, [pc, #340]	@ (80008d0 <main+0x2d4>)
 800077c:	f7ff fd30 	bl	80001e0 <strlen>
 8000780:	4603      	mov	r3, r0
 8000782:	b29a      	uxth	r2, r3
 8000784:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000788:	4951      	ldr	r1, [pc, #324]	@ (80008d0 <main+0x2d4>)
 800078a:	4852      	ldr	r0, [pc, #328]	@ (80008d4 <main+0x2d8>)
 800078c:	f004 fd32 	bl	80051f4 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8000790:	bf00      	nop
 8000792:	4b51      	ldr	r3, [pc, #324]	@ (80008d8 <main+0x2dc>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d0fb      	beq.n	8000792 <main+0x196>

		  pipeline[i].pwm = value;
 800079a:	4b52      	ldr	r3, [pc, #328]	@ (80008e4 <main+0x2e8>)
 800079c:	7819      	ldrb	r1, [r3, #0]
 800079e:	4a52      	ldr	r2, [pc, #328]	@ (80008e8 <main+0x2ec>)
 80007a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	4413      	add	r3, r2
 80007a8:	460a      	mov	r2, r1
 80007aa:	705a      	strb	r2, [r3, #1]
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80007ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007b0:	3301      	adds	r3, #1
 80007b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80007b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80007ba:	2b03      	cmp	r3, #3
 80007bc:	dd99      	ble.n	80006f2 <main+0xf6>
	  }

	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80007be:	2300      	movs	r3, #0
 80007c0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80007c4:	e052      	b.n	800086c <main+0x270>
		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 80007c6:	4b44      	ldr	r3, [pc, #272]	@ (80008d8 <main+0x2dc>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 80007cc:	2201      	movs	r2, #1
 80007ce:	4943      	ldr	r1, [pc, #268]	@ (80008dc <main+0x2e0>)
 80007d0:	4840      	ldr	r0, [pc, #256]	@ (80008d4 <main+0x2d8>)
 80007d2:	f004 fd9a 	bl	800530a <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pipeline %d	Pump FIRST HOUR (options: 00 to 23): ", i);
 80007d6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80007da:	4946      	ldr	r1, [pc, #280]	@ (80008f4 <main+0x2f8>)
 80007dc:	483c      	ldr	r0, [pc, #240]	@ (80008d0 <main+0x2d4>)
 80007de:	f005 fdad 	bl	800633c <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80007e2:	483b      	ldr	r0, [pc, #236]	@ (80008d0 <main+0x2d4>)
 80007e4:	f7ff fcfc 	bl	80001e0 <strlen>
 80007e8:	4603      	mov	r3, r0
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007f0:	4937      	ldr	r1, [pc, #220]	@ (80008d0 <main+0x2d4>)
 80007f2:	4838      	ldr	r0, [pc, #224]	@ (80008d4 <main+0x2d8>)
 80007f4:	f004 fcfe 	bl	80051f4 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 80007f8:	bf00      	nop
 80007fa:	4b37      	ldr	r3, [pc, #220]	@ (80008d8 <main+0x2dc>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d0fb      	beq.n	80007fa <main+0x1fe>

		  pipeline[i].first_time = value;
 8000802:	4b38      	ldr	r3, [pc, #224]	@ (80008e4 <main+0x2e8>)
 8000804:	7819      	ldrb	r1, [r3, #0]
 8000806:	4a38      	ldr	r2, [pc, #224]	@ (80008e8 <main+0x2ec>)
 8000808:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4413      	add	r3, r2
 8000810:	460a      	mov	r2, r1
 8000812:	709a      	strb	r2, [r3, #2]

		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <main+0x2dc>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 800081a:	2201      	movs	r2, #1
 800081c:	492f      	ldr	r1, [pc, #188]	@ (80008dc <main+0x2e0>)
 800081e:	482d      	ldr	r0, [pc, #180]	@ (80008d4 <main+0x2d8>)
 8000820:	f004 fd73 	bl	800530a <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pipeline %d	Pump LAST HOUR (options: 00 to 23): ", i);
 8000824:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000828:	4933      	ldr	r1, [pc, #204]	@ (80008f8 <main+0x2fc>)
 800082a:	4829      	ldr	r0, [pc, #164]	@ (80008d0 <main+0x2d4>)
 800082c:	f005 fd86 	bl	800633c <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000830:	4827      	ldr	r0, [pc, #156]	@ (80008d0 <main+0x2d4>)
 8000832:	f7ff fcd5 	bl	80001e0 <strlen>
 8000836:	4603      	mov	r3, r0
 8000838:	b29a      	uxth	r2, r3
 800083a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800083e:	4924      	ldr	r1, [pc, #144]	@ (80008d0 <main+0x2d4>)
 8000840:	4824      	ldr	r0, [pc, #144]	@ (80008d4 <main+0x2d8>)
 8000842:	f004 fcd7 	bl	80051f4 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8000846:	bf00      	nop
 8000848:	4b23      	ldr	r3, [pc, #140]	@ (80008d8 <main+0x2dc>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d0fb      	beq.n	8000848 <main+0x24c>

		  pipeline[i].last_time = value;
 8000850:	4b24      	ldr	r3, [pc, #144]	@ (80008e4 <main+0x2e8>)
 8000852:	7819      	ldrb	r1, [r3, #0]
 8000854:	4a24      	ldr	r2, [pc, #144]	@ (80008e8 <main+0x2ec>)
 8000856:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	4413      	add	r3, r2
 800085e:	460a      	mov	r2, r1
 8000860:	70da      	strb	r2, [r3, #3]
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 8000862:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000866:	3301      	adds	r3, #1
 8000868:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800086c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000870:	2b03      	cmp	r3, #3
 8000872:	dda8      	ble.n	80007c6 <main+0x1ca>
	  }

	  sprintf((char*)txd_msg_buffer, "\r\n Printing SETUP Parameters");
 8000874:	4921      	ldr	r1, [pc, #132]	@ (80008fc <main+0x300>)
 8000876:	4816      	ldr	r0, [pc, #88]	@ (80008d0 <main+0x2d4>)
 8000878:	f005 fd60 	bl	800633c <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800087c:	4814      	ldr	r0, [pc, #80]	@ (80008d0 <main+0x2d4>)
 800087e:	f7ff fcaf 	bl	80001e0 <strlen>
 8000882:	4603      	mov	r3, r0
 8000884:	b29a      	uxth	r2, r3
 8000886:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800088a:	4911      	ldr	r1, [pc, #68]	@ (80008d0 <main+0x2d4>)
 800088c:	4811      	ldr	r0, [pc, #68]	@ (80008d4 <main+0x2d8>)
 800088e:	f004 fcb1 	bl	80051f4 <HAL_UART_Transmit>
	  sprintf((char*)txd_msg_buffer, "\r\n CURRENT WALL CLOCK HOUR 0");
 8000892:	491b      	ldr	r1, [pc, #108]	@ (8000900 <main+0x304>)
 8000894:	480e      	ldr	r0, [pc, #56]	@ (80008d0 <main+0x2d4>)
 8000896:	f005 fd51 	bl	800633c <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800089a:	480d      	ldr	r0, [pc, #52]	@ (80008d0 <main+0x2d4>)
 800089c:	f7ff fca0 	bl	80001e0 <strlen>
 80008a0:	4603      	mov	r3, r0
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a8:	4909      	ldr	r1, [pc, #36]	@ (80008d0 <main+0x2d4>)
 80008aa:	480a      	ldr	r0, [pc, #40]	@ (80008d4 <main+0x2d8>)
 80008ac:	f004 fca2 	bl	80051f4 <HAL_UART_Transmit>

	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80008b6:	e057      	b.n	8000968 <main+0x36c>
 80008b8:	200000c0 	.word	0x200000c0
 80008bc:	20000198 	.word	0x20000198
 80008c0:	20000108 	.word	0x20000108
 80008c4:	20000270 	.word	0x20000270
 80008c8:	20000271 	.word	0x20000271
 80008cc:	08006c94 	.word	0x08006c94
 80008d0:	200002bc 	.word	0x200002bc
 80008d4:	20000228 	.word	0x20000228
 80008d8:	20000278 	.word	0x20000278
 80008dc:	20000276 	.word	0x20000276
 80008e0:	08006cb0 	.word	0x08006cb0
 80008e4:	20000277 	.word	0x20000277
 80008e8:	2000027c 	.word	0x2000027c
 80008ec:	08006cd0 	.word	0x08006cd0
 80008f0:	08006ce0 	.word	0x08006ce0
 80008f4:	08006d00 	.word	0x08006d00
 80008f8:	08006d38 	.word	0x08006d38
 80008fc:	08006d6c 	.word	0x08006d6c
 8000900:	08006d8c 	.word	0x08006d8c
		  sprintf((char*)txd_msg_buffer, "\r\n PIPELINE: %d	 Pump PWM: %d  Pump FIRST HOUR: %d  Pump LAST HOUR: %d\n", pipeline[i].value, pipeline[i].pwm, pipeline[i].first_time, pipeline[i].last_time);
 8000904:	4ac1      	ldr	r2, [pc, #772]	@ (8000c0c <main+0x610>)
 8000906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800090a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800090e:	4618      	mov	r0, r3
 8000910:	4abe      	ldr	r2, [pc, #760]	@ (8000c0c <main+0x610>)
 8000912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	4413      	add	r3, r2
 800091a:	785b      	ldrb	r3, [r3, #1]
 800091c:	461c      	mov	r4, r3
 800091e:	4abb      	ldr	r2, [pc, #748]	@ (8000c0c <main+0x610>)
 8000920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	4413      	add	r3, r2
 8000928:	789b      	ldrb	r3, [r3, #2]
 800092a:	4619      	mov	r1, r3
 800092c:	4ab7      	ldr	r2, [pc, #732]	@ (8000c0c <main+0x610>)
 800092e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	4413      	add	r3, r2
 8000936:	78db      	ldrb	r3, [r3, #3]
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	9100      	str	r1, [sp, #0]
 800093c:	4623      	mov	r3, r4
 800093e:	4602      	mov	r2, r0
 8000940:	49b3      	ldr	r1, [pc, #716]	@ (8000c10 <main+0x614>)
 8000942:	48b4      	ldr	r0, [pc, #720]	@ (8000c14 <main+0x618>)
 8000944:	f005 fcfa 	bl	800633c <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000948:	48b2      	ldr	r0, [pc, #712]	@ (8000c14 <main+0x618>)
 800094a:	f7ff fc49 	bl	80001e0 <strlen>
 800094e:	4603      	mov	r3, r0
 8000950:	b29a      	uxth	r2, r3
 8000952:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000956:	49af      	ldr	r1, [pc, #700]	@ (8000c14 <main+0x618>)
 8000958:	48af      	ldr	r0, [pc, #700]	@ (8000c18 <main+0x61c>)
 800095a:	f004 fc4b 	bl	80051f4 <HAL_UART_Transmit>
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 800095e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000962:	3301      	adds	r3, #1
 8000964:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000968:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800096c:	2b03      	cmp	r3, #3
 800096e:	ddc9      	ble.n	8000904 <main+0x308>
	  }


	  sprintf((char*)txd_msg_buffer, "\r\n SETUP is done. Press Blue Button for RUN MODE");
 8000970:	49aa      	ldr	r1, [pc, #680]	@ (8000c1c <main+0x620>)
 8000972:	48a8      	ldr	r0, [pc, #672]	@ (8000c14 <main+0x618>)
 8000974:	f005 fce2 	bl	800633c <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000978:	48a6      	ldr	r0, [pc, #664]	@ (8000c14 <main+0x618>)
 800097a:	f7ff fc31 	bl	80001e0 <strlen>
 800097e:	4603      	mov	r3, r0
 8000980:	b29a      	uxth	r2, r3
 8000982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000986:	49a3      	ldr	r1, [pc, #652]	@ (8000c14 <main+0x618>)
 8000988:	48a3      	ldr	r0, [pc, #652]	@ (8000c18 <main+0x61c>)
 800098a:	f004 fc33 	bl	80051f4 <HAL_UART_Transmit>

	  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {}
 800098e:	bf00      	nop
 8000990:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000994:	48a2      	ldr	r0, [pc, #648]	@ (8000c20 <main+0x624>)
 8000996:	f002 fb71 	bl	800307c <HAL_GPIO_ReadPin>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d1f7      	bne.n	8000990 <main+0x394>

	  clock_mins = 0; clock_hours = 0;
 80009a0:	4ba0      	ldr	r3, [pc, #640]	@ (8000c24 <main+0x628>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	701a      	strb	r2, [r3, #0]
 80009a6:	4ba0      	ldr	r3, [pc, #640]	@ (8000c28 <main+0x62c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
	  sprintf( clk_label, "\r\n Wall Clk | Zone/Inlet | Motor Speed PWM | Motor RPM | Reservoir Water Depth ");
 80009ac:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80009b0:	499e      	ldr	r1, [pc, #632]	@ (8000c2c <main+0x630>)
 80009b2:	4618      	mov	r0, r3
 80009b4:	f005 fcc2 	bl	800633c <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)clk_label, strlen(clk_label), HAL_MAX_DELAY);
 80009b8:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fc0f 	bl	80001e0 <strlen>
 80009c2:	4603      	mov	r3, r0
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	4892      	ldr	r0, [pc, #584]	@ (8000c18 <main+0x61c>)
 80009d0:	f004 fc10 	bl	80051f4 <HAL_UART_Transmit>

	  //set all values to ' '
	  for (int i = 0; i < 24; i++) {
 80009d4:	2300      	movs	r3, #0
 80009d6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80009da:	e00a      	b.n	80009f2 <main+0x3f6>
		  OutputData[i].value = ' ';
 80009dc:	4a94      	ldr	r2, [pc, #592]	@ (8000c30 <main+0x634>)
 80009de:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80009e2:	2120      	movs	r1, #32
 80009e4:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
	  for (int i = 0; i < 24; i++) {
 80009e8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80009ec:	3301      	adds	r3, #1
 80009ee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80009f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80009f6:	2b17      	cmp	r3, #23
 80009f8:	ddf0      	ble.n	80009dc <main+0x3e0>
	  }

	  format_time(OutputData, pipeline);
 80009fa:	4984      	ldr	r1, [pc, #528]	@ (8000c0c <main+0x610>)
 80009fc:	488c      	ldr	r0, [pc, #560]	@ (8000c30 <main+0x634>)
 80009fe:	f000 fdff 	bl	8001600 <format_time>

	  uint8_t counter = 0;
 8000a02:	2300      	movs	r3, #0
 8000a04:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	  while (1) {
		  // Continuously print

		  if (wall_clock_hr_update_flag) {
 8000a08:	4b8a      	ldr	r3, [pc, #552]	@ (8000c34 <main+0x638>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d0fa      	beq.n	8000a08 <main+0x40c>
		  	  wall_clock_hr_update_flag = 0;
 8000a12:	4b88      	ldr	r3, [pc, #544]	@ (8000c34 <main+0x638>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	701a      	strb	r2, [r3, #0]

		  	  //adc start
		  	  if (OutputData[counter].pwm == 0 && OutputData[counter].value != ' ') {	//only capture adc value if pipe is specified
 8000a18:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a1c:	4a84      	ldr	r2, [pc, #528]	@ (8000c30 <main+0x634>)
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	4413      	add	r3, r2
 8000a22:	785b      	ldrb	r3, [r3, #1]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d12e      	bne.n	8000a86 <main+0x48a>
 8000a28:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a2c:	4a80      	ldr	r2, [pc, #512]	@ (8000c30 <main+0x634>)
 8000a2e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000a32:	2b20      	cmp	r3, #32
 8000a34:	d027      	beq.n	8000a86 <main+0x48a>
		  		  ADC_Select_CH(9);
 8000a36:	2009      	movs	r0, #9
 8000a38:	f000 fe46 	bl	80016c8 <ADC_Select_CH>
				  HAL_ADC_Start(&hadc1);
 8000a3c:	487e      	ldr	r0, [pc, #504]	@ (8000c38 <main+0x63c>)
 8000a3e:	f001 fc25 	bl	800228c <HAL_ADC_Start>
				  HAL_ADC_PollForConversion(&hadc1, 1000);
 8000a42:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a46:	487c      	ldr	r0, [pc, #496]	@ (8000c38 <main+0x63c>)
 8000a48:	f001 fd07 	bl	800245a <HAL_ADC_PollForConversion>
				  uint8_t ADC_CH9 = HAL_ADC_GetValue(&hadc1);
 8000a4c:	487a      	ldr	r0, [pc, #488]	@ (8000c38 <main+0x63c>)
 8000a4e:	f001 fd8f 	bl	8002570 <HAL_ADC_GetValue>
 8000a52:	4603      	mov	r3, r0
 8000a54:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
				  HAL_ADC_Stop(&hadc1);
 8000a58:	4877      	ldr	r0, [pc, #476]	@ (8000c38 <main+0x63c>)
 8000a5a:	f001 fccb 	bl	80023f4 <HAL_ADC_Stop>

				  OutputData[counter].pwm = (ADC_CH9 * 100)/255;
 8000a5e:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8000a62:	2264      	movs	r2, #100	@ 0x64
 8000a64:	fb02 f303 	mul.w	r3, r2, r3
 8000a68:	4a74      	ldr	r2, [pc, #464]	@ (8000c3c <main+0x640>)
 8000a6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a6e:	441a      	add	r2, r3
 8000a70:	11d2      	asrs	r2, r2, #7
 8000a72:	17db      	asrs	r3, r3, #31
 8000a74:	1ad2      	subs	r2, r2, r3
 8000a76:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a7a:	b2d1      	uxtb	r1, r2
 8000a7c:	4a6c      	ldr	r2, [pc, #432]	@ (8000c30 <main+0x634>)
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	4413      	add	r3, r2
 8000a82:	460a      	mov	r2, r1
 8000a84:	705a      	strb	r2, [r3, #1]
		  	  }
		  	  //adc end

		  	  // set motor PWM and LED color
		  	  HAL_GPIO_WritePin(GPIOA, BLU_Pin|GRN_Pin|RED_Pin, GPIO_PIN_RESET);
 8000a86:	2200      	movs	r2, #0
 8000a88:	f44f 51c8 	mov.w	r1, #6400	@ 0x1900
 8000a8c:	486c      	ldr	r0, [pc, #432]	@ (8000c40 <main+0x644>)
 8000a8e:	f002 fb0d 	bl	80030ac <HAL_GPIO_WritePin>

		  	  if (OutputData[counter].value == 0) {
 8000a92:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000a96:	4a66      	ldr	r2, [pc, #408]	@ (8000c30 <main+0x634>)
 8000a98:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d11d      	bne.n	8000adc <main+0x4e0>
		  		  TIM2 -> CCR2 = 0;
 8000aa0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	639a      	str	r2, [r3, #56]	@ 0x38
			  	  TIM2 -> CCR1 = (TIM2 -> ARR + 1) * OutputData[counter].pwm / 100;
 8000aa8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aae:	1c5a      	adds	r2, r3, #1
 8000ab0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000ab4:	495e      	ldr	r1, [pc, #376]	@ (8000c30 <main+0x634>)
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	440b      	add	r3, r1
 8000aba:	785b      	ldrb	r3, [r3, #1]
 8000abc:	fb02 f303 	mul.w	r3, r2, r3
 8000ac0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ac4:	495f      	ldr	r1, [pc, #380]	@ (8000c44 <main+0x648>)
 8000ac6:	fba1 1303 	umull	r1, r3, r1, r3
 8000aca:	095b      	lsrs	r3, r3, #5
 8000acc:	6353      	str	r3, [r2, #52]	@ 0x34
			  	  // set LED to purple
			  	  HAL_GPIO_WritePin(GPIOA, BLU_Pin|RED_Pin, GPIO_PIN_SET);
 8000ace:	2201      	movs	r2, #1
 8000ad0:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 8000ad4:	485a      	ldr	r0, [pc, #360]	@ (8000c40 <main+0x644>)
 8000ad6:	f002 fae9 	bl	80030ac <HAL_GPIO_WritePin>
 8000ada:	e039      	b.n	8000b50 <main+0x554>
		  	  }
		  	  else {
		  		  TIM2 -> CCR1 = 0;
 8000adc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	635a      	str	r2, [r3, #52]	@ 0x34
		  		  TIM2 -> CCR2 = (TIM2 -> ARR + 1) * OutputData[counter].pwm / 100;
 8000ae4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aea:	1c5a      	adds	r2, r3, #1
 8000aec:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000af0:	494f      	ldr	r1, [pc, #316]	@ (8000c30 <main+0x634>)
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	440b      	add	r3, r1
 8000af6:	785b      	ldrb	r3, [r3, #1]
 8000af8:	fb02 f303 	mul.w	r3, r2, r3
 8000afc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b00:	4950      	ldr	r1, [pc, #320]	@ (8000c44 <main+0x648>)
 8000b02:	fba1 1303 	umull	r1, r3, r1, r3
 8000b06:	095b      	lsrs	r3, r3, #5
 8000b08:	6393      	str	r3, [r2, #56]	@ 0x38
		  		  switch (OutputData[counter].value) {
 8000b0a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b0e:	4a48      	ldr	r2, [pc, #288]	@ (8000c30 <main+0x634>)
 8000b10:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000b14:	2b03      	cmp	r3, #3
 8000b16:	d014      	beq.n	8000b42 <main+0x546>
 8000b18:	2b03      	cmp	r3, #3
 8000b1a:	dc19      	bgt.n	8000b50 <main+0x554>
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d002      	beq.n	8000b26 <main+0x52a>
 8000b20:	2b02      	cmp	r3, #2
 8000b22:	d007      	beq.n	8000b34 <main+0x538>
 8000b24:	e014      	b.n	8000b50 <main+0x554>
		  		  	  case(1):
						HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b2c:	4844      	ldr	r0, [pc, #272]	@ (8000c40 <main+0x644>)
 8000b2e:	f002 fabd 	bl	80030ac <HAL_GPIO_WritePin>
		  		  	  	break;
 8000b32:	e00d      	b.n	8000b50 <main+0x554>
		  		  	  case(2):
						HAL_GPIO_WritePin(GPIOA, GRN_Pin, GPIO_PIN_SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3a:	4841      	ldr	r0, [pc, #260]	@ (8000c40 <main+0x644>)
 8000b3c:	f002 fab6 	bl	80030ac <HAL_GPIO_WritePin>
		  		  	  	break;
 8000b40:	e006      	b.n	8000b50 <main+0x554>
		  		  	  case(3):
						HAL_GPIO_WritePin(GPIOA, BLU_Pin, GPIO_PIN_SET);
 8000b42:	2201      	movs	r2, #1
 8000b44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b48:	483d      	ldr	r0, [pc, #244]	@ (8000c40 <main+0x644>)
 8000b4a:	f002 faaf 	bl	80030ac <HAL_GPIO_WritePin>
		  		  	  	break;
 8000b4e:	bf00      	nop
		  		  }
		  	  }

		  	  // Distance sensor start
		  	  hcsr04_Rx_flag = 0;
 8000b50:	4b3d      	ldr	r3, [pc, #244]	@ (8000c48 <main+0x64c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
		  	  first_edge = 0;
 8000b56:	4b3d      	ldr	r3, [pc, #244]	@ (8000c4c <main+0x650>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	701a      	strb	r2, [r3, #0]
		  	  time_edge1 = 0;
 8000b5c:	4b3c      	ldr	r3, [pc, #240]	@ (8000c50 <main+0x654>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	801a      	strh	r2, [r3, #0]
		  	  time_edge2 = 0;
 8000b62:	4b3c      	ldr	r3, [pc, #240]	@ (8000c54 <main+0x658>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	801a      	strh	r2, [r3, #0]
		  	  time_diff = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

		  	  HCSR04_TRIG_PULSE();
 8000b6e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000b72:	469c      	mov	ip, r3
 8000b74:	f7ff fd22 	bl	80005bc <HCSR04_TRIG_PULSE.0>

		  	  while (hcsr04_Rx_flag == 0) {};
 8000b78:	bf00      	nop
 8000b7a:	4b33      	ldr	r3, [pc, #204]	@ (8000c48 <main+0x64c>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0fa      	beq.n	8000b7a <main+0x57e>

		  	  time_diff = time_edge2 - time_edge1;
 8000b84:	4b33      	ldr	r3, [pc, #204]	@ (8000c54 <main+0x658>)
 8000b86:	881b      	ldrh	r3, [r3, #0]
 8000b88:	b29a      	uxth	r2, r3
 8000b8a:	4b31      	ldr	r3, [pc, #196]	@ (8000c50 <main+0x654>)
 8000b8c:	881b      	ldrh	r3, [r3, #0]
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
		  	  distance = time_diff/58;
 8000b96:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000b9a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c58 <main+0x65c>)
 8000b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba0:	095b      	lsrs	r3, r3, #5
 8000ba2:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
		  	  distance = 120-(distance*10);
 8000ba6:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000baa:	461a      	mov	r2, r3
 8000bac:	0352      	lsls	r2, r2, #13
 8000bae:	1ad2      	subs	r2, r2, r3
 8000bb0:	0092      	lsls	r2, r2, #2
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	3378      	adds	r3, #120	@ 0x78
 8000bba:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

		  	  uint8_t tens = distance / 10;
 8000bbe:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000bc2:	4a26      	ldr	r2, [pc, #152]	@ (8000c5c <main+0x660>)
 8000bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc8:	08db      	lsrs	r3, r3, #3
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
		  	  uint8_t ones = distance % 10;
 8000bd0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8000bd4:	4b21      	ldr	r3, [pc, #132]	@ (8000c5c <main+0x660>)
 8000bd6:	fba3 1302 	umull	r1, r3, r3, r2
 8000bda:	08d9      	lsrs	r1, r3, #3
 8000bdc:	460b      	mov	r3, r1
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	440b      	add	r3, r1
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

		  	  DIGITS_Display(tens, ones);
 8000bec:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8000bf0:	f897 3108 	ldrb.w	r3, [r7, #264]	@ 0x108
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f000 ff3e 	bl	8001a78 <DIGITS_Display>

		  	  if (distance == 0) {
 8000bfc:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d12d      	bne.n	8000c60 <main+0x664>
		  		  print_empty_error();
 8000c04:	f000 fefe 	bl	8001a04 <print_empty_error>
		  		  break;
 8000c08:	e078      	b.n	8000cfc <main+0x700>
 8000c0a:	bf00      	nop
 8000c0c:	2000027c 	.word	0x2000027c
 8000c10:	08006dac 	.word	0x08006dac
 8000c14:	200002bc 	.word	0x200002bc
 8000c18:	20000228 	.word	0x20000228
 8000c1c:	08006df4 	.word	0x08006df4
 8000c20:	40020800 	.word	0x40020800
 8000c24:	20000271 	.word	0x20000271
 8000c28:	20000270 	.word	0x20000270
 8000c2c:	08006e28 	.word	0x08006e28
 8000c30:	2000028c 	.word	0x2000028c
 8000c34:	20000272 	.word	0x20000272
 8000c38:	20000078 	.word	0x20000078
 8000c3c:	80808081 	.word	0x80808081
 8000c40:	40020000 	.word	0x40020000
 8000c44:	51eb851f 	.word	0x51eb851f
 8000c48:	2000033c 	.word	0x2000033c
 8000c4c:	2000033d 	.word	0x2000033d
 8000c50:	2000033e 	.word	0x2000033e
 8000c54:	20000340 	.word	0x20000340
 8000c58:	8d3dcb09 	.word	0x8d3dcb09
 8000c5c:	cccccccd 	.word	0xcccccccd
		  	  }
		  	  // Distance sensor end
		  	  // read current rpm
		  	  uint16_t rpm = get_rpm();
 8000c60:	f000 fe92 	bl	8001988 <get_rpm>
 8000c64:	4603      	mov	r3, r0
 8000c66:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104

			  sprintf(clk_msg_buffer, "\r\n %d | %c | %d | %d | %d",  counter, OutputData[counter].value, OutputData[counter].pwm, rpm, distance);
 8000c6a:	f897 110f 	ldrb.w	r1, [r7, #271]	@ 0x10f
 8000c6e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000c72:	4a23      	ldr	r2, [pc, #140]	@ (8000d00 <main+0x704>)
 8000c74:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000c78:	461d      	mov	r5, r3
 8000c7a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000c7e:	4a20      	ldr	r2, [pc, #128]	@ (8000d00 <main+0x704>)
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	4413      	add	r3, r2
 8000c84:	785b      	ldrb	r3, [r3, #1]
 8000c86:	461c      	mov	r4, r3
 8000c88:	f8b7 3104 	ldrh.w	r3, [r7, #260]	@ 0x104
 8000c8c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 8000c90:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8000c94:	9202      	str	r2, [sp, #8]
 8000c96:	9301      	str	r3, [sp, #4]
 8000c98:	9400      	str	r4, [sp, #0]
 8000c9a:	462b      	mov	r3, r5
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	4919      	ldr	r1, [pc, #100]	@ (8000d04 <main+0x708>)
 8000ca0:	f005 fb4c 	bl	800633c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t *)clk_msg_buffer, strlen(clk_msg_buffer), HAL_MAX_DELAY);
 8000ca4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff fa99 	bl	80001e0 <strlen>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8000cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cba:	4813      	ldr	r0, [pc, #76]	@ (8000d08 <main+0x70c>)
 8000cbc:	f004 fa9a 	bl	80051f4 <HAL_UART_Transmit>
			  counter++;
 8000cc0:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

			  if (clock_hours == 23) {
 8000cca:	4b10      	ldr	r3, [pc, #64]	@ (8000d0c <main+0x710>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	2b17      	cmp	r3, #23
 8000cd2:	f47f ae99 	bne.w	8000a08 <main+0x40c>
				  sprintf(irrigation_done_msg, "\r\n Irrigation completed. " );
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	490d      	ldr	r1, [pc, #52]	@ (8000d10 <main+0x714>)
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f005 fb2e 	bl	800633c <siprintf>
				  HAL_UART_Transmit(&huart2, (uint8_t *)irrigation_done_msg, strlen(irrigation_done_msg), HAL_MAX_DELAY);
 8000ce0:	463b      	mov	r3, r7
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fa7c 	bl	80001e0 <strlen>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	b29a      	uxth	r2, r3
 8000cec:	4639      	mov	r1, r7
 8000cee:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf2:	4805      	ldr	r0, [pc, #20]	@ (8000d08 <main+0x70c>)
 8000cf4:	f004 fa7e 	bl	80051f4 <HAL_UART_Transmit>
				  break;
 8000cf8:	bf00      	nop
 8000cfa:	e7ff      	b.n	8000cfc <main+0x700>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  }

	  while (1) {}
 8000cfc:	e7fe      	b.n	8000cfc <main+0x700>
 8000cfe:	bf00      	nop
 8000d00:	2000028c 	.word	0x2000028c
 8000d04:	08006e78 	.word	0x08006e78
 8000d08:	20000228 	.word	0x20000228
 8000d0c:	20000270 	.word	0x20000270
 8000d10:	08006e94 	.word	0x08006e94

08000d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b094      	sub	sp, #80	@ 0x50
 8000d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1a:	f107 0320 	add.w	r3, r7, #32
 8000d1e:	2230      	movs	r2, #48	@ 0x30
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f005 fb2c 	bl	8006380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60bb      	str	r3, [r7, #8]
 8000d3c:	4b23      	ldr	r3, [pc, #140]	@ (8000dcc <SystemClock_Config+0xb8>)
 8000d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d40:	4a22      	ldr	r2, [pc, #136]	@ (8000dcc <SystemClock_Config+0xb8>)
 8000d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d48:	4b20      	ldr	r3, [pc, #128]	@ (8000dcc <SystemClock_Config+0xb8>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d50:	60bb      	str	r3, [r7, #8]
 8000d52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d54:	2300      	movs	r3, #0
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	4b1d      	ldr	r3, [pc, #116]	@ (8000dd0 <SystemClock_Config+0xbc>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d60:	4a1b      	ldr	r2, [pc, #108]	@ (8000dd0 <SystemClock_Config+0xbc>)
 8000d62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	4b19      	ldr	r3, [pc, #100]	@ (8000dd0 <SystemClock_Config+0xbc>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d74:	2302      	movs	r3, #2
 8000d76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d7c:	2310      	movs	r3, #16
 8000d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d84:	f107 0320 	add.w	r3, r7, #32
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f002 f9a9 	bl	80030e0 <HAL_RCC_OscConfig>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000d94:	f000 ff34 	bl	8001c00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d98:	230f      	movs	r3, #15
 8000d9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dac:	f107 030c 	add.w	r3, r7, #12
 8000db0:	2100      	movs	r1, #0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 fc0c 	bl	80035d0 <HAL_RCC_ClockConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000dbe:	f000 ff1f 	bl	8001c00 <Error_Handler>
  }
}
 8000dc2:	bf00      	nop
 8000dc4:	3750      	adds	r7, #80	@ 0x50
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40023800 	.word	0x40023800
 8000dd0:	40007000 	.word	0x40007000

08000dd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dda:	463b      	mov	r3, r7
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000de6:	4b21      	ldr	r3, [pc, #132]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000de8:	4a21      	ldr	r2, [pc, #132]	@ (8000e70 <MX_ADC1_Init+0x9c>)
 8000dea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000dec:	4b1f      	ldr	r3, [pc, #124]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000df2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000df8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e04:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e0c:	4b17      	ldr	r3, [pc, #92]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e12:	4b16      	ldr	r3, [pc, #88]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e14:	4a17      	ldr	r2, [pc, #92]	@ (8000e74 <MX_ADC1_Init+0xa0>)
 8000e16:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e18:	4b14      	ldr	r3, [pc, #80]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e1e:	4b13      	ldr	r3, [pc, #76]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e24:	4b11      	ldr	r3, [pc, #68]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e32:	480e      	ldr	r0, [pc, #56]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e34:	f001 f9e6 	bl	8002204 <HAL_ADC_Init>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000e3e:	f000 fedf 	bl	8001c00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000e42:	2309      	movs	r3, #9
 8000e44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e46:	2301      	movs	r3, #1
 8000e48:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e4e:	463b      	mov	r3, r7
 8000e50:	4619      	mov	r1, r3
 8000e52:	4806      	ldr	r0, [pc, #24]	@ (8000e6c <MX_ADC1_Init+0x98>)
 8000e54:	f001 fb9a 	bl	800258c <HAL_ADC_ConfigChannel>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000e5e:	f000 fecf 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e62:	bf00      	nop
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000078 	.word	0x20000078
 8000e70:	40012000 	.word	0x40012000
 8000e74:	0f000001 	.word	0x0f000001

08000e78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08e      	sub	sp, #56	@ 0x38
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e8c:	f107 0320 	add.w	r3, r7, #32
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
 8000ea4:	615a      	str	r2, [r3, #20]
 8000ea6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ea8:	4b34      	ldr	r3, [pc, #208]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000eaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8000eb0:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000eb2:	220f      	movs	r2, #15
 8000eb4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb6:	4b31      	ldr	r3, [pc, #196]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8000ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000ebe:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000ec2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000eca:	4b2c      	ldr	r3, [pc, #176]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000ecc:	2280      	movs	r2, #128	@ 0x80
 8000ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ed0:	482a      	ldr	r0, [pc, #168]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000ed2:	f002 fd9d 	bl	8003a10 <HAL_TIM_Base_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000edc:	f000 fe90 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ee6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eea:	4619      	mov	r1, r3
 8000eec:	4823      	ldr	r0, [pc, #140]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000eee:	f003 fb95 	bl	800461c <HAL_TIM_ConfigClockSource>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000ef8:	f000 fe82 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000efc:	481f      	ldr	r0, [pc, #124]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000efe:	f002 fec2 	bl	8003c86 <HAL_TIM_PWM_Init>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000f08:	f000 fe7a 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f14:	f107 0320 	add.w	r3, r7, #32
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4818      	ldr	r0, [pc, #96]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000f1c:	f004 f898 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000f26:	f000 fe6b 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f2a:	2360      	movs	r3, #96	@ 0x60
 8000f2c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1200-1;
 8000f2e:	f240 43af 	movw	r3, #1199	@ 0x4af
 8000f32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2200      	movs	r2, #0
 8000f40:	4619      	mov	r1, r3
 8000f42:	480e      	ldr	r0, [pc, #56]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000f44:	f003 faa8 	bl	8004498 <HAL_TIM_PWM_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000f4e:	f000 fe57 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	2204      	movs	r2, #4
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4807      	ldr	r0, [pc, #28]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000f5e:	f003 fa9b 	bl	8004498 <HAL_TIM_PWM_ConfigChannel>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8000f68:	f000 fe4a 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f6c:	4803      	ldr	r0, [pc, #12]	@ (8000f7c <MX_TIM2_Init+0x104>)
 8000f6e:	f000 ff67 	bl	8001e40 <HAL_TIM_MspPostInit>

}
 8000f72:	bf00      	nop
 8000f74:	3738      	adds	r7, #56	@ 0x38
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200000c0 	.word	0x200000c0

08000f80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	@ 0x28
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f86:	f107 0318 	add.w	r3, r7, #24
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000faa:	4b2b      	ldr	r3, [pc, #172]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fac:	4a2b      	ldr	r2, [pc, #172]	@ (800105c <MX_TIM3_Init+0xdc>)
 8000fae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 8000fb0:	4b29      	ldr	r3, [pc, #164]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb6:	4b28      	ldr	r3, [pc, #160]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000fbc:	4b26      	ldr	r3, [pc, #152]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fc2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc4:	4b24      	ldr	r3, [pc, #144]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fca:	4b23      	ldr	r3, [pc, #140]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fd0:	4821      	ldr	r0, [pc, #132]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fd2:	f002 fd1d 	bl	8003a10 <HAL_TIM_Base_Init>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8000fdc:	f000 fe10 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fe6:	f107 0318 	add.w	r3, r7, #24
 8000fea:	4619      	mov	r1, r3
 8000fec:	481a      	ldr	r0, [pc, #104]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000fee:	f003 fb15 	bl	800461c <HAL_TIM_ConfigClockSource>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000ff8:	f000 fe02 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000ffc:	4816      	ldr	r0, [pc, #88]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8000ffe:	f002 ff4b 	bl	8003e98 <HAL_TIM_IC_Init>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001008:	f000 fdfa 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800100c:	2300      	movs	r3, #0
 800100e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	4619      	mov	r1, r3
 800101a:	480f      	ldr	r0, [pc, #60]	@ (8001058 <MX_TIM3_Init+0xd8>)
 800101c:	f004 f818 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001026:	f000 fdeb 	bl	8001c00 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800102a:	230a      	movs	r3, #10
 800102c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800102e:	2301      	movs	r3, #1
 8001030:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800103a:	463b      	mov	r3, r7
 800103c:	2200      	movs	r2, #0
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_TIM3_Init+0xd8>)
 8001042:	f003 f98d 	bl	8004360 <HAL_TIM_IC_ConfigChannel>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800104c:	f000 fdd8 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	3728      	adds	r7, #40	@ 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000108 	.word	0x20000108
 800105c:	40000400 	.word	0x40000400

08001060 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08e      	sub	sp, #56	@ 0x38
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001066:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001074:	f107 0320 	add.w	r3, r7, #32
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800107e:	1d3b      	adds	r3, r7, #4
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
 800108c:	615a      	str	r2, [r3, #20]
 800108e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001090:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <MX_TIM4_Init+0xe4>)
 8001092:	4a2d      	ldr	r2, [pc, #180]	@ (8001148 <MX_TIM4_Init+0xe8>)
 8001094:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8001096:	4b2b      	ldr	r3, [pc, #172]	@ (8001144 <MX_TIM4_Init+0xe4>)
 8001098:	220f      	movs	r2, #15
 800109a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109c:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <MX_TIM4_Init+0xe4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 80010a2:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <MX_TIM4_Init+0xe4>)
 80010a4:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80010a8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010aa:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <MX_TIM4_Init+0xe4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010b0:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <MX_TIM4_Init+0xe4>)
 80010b2:	2280      	movs	r2, #128	@ 0x80
 80010b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010b6:	4823      	ldr	r0, [pc, #140]	@ (8001144 <MX_TIM4_Init+0xe4>)
 80010b8:	f002 fcaa 	bl	8003a10 <HAL_TIM_Base_Init>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80010c2:	f000 fd9d 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010d0:	4619      	mov	r1, r3
 80010d2:	481c      	ldr	r0, [pc, #112]	@ (8001144 <MX_TIM4_Init+0xe4>)
 80010d4:	f003 faa2 	bl	800461c <HAL_TIM_ConfigClockSource>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80010de:	f000 fd8f 	bl	8001c00 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80010e2:	4818      	ldr	r0, [pc, #96]	@ (8001144 <MX_TIM4_Init+0xe4>)
 80010e4:	f002 fdcf 	bl	8003c86 <HAL_TIM_PWM_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80010ee:	f000 fd87 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f6:	2300      	movs	r3, #0
 80010f8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010fa:	f107 0320 	add.w	r3, r7, #32
 80010fe:	4619      	mov	r1, r3
 8001100:	4810      	ldr	r0, [pc, #64]	@ (8001144 <MX_TIM4_Init+0xe4>)
 8001102:	f003 ffa5 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800110c:	f000 fd78 	bl	8001c00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001110:	2360      	movs	r3, #96	@ 0x60
 8001112:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001118:	2300      	movs	r3, #0
 800111a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	2204      	movs	r2, #4
 8001124:	4619      	mov	r1, r3
 8001126:	4807      	ldr	r0, [pc, #28]	@ (8001144 <MX_TIM4_Init+0xe4>)
 8001128:	f003 f9b6 	bl	8004498 <HAL_TIM_PWM_ConfigChannel>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001132:	f000 fd65 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001136:	4803      	ldr	r0, [pc, #12]	@ (8001144 <MX_TIM4_Init+0xe4>)
 8001138:	f000 fe82 	bl	8001e40 <HAL_TIM_MspPostInit>

}
 800113c:	bf00      	nop
 800113e:	3738      	adds	r7, #56	@ 0x38
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000150 	.word	0x20000150
 8001148:	40000800 	.word	0x40000800

0800114c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001152:	f107 0308 	add.w	r3, r7, #8
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001160:	463b      	mov	r3, r7
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001168:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <MX_TIM5_Init+0x94>)
 800116a:	4a1e      	ldr	r2, [pc, #120]	@ (80011e4 <MX_TIM5_Init+0x98>)
 800116c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 5333-1;
 800116e:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <MX_TIM5_Init+0x94>)
 8001170:	f241 42d4 	movw	r2, #5332	@ 0x14d4
 8001174:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001176:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <MX_TIM5_Init+0x94>)
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 800117c:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <MX_TIM5_Init+0x94>)
 800117e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001182:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001184:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_TIM5_Init+0x94>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_TIM5_Init+0x94>)
 800118c:	2280      	movs	r2, #128	@ 0x80
 800118e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001190:	4813      	ldr	r0, [pc, #76]	@ (80011e0 <MX_TIM5_Init+0x94>)
 8001192:	f002 fc3d 	bl	8003a10 <HAL_TIM_Base_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800119c:	f000 fd30 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	4619      	mov	r1, r3
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <MX_TIM5_Init+0x94>)
 80011ae:	f003 fa35 	bl	800461c <HAL_TIM_ConfigClockSource>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80011b8:	f000 fd22 	bl	8001c00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011bc:	2300      	movs	r3, #0
 80011be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80011c4:	463b      	mov	r3, r7
 80011c6:	4619      	mov	r1, r3
 80011c8:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_TIM5_Init+0x94>)
 80011ca:	f003 ff41 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80011d4:	f000 fd14 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80011d8:	bf00      	nop
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000198 	.word	0x20000198
 80011e4:	40000c00 	.word	0x40000c00

080011e8 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ee:	463b      	mov	r3, r7
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80011fa:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <MX_TIM9_Init+0x6c>)
 80011fc:	4a16      	ldr	r2, [pc, #88]	@ (8001258 <MX_TIM9_Init+0x70>)
 80011fe:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 16000-1;
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <MX_TIM9_Init+0x6c>)
 8001202:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001206:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001208:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <MX_TIM9_Init+0x6c>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 800120e:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <MX_TIM9_Init+0x6c>)
 8001210:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001214:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001216:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <MX_TIM9_Init+0x6c>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <MX_TIM9_Init+0x6c>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001222:	480c      	ldr	r0, [pc, #48]	@ (8001254 <MX_TIM9_Init+0x6c>)
 8001224:	f002 fbf4 	bl	8003a10 <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 800122e:	f000 fce7 	bl	8001c00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001232:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001236:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	@ (8001254 <MX_TIM9_Init+0x6c>)
 800123e:	f003 f9ed 	bl	800461c <HAL_TIM_ConfigClockSource>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001248:	f000 fcda 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200001e0 	.word	0x200001e0
 8001258:	40014000 	.word	0x40014000

0800125c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001260:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001262:	4a12      	ldr	r2, [pc, #72]	@ (80012ac <MX_USART2_UART_Init+0x50>)
 8001264:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001266:	4b10      	ldr	r3, [pc, #64]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001268:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800126c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800126e:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001274:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800127a:	4b0b      	ldr	r3, [pc, #44]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001280:	4b09      	ldr	r3, [pc, #36]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001282:	220c      	movs	r2, #12
 8001284:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001286:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800128c:	4b06      	ldr	r3, [pc, #24]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001292:	4805      	ldr	r0, [pc, #20]	@ (80012a8 <MX_USART2_UART_Init+0x4c>)
 8001294:	f003 ff5e 	bl	8005154 <HAL_UART_Init>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800129e:	f000 fcaf 	bl	8001c00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000228 	.word	0x20000228
 80012ac:	40004400 	.word	0x40004400

080012b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]
 80012ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001434 <MX_GPIO_Init+0x184>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a59      	ldr	r2, [pc, #356]	@ (8001434 <MX_GPIO_Init+0x184>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b57      	ldr	r3, [pc, #348]	@ (8001434 <MX_GPIO_Init+0x184>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b53      	ldr	r3, [pc, #332]	@ (8001434 <MX_GPIO_Init+0x184>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a52      	ldr	r2, [pc, #328]	@ (8001434 <MX_GPIO_Init+0x184>)
 80012ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b50      	ldr	r3, [pc, #320]	@ (8001434 <MX_GPIO_Init+0x184>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	4b4c      	ldr	r3, [pc, #304]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a4b      	ldr	r2, [pc, #300]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b49      	ldr	r3, [pc, #292]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b45      	ldr	r3, [pc, #276]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a44      	ldr	r2, [pc, #272]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b42      	ldr	r3, [pc, #264]	@ (8001434 <MX_GPIO_Init+0x184>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	4b3e      	ldr	r3, [pc, #248]	@ (8001434 <MX_GPIO_Init+0x184>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a3d      	ldr	r2, [pc, #244]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001340:	f043 0308 	orr.w	r3, r3, #8
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b3b      	ldr	r3, [pc, #236]	@ (8001434 <MX_GPIO_Init+0x184>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|BLU_Pin|GRN_Pin|RED_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 51c9 	mov.w	r1, #6432	@ 0x1920
 8001358:	4837      	ldr	r0, [pc, #220]	@ (8001438 <MX_GPIO_Init+0x188>)
 800135a:	f001 fea7 	bl	80030ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin|DIGIT_B0_Pin|DIGIT_B1_Pin|DIGIT_B2_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 51e8 	mov.w	r1, #7424	@ 0x1d00
 8001364:	4835      	ldr	r0, [pc, #212]	@ (800143c <MX_GPIO_Init+0x18c>)
 8001366:	f001 fea1 	bl	80030ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIGIT_B3_GPIO_Port, DIGIT_B3_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2104      	movs	r1, #4
 800136e:	4834      	ldr	r0, [pc, #208]	@ (8001440 <MX_GPIO_Init+0x190>)
 8001370:	f001 fe9c 	bl	80030ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin|DIGIT_A1_Pin|HCSR04_TRIG_Pin|DIGIT_A3_Pin, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	f44f 7158 	mov.w	r1, #864	@ 0x360
 800137a:	4832      	ldr	r0, [pc, #200]	@ (8001444 <MX_GPIO_Init+0x194>)
 800137c:	f001 fe96 	bl	80030ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001380:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001386:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800138a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	4829      	ldr	r0, [pc, #164]	@ (800143c <MX_GPIO_Init+0x18c>)
 8001398:	f001 fcec 	bl	8002d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin BLU_Pin GRN_Pin RED_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|BLU_Pin|GRN_Pin|RED_Pin;
 800139c:	f44f 53c9 	mov.w	r3, #6432	@ 0x1920
 80013a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a2:	2301      	movs	r3, #1
 80013a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013aa:	2300      	movs	r3, #0
 80013ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	4619      	mov	r1, r3
 80013b4:	4820      	ldr	r0, [pc, #128]	@ (8001438 <MX_GPIO_Init+0x188>)
 80013b6:	f001 fcdd 	bl	8002d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : RPM_Tick_Pin */
  GPIO_InitStruct.Pin = RPM_Tick_Pin;
 80013ba:	2304      	movs	r3, #4
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RPM_Tick_GPIO_Port, &GPIO_InitStruct);
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4619      	mov	r1, r3
 80013ce:	481d      	ldr	r0, [pc, #116]	@ (8001444 <MX_GPIO_Init+0x194>)
 80013d0:	f001 fcd0 	bl	8002d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGIT_A2_Pin DIGIT_B0_Pin DIGIT_B1_Pin DIGIT_B2_Pin */
  GPIO_InitStruct.Pin = DIGIT_A2_Pin|DIGIT_B0_Pin|DIGIT_B1_Pin|DIGIT_B2_Pin;
 80013d4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80013d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2300      	movs	r3, #0
 80013e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4813      	ldr	r0, [pc, #76]	@ (800143c <MX_GPIO_Init+0x18c>)
 80013ee:	f001 fcc1 	bl	8002d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGIT_B3_Pin */
  GPIO_InitStruct.Pin = DIGIT_B3_Pin;
 80013f2:	2304      	movs	r3, #4
 80013f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f6:	2301      	movs	r3, #1
 80013f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2300      	movs	r3, #0
 8001400:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIGIT_B3_GPIO_Port, &GPIO_InitStruct);
 8001402:	f107 0314 	add.w	r3, r7, #20
 8001406:	4619      	mov	r1, r3
 8001408:	480d      	ldr	r0, [pc, #52]	@ (8001440 <MX_GPIO_Init+0x190>)
 800140a:	f001 fcb3 	bl	8002d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGIT_A0_Pin DIGIT_A1_Pin HCSR04_TRIG_Pin DIGIT_A3_Pin */
  GPIO_InitStruct.Pin = DIGIT_A0_Pin|DIGIT_A1_Pin|HCSR04_TRIG_Pin|DIGIT_A3_Pin;
 800140e:	f44f 7358 	mov.w	r3, #864	@ 0x360
 8001412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001414:	2301      	movs	r3, #1
 8001416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001420:	f107 0314 	add.w	r3, r7, #20
 8001424:	4619      	mov	r1, r3
 8001426:	4807      	ldr	r0, [pc, #28]	@ (8001444 <MX_GPIO_Init+0x194>)
 8001428:	f001 fca4 	bl	8002d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800142c:	bf00      	nop
 800142e:	3728      	adds	r7, #40	@ 0x28
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40023800 	.word	0x40023800
 8001438:	40020000 	.word	0x40020000
 800143c:	40020800 	.word	0x40020800
 8001440:	40020c00 	.word	0x40020c00
 8001444:	40020400 	.word	0x40020400

08001448 <HAL_UART_RxCpltCallback>:

volatile char uart_buf[3];  // max 2 digits + null terminator
volatile uint8_t uart_index = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a25      	ldr	r2, [pc, #148]	@ (80014ec <HAL_UART_RxCpltCallback+0xa4>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d13e      	bne.n	80014d8 <HAL_UART_RxCpltCallback+0x90>
	{
		HAL_UART_Transmit(&huart2, &byte, 1, 100);
 800145a:	2364      	movs	r3, #100	@ 0x64
 800145c:	2201      	movs	r2, #1
 800145e:	4924      	ldr	r1, [pc, #144]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 8001460:	4824      	ldr	r0, [pc, #144]	@ (80014f4 <HAL_UART_RxCpltCallback+0xac>)
 8001462:	f003 fec7 	bl	80051f4 <HAL_UART_Transmit>

		if (byte >= '0' && byte <= '9') {
 8001466:	4b22      	ldr	r3, [pc, #136]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b2f      	cmp	r3, #47	@ 0x2f
 800146c:	d918      	bls.n	80014a0 <HAL_UART_RxCpltCallback+0x58>
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b39      	cmp	r3, #57	@ 0x39
 8001474:	d814      	bhi.n	80014a0 <HAL_UART_RxCpltCallback+0x58>
			if (uart_index < 2) {
 8001476:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <HAL_UART_RxCpltCallback+0xb0>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	b2db      	uxtb	r3, r3
 800147c:	2b01      	cmp	r3, #1
 800147e:	d82b      	bhi.n	80014d8 <HAL_UART_RxCpltCallback+0x90>
				uart_index++;
 8001480:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <HAL_UART_RxCpltCallback+0xb0>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	3301      	adds	r3, #1
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <HAL_UART_RxCpltCallback+0xb0>)
 800148c:	701a      	strb	r2, [r3, #0]
				uart_buf[uart_index] = byte;
 800148e:	4b1a      	ldr	r3, [pc, #104]	@ (80014f8 <HAL_UART_RxCpltCallback+0xb0>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	461a      	mov	r2, r3
 8001496:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 8001498:	7819      	ldrb	r1, [r3, #0]
 800149a:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <HAL_UART_RxCpltCallback+0xb4>)
 800149c:	5499      	strb	r1, [r3, r2]
			if (uart_index < 2) {
 800149e:	e01b      	b.n	80014d8 <HAL_UART_RxCpltCallback+0x90>
			}
		}
		else if (byte == '\r' || byte == '\n')
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b0d      	cmp	r3, #13
 80014a6:	d003      	beq.n	80014b0 <HAL_UART_RxCpltCallback+0x68>
 80014a8:	4b11      	ldr	r3, [pc, #68]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b0a      	cmp	r3, #10
 80014ae:	d113      	bne.n	80014d8 <HAL_UART_RxCpltCallback+0x90>
		{
			// end of input, convert to integer
			uart_buf[uart_index] = '\0';  // null-terminate
 80014b0:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <HAL_UART_RxCpltCallback+0xb0>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <HAL_UART_RxCpltCallback+0xb4>)
 80014ba:	2100      	movs	r1, #0
 80014bc:	5499      	strb	r1, [r3, r2]
			value = atoi((char*)uart_buf);  // convert to number
 80014be:	480f      	ldr	r0, [pc, #60]	@ (80014fc <HAL_UART_RxCpltCallback+0xb4>)
 80014c0:	f004 feb4 	bl	800622c <atoi>
 80014c4:	4603      	mov	r3, r0
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <HAL_UART_RxCpltCallback+0xb8>)
 80014ca:	701a      	strb	r2, [r3, #0]
			uart_index = 0;                 // reset for next input
 80014cc:	4b0a      	ldr	r3, [pc, #40]	@ (80014f8 <HAL_UART_RxCpltCallback+0xb0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
			rcv_intpt_flag = 1;             // signal that value is ready
 80014d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <HAL_UART_RxCpltCallback+0xbc>)
 80014d4:	2201      	movs	r2, #1
 80014d6:	701a      	strb	r2, [r3, #0]
		}
	}
	// continue receiving
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 80014d8:	2201      	movs	r2, #1
 80014da:	4905      	ldr	r1, [pc, #20]	@ (80014f0 <HAL_UART_RxCpltCallback+0xa8>)
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <HAL_UART_RxCpltCallback+0xac>)
 80014de:	f003 ff14 	bl	800530a <HAL_UART_Receive_IT>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40004400 	.word	0x40004400
 80014f0:	20000276 	.word	0x20000276
 80014f4:	20000228 	.word	0x20000228
 80014f8:	20000347 	.word	0x20000347
 80014fc:	20000344 	.word	0x20000344
 8001500:	20000277 	.word	0x20000277
 8001504:	20000278 	.word	0x20000278

08001508 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	if ((htim->Instance == TIM5))
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a16      	ldr	r2, [pc, #88]	@ (8001570 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d11c      	bne.n	8001554 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		wall_clock_hr_update_flag = 0;
 800151a:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
		clock_mins += 1;
 8001520:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	3301      	adds	r3, #1
 8001528:	b2da      	uxtb	r2, r3
 800152a:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800152c:	701a      	strb	r2, [r3, #0]
		if (clock_mins == 60) {
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	2b3c      	cmp	r3, #60	@ 0x3c
 8001536:	d115      	bne.n	8001564 <HAL_TIM_PeriodElapsedCallback+0x5c>
			clock_hours += 1;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <HAL_TIM_PeriodElapsedCallback+0x74>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	3301      	adds	r3, #1
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001544:	701a      	strb	r2, [r3, #0]
			clock_mins = 0;
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
			wall_clock_hr_update_flag = 1;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800154e:	2201      	movs	r2, #1
 8001550:	701a      	strb	r2, [r3, #0]
		}
	}
	else if ((htim -> Instance == TIM9)) {
		rpm_time_out = 1;
	}
}
 8001552:	e007      	b.n	8001564 <HAL_TIM_PeriodElapsedCallback+0x5c>
	else if ((htim -> Instance == TIM9)) {
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a09      	ldr	r2, [pc, #36]	@ (8001580 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d102      	bne.n	8001564 <HAL_TIM_PeriodElapsedCallback+0x5c>
		rpm_time_out = 1;
 800155e:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001560:	2201      	movs	r2, #1
 8001562:	701a      	strb	r2, [r3, #0]
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	40000c00 	.word	0x40000c00
 8001574:	20000272 	.word	0x20000272
 8001578:	20000271 	.word	0x20000271
 800157c:	20000270 	.word	0x20000270
 8001580:	40014000 	.word	0x40014000
 8001584:	20000279 	.word	0x20000279

08001588 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	if (htim -> Instance == TIM3) {
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a15      	ldr	r2, [pc, #84]	@ (80015ec <HAL_TIM_IC_CaptureCallback+0x64>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d123      	bne.n	80015e2 <HAL_TIM_IC_CaptureCallback+0x5a>
		if (htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	7f1b      	ldrb	r3, [r3, #28]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d11f      	bne.n	80015e2 <HAL_TIM_IC_CaptureCallback+0x5a>
			if (first_edge == 0) {
 80015a2:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <HAL_TIM_IC_CaptureCallback+0x68>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d10b      	bne.n	80015c4 <HAL_TIM_IC_CaptureCallback+0x3c>
				time_edge1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80015ac:	2100      	movs	r1, #0
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f003 f8fc 	bl	80047ac <HAL_TIM_ReadCapturedValue>
 80015b4:	4603      	mov	r3, r0
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80015ba:	801a      	strh	r2, [r3, #0]
				first_edge = 1;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <HAL_TIM_IC_CaptureCallback+0x68>)
 80015be:	2201      	movs	r2, #1
 80015c0:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
				hcsr04_Rx_flag = 1;
			}
		}
	}
}
 80015c2:	e00e      	b.n	80015e2 <HAL_TIM_IC_CaptureCallback+0x5a>
				time_edge2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80015c4:	2100      	movs	r1, #0
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f003 f8f0 	bl	80047ac <HAL_TIM_ReadCapturedValue>
 80015cc:	4603      	mov	r3, r0
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <HAL_TIM_IC_CaptureCallback+0x70>)
 80015d2:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2200      	movs	r2, #0
 80015da:	625a      	str	r2, [r3, #36]	@ 0x24
				hcsr04_Rx_flag = 1;
 80015dc:	4b07      	ldr	r3, [pc, #28]	@ (80015fc <HAL_TIM_IC_CaptureCallback+0x74>)
 80015de:	2201      	movs	r2, #1
 80015e0:	701a      	strb	r2, [r3, #0]
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40000400 	.word	0x40000400
 80015f0:	2000033d 	.word	0x2000033d
 80015f4:	2000033e 	.word	0x2000033e
 80015f8:	20000340 	.word	0x20000340
 80015fc:	2000033c 	.word	0x2000033c

08001600 <format_time>:

void format_time(output output_data[24], Pipeline pipeline[4]) {
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < PIPELINE_NUM; i++) {
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
 800160e:	e050      	b.n	80016b2 <format_time+0xb2>
		for (int j = pipeline[i].first_time; j <= pipeline[i].last_time; j++) {
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	4413      	add	r3, r2
 8001618:	789b      	ldrb	r3, [r3, #2]
 800161a:	60bb      	str	r3, [r7, #8]
 800161c:	e03d      	b.n	800169a <format_time+0x9a>
			output_data[j].value = '0' + pipeline[i].value;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	4413      	add	r3, r2
 8001626:	781a      	ldrb	r2, [r3, #0]
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	6879      	ldr	r1, [r7, #4]
 800162e:	440b      	add	r3, r1
 8001630:	3230      	adds	r2, #48	@ 0x30
 8001632:	b2d2      	uxtb	r2, r2
 8001634:	701a      	strb	r2, [r3, #0]

			switch(pipeline[i].pwm) {
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	4413      	add	r3, r2
 800163e:	785b      	ldrb	r3, [r3, #1]
 8001640:	2b03      	cmp	r3, #3
 8001642:	d827      	bhi.n	8001694 <format_time+0x94>
 8001644:	a201      	add	r2, pc, #4	@ (adr r2, 800164c <format_time+0x4c>)
 8001646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800164a:	bf00      	nop
 800164c:	0800165d 	.word	0x0800165d
 8001650:	0800166b 	.word	0x0800166b
 8001654:	08001679 	.word	0x08001679
 8001658:	08001687 	.word	0x08001687
				case 0:
					output_data[j].pwm = 0;
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	4413      	add	r3, r2
 8001664:	2200      	movs	r2, #0
 8001666:	705a      	strb	r2, [r3, #1]
					break;
 8001668:	e014      	b.n	8001694 <format_time+0x94>
				case 1:
					output_data[j].pwm = 70;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	2246      	movs	r2, #70	@ 0x46
 8001674:	705a      	strb	r2, [r3, #1]
					break;
 8001676:	e00d      	b.n	8001694 <format_time+0x94>
				case 2:
					output_data[j].pwm = 85;
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	4413      	add	r3, r2
 8001680:	2255      	movs	r2, #85	@ 0x55
 8001682:	705a      	strb	r2, [r3, #1]
					break;
 8001684:	e006      	b.n	8001694 <format_time+0x94>
				case 3:
					output_data[j].pwm = 99;
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	2263      	movs	r2, #99	@ 0x63
 8001690:	705a      	strb	r2, [r3, #1]
					break;
 8001692:	bf00      	nop
		for (int j = pipeline[i].first_time; j <= pipeline[i].last_time; j++) {
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	3301      	adds	r3, #1
 8001698:	60bb      	str	r3, [r7, #8]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	683a      	ldr	r2, [r7, #0]
 80016a0:	4413      	add	r3, r2
 80016a2:	78db      	ldrb	r3, [r3, #3]
 80016a4:	461a      	mov	r2, r3
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	4293      	cmp	r3, r2
 80016aa:	ddb8      	ble.n	800161e <format_time+0x1e>
	for (int i = 0; i < PIPELINE_NUM; i++) {
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3301      	adds	r3, #1
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2b03      	cmp	r3, #3
 80016b6:	ddab      	ble.n	8001610 <format_time+0x10>
			}
		}
	}
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop

080016c8 <ADC_Select_CH>:


void ADC_Select_CH(int CH)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
	switch(CH)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b0f      	cmp	r3, #15
 80016e2:	f200 814b 	bhi.w	800197c <ADC_Select_CH+0x2b4>
 80016e6:	a201      	add	r2, pc, #4	@ (adr r2, 80016ec <ADC_Select_CH+0x24>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	0800172d 	.word	0x0800172d
 80016f0:	0800174f 	.word	0x0800174f
 80016f4:	08001771 	.word	0x08001771
 80016f8:	08001793 	.word	0x08001793
 80016fc:	080017b5 	.word	0x080017b5
 8001700:	080017d7 	.word	0x080017d7
 8001704:	080017f9 	.word	0x080017f9
 8001708:	0800181b 	.word	0x0800181b
 800170c:	0800183d 	.word	0x0800183d
 8001710:	0800185f 	.word	0x0800185f
 8001714:	0800187f 	.word	0x0800187f
 8001718:	0800189f 	.word	0x0800189f
 800171c:	080018bf 	.word	0x080018bf
 8001720:	080018df 	.word	0x080018df
 8001724:	080018ff 	.word	0x080018ff
 8001728:	0800191f 	.word	0x0800191f
	{
	case 0:
	sConfig.Channel = ADC_CHANNEL_0;
 800172c:	2300      	movs	r3, #0
 800172e:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001730:	2301      	movs	r3, #1
 8001732:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	4619      	mov	r1, r3
 800173a:	4892      	ldr	r0, [pc, #584]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800173c:	f000 ff26 	bl	800258c <HAL_ADC_ConfigChannel>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	f000 80fb 	beq.w	800193e <ADC_Select_CH+0x276>
	{
		Error_Handler();
 8001748:	f000 fa5a 	bl	8001c00 <Error_Handler>
	}
	break;
 800174c:	e0f7      	b.n	800193e <ADC_Select_CH+0x276>

	case 1:
	sConfig.Channel = ADC_CHANNEL_1;
 800174e:	2301      	movs	r3, #1
 8001750:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001752:	2301      	movs	r3, #1
 8001754:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001756:	f107 0308 	add.w	r3, r7, #8
 800175a:	4619      	mov	r1, r3
 800175c:	4889      	ldr	r0, [pc, #548]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800175e:	f000 ff15 	bl	800258c <HAL_ADC_ConfigChannel>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80ec 	beq.w	8001942 <ADC_Select_CH+0x27a>
	{
		Error_Handler();
 800176a:	f000 fa49 	bl	8001c00 <Error_Handler>
	}
	break;
 800176e:	e0e8      	b.n	8001942 <ADC_Select_CH+0x27a>
	case 2:
	sConfig.Channel = ADC_CHANNEL_2;
 8001770:	2302      	movs	r3, #2
 8001772:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001774:	2301      	movs	r3, #1
 8001776:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001778:	f107 0308 	add.w	r3, r7, #8
 800177c:	4619      	mov	r1, r3
 800177e:	4881      	ldr	r0, [pc, #516]	@ (8001984 <ADC_Select_CH+0x2bc>)
 8001780:	f000 ff04 	bl	800258c <HAL_ADC_ConfigChannel>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 80dd 	beq.w	8001946 <ADC_Select_CH+0x27e>
	{
		Error_Handler();
 800178c:	f000 fa38 	bl	8001c00 <Error_Handler>
	}
	break;
 8001790:	e0d9      	b.n	8001946 <ADC_Select_CH+0x27e>
	case 3:
	sConfig.Channel = ADC_CHANNEL_3;
 8001792:	2303      	movs	r3, #3
 8001794:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001796:	2301      	movs	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800179a:	f107 0308 	add.w	r3, r7, #8
 800179e:	4619      	mov	r1, r3
 80017a0:	4878      	ldr	r0, [pc, #480]	@ (8001984 <ADC_Select_CH+0x2bc>)
 80017a2:	f000 fef3 	bl	800258c <HAL_ADC_ConfigChannel>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80ce 	beq.w	800194a <ADC_Select_CH+0x282>
	{
		Error_Handler();
 80017ae:	f000 fa27 	bl	8001c00 <Error_Handler>
	}
	break;
 80017b2:	e0ca      	b.n	800194a <ADC_Select_CH+0x282>
	case 4:
	sConfig.Channel = ADC_CHANNEL_4;
 80017b4:	2304      	movs	r3, #4
 80017b6:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80017b8:	2301      	movs	r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017bc:	f107 0308 	add.w	r3, r7, #8
 80017c0:	4619      	mov	r1, r3
 80017c2:	4870      	ldr	r0, [pc, #448]	@ (8001984 <ADC_Select_CH+0x2bc>)
 80017c4:	f000 fee2 	bl	800258c <HAL_ADC_ConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 80bf 	beq.w	800194e <ADC_Select_CH+0x286>
	{
		Error_Handler();
 80017d0:	f000 fa16 	bl	8001c00 <Error_Handler>
	}
	break;
 80017d4:	e0bb      	b.n	800194e <ADC_Select_CH+0x286>
	case 5:
	sConfig.Channel = ADC_CHANNEL_5;
 80017d6:	2305      	movs	r3, #5
 80017d8:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80017da:	2301      	movs	r3, #1
 80017dc:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017de:	f107 0308 	add.w	r3, r7, #8
 80017e2:	4619      	mov	r1, r3
 80017e4:	4867      	ldr	r0, [pc, #412]	@ (8001984 <ADC_Select_CH+0x2bc>)
 80017e6:	f000 fed1 	bl	800258c <HAL_ADC_ConfigChannel>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f000 80b0 	beq.w	8001952 <ADC_Select_CH+0x28a>
	{
		Error_Handler();
 80017f2:	f000 fa05 	bl	8001c00 <Error_Handler>
	}
	break;
 80017f6:	e0ac      	b.n	8001952 <ADC_Select_CH+0x28a>
	case 6:
	sConfig.Channel = ADC_CHANNEL_6;
 80017f8:	2306      	movs	r3, #6
 80017fa:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80017fc:	2301      	movs	r3, #1
 80017fe:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001800:	f107 0308 	add.w	r3, r7, #8
 8001804:	4619      	mov	r1, r3
 8001806:	485f      	ldr	r0, [pc, #380]	@ (8001984 <ADC_Select_CH+0x2bc>)
 8001808:	f000 fec0 	bl	800258c <HAL_ADC_ConfigChannel>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	f000 80a1 	beq.w	8001956 <ADC_Select_CH+0x28e>
	{
		Error_Handler();
 8001814:	f000 f9f4 	bl	8001c00 <Error_Handler>
	}
	break;
 8001818:	e09d      	b.n	8001956 <ADC_Select_CH+0x28e>
	case 7:
	sConfig.Channel = ADC_CHANNEL_7;
 800181a:	2307      	movs	r3, #7
 800181c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800181e:	2301      	movs	r3, #1
 8001820:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001822:	f107 0308 	add.w	r3, r7, #8
 8001826:	4619      	mov	r1, r3
 8001828:	4856      	ldr	r0, [pc, #344]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800182a:	f000 feaf 	bl	800258c <HAL_ADC_ConfigChannel>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 8092 	beq.w	800195a <ADC_Select_CH+0x292>
	{
		Error_Handler();
 8001836:	f000 f9e3 	bl	8001c00 <Error_Handler>
	}
	break;
 800183a:	e08e      	b.n	800195a <ADC_Select_CH+0x292>
	case 8:
	sConfig.Channel = ADC_CHANNEL_8;
 800183c:	2308      	movs	r3, #8
 800183e:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001840:	2301      	movs	r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	4619      	mov	r1, r3
 800184a:	484e      	ldr	r0, [pc, #312]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800184c:	f000 fe9e 	bl	800258c <HAL_ADC_ConfigChannel>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 8083 	beq.w	800195e <ADC_Select_CH+0x296>
	{
		Error_Handler();
 8001858:	f000 f9d2 	bl	8001c00 <Error_Handler>
	}
	break;
 800185c:	e07f      	b.n	800195e <ADC_Select_CH+0x296>
	case 9:
	sConfig.Channel = ADC_CHANNEL_9;
 800185e:	2309      	movs	r3, #9
 8001860:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001862:	2301      	movs	r3, #1
 8001864:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001866:	f107 0308 	add.w	r3, r7, #8
 800186a:	4619      	mov	r1, r3
 800186c:	4845      	ldr	r0, [pc, #276]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800186e:	f000 fe8d 	bl	800258c <HAL_ADC_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d074      	beq.n	8001962 <ADC_Select_CH+0x29a>
	{
		Error_Handler();
 8001878:	f000 f9c2 	bl	8001c00 <Error_Handler>
	}
	break;
 800187c:	e071      	b.n	8001962 <ADC_Select_CH+0x29a>
	case 10:
	sConfig.Channel = ADC_CHANNEL_10;
 800187e:	230a      	movs	r3, #10
 8001880:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001882:	2301      	movs	r3, #1
 8001884:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001886:	f107 0308 	add.w	r3, r7, #8
 800188a:	4619      	mov	r1, r3
 800188c:	483d      	ldr	r0, [pc, #244]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800188e:	f000 fe7d 	bl	800258c <HAL_ADC_ConfigChannel>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d066      	beq.n	8001966 <ADC_Select_CH+0x29e>
	{
		Error_Handler();
 8001898:	f000 f9b2 	bl	8001c00 <Error_Handler>
	}
	break;
 800189c:	e063      	b.n	8001966 <ADC_Select_CH+0x29e>
	case 11:
	sConfig.Channel = ADC_CHANNEL_11;
 800189e:	230b      	movs	r3, #11
 80018a0:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80018a2:	2301      	movs	r3, #1
 80018a4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018a6:	f107 0308 	add.w	r3, r7, #8
 80018aa:	4619      	mov	r1, r3
 80018ac:	4835      	ldr	r0, [pc, #212]	@ (8001984 <ADC_Select_CH+0x2bc>)
 80018ae:	f000 fe6d 	bl	800258c <HAL_ADC_ConfigChannel>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d058      	beq.n	800196a <ADC_Select_CH+0x2a2>
	{
		Error_Handler();
 80018b8:	f000 f9a2 	bl	8001c00 <Error_Handler>
	}
	break;
 80018bc:	e055      	b.n	800196a <ADC_Select_CH+0x2a2>
	case 12:
	sConfig.Channel = ADC_CHANNEL_12;
 80018be:	230c      	movs	r3, #12
 80018c0:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80018c2:	2301      	movs	r3, #1
 80018c4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	4619      	mov	r1, r3
 80018cc:	482d      	ldr	r0, [pc, #180]	@ (8001984 <ADC_Select_CH+0x2bc>)
 80018ce:	f000 fe5d 	bl	800258c <HAL_ADC_ConfigChannel>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d04a      	beq.n	800196e <ADC_Select_CH+0x2a6>
	{
		Error_Handler();
 80018d8:	f000 f992 	bl	8001c00 <Error_Handler>
	}
	break;
 80018dc:	e047      	b.n	800196e <ADC_Select_CH+0x2a6>
	case 13:
	sConfig.Channel = ADC_CHANNEL_13;
 80018de:	230d      	movs	r3, #13
 80018e0:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80018e2:	2301      	movs	r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e6:	f107 0308 	add.w	r3, r7, #8
 80018ea:	4619      	mov	r1, r3
 80018ec:	4825      	ldr	r0, [pc, #148]	@ (8001984 <ADC_Select_CH+0x2bc>)
 80018ee:	f000 fe4d 	bl	800258c <HAL_ADC_ConfigChannel>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d03c      	beq.n	8001972 <ADC_Select_CH+0x2aa>
	{
		Error_Handler();
 80018f8:	f000 f982 	bl	8001c00 <Error_Handler>
	}
	break;
 80018fc:	e039      	b.n	8001972 <ADC_Select_CH+0x2aa>
	case 14:
	sConfig.Channel = ADC_CHANNEL_14;
 80018fe:	230e      	movs	r3, #14
 8001900:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001902:	2301      	movs	r3, #1
 8001904:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	4619      	mov	r1, r3
 800190c:	481d      	ldr	r0, [pc, #116]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800190e:	f000 fe3d 	bl	800258c <HAL_ADC_ConfigChannel>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d02e      	beq.n	8001976 <ADC_Select_CH+0x2ae>
	{
		Error_Handler();
 8001918:	f000 f972 	bl	8001c00 <Error_Handler>
	}
	break;
 800191c:	e02b      	b.n	8001976 <ADC_Select_CH+0x2ae>
	case 15:
	sConfig.Channel = ADC_CHANNEL_15;
 800191e:	230f      	movs	r3, #15
 8001920:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8001922:	2301      	movs	r3, #1
 8001924:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001926:	f107 0308 	add.w	r3, r7, #8
 800192a:	4619      	mov	r1, r3
 800192c:	4815      	ldr	r0, [pc, #84]	@ (8001984 <ADC_Select_CH+0x2bc>)
 800192e:	f000 fe2d 	bl	800258c <HAL_ADC_ConfigChannel>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d020      	beq.n	800197a <ADC_Select_CH+0x2b2>
	{
		Error_Handler();
 8001938:	f000 f962 	bl	8001c00 <Error_Handler>
	}
	break;
 800193c:	e01d      	b.n	800197a <ADC_Select_CH+0x2b2>
	break;
 800193e:	bf00      	nop
 8001940:	e01c      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001942:	bf00      	nop
 8001944:	e01a      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001946:	bf00      	nop
 8001948:	e018      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800194a:	bf00      	nop
 800194c:	e016      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800194e:	bf00      	nop
 8001950:	e014      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001952:	bf00      	nop
 8001954:	e012      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001956:	bf00      	nop
 8001958:	e010      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800195a:	bf00      	nop
 800195c:	e00e      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800195e:	bf00      	nop
 8001960:	e00c      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001962:	bf00      	nop
 8001964:	e00a      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001966:	bf00      	nop
 8001968:	e008      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800196a:	bf00      	nop
 800196c:	e006      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800196e:	bf00      	nop
 8001970:	e004      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001972:	bf00      	nop
 8001974:	e002      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 8001976:	bf00      	nop
 8001978:	e000      	b.n	800197c <ADC_Select_CH+0x2b4>
	break;
 800197a:	bf00      	nop
	}
}
 800197c:	bf00      	nop
 800197e:	3718      	adds	r7, #24
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000078 	.word	0x20000078

08001988 <get_rpm>:
		rpm_tick_count += 1;
	}
}

uint16_t get_rpm(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800198e:	b672      	cpsid	i
}
 8001990:	bf00      	nop
	__disable_irq();
	rpm_tick_count = 0;
 8001992:	4b18      	ldr	r3, [pc, #96]	@ (80019f4 <get_rpm+0x6c>)
 8001994:	2200      	movs	r2, #0
 8001996:	801a      	strh	r2, [r3, #0]
	rpm_time_out = 0;
 8001998:	4b17      	ldr	r3, [pc, #92]	@ (80019f8 <get_rpm+0x70>)
 800199a:	2200      	movs	r2, #0
 800199c:	701a      	strb	r2, [r3, #0]

	TIM9 -> PSC = 16000 - 1;
 800199e:	4b17      	ldr	r3, [pc, #92]	@ (80019fc <get_rpm+0x74>)
 80019a0:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80019a4:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM9 -> ARR = 1000 - 1;
 80019a6:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <get_rpm+0x74>)
 80019a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019ac:	62da      	str	r2, [r3, #44]	@ 0x2c
	HAL_TIM_Base_Start_IT(&htim9);
 80019ae:	4814      	ldr	r0, [pc, #80]	@ (8001a00 <get_rpm+0x78>)
 80019b0:	f002 f8d8 	bl	8003b64 <HAL_TIM_Base_Start_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 80019b4:	b662      	cpsie	i
}
 80019b6:	bf00      	nop
	__enable_irq();

	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80019b8:	2008      	movs	r0, #8
 80019ba:	f001 f920 	bl	8002bfe <HAL_NVIC_EnableIRQ>

	while(rpm_time_out == 0) {}
 80019be:	bf00      	nop
 80019c0:	4b0d      	ldr	r3, [pc, #52]	@ (80019f8 <get_rpm+0x70>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0fa      	beq.n	80019c0 <get_rpm+0x38>

	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80019ca:	2008      	movs	r0, #8
 80019cc:	f001 f925 	bl	8002c1a <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop_IT(&htim9);
 80019d0:	480b      	ldr	r0, [pc, #44]	@ (8001a00 <get_rpm+0x78>)
 80019d2:	f002 f929 	bl	8003c28 <HAL_TIM_Base_Stop_IT>

	uint32_t rpm = rpm_tick_count * 3;
 80019d6:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <get_rpm+0x6c>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	b29b      	uxth	r3, r3
 80019dc:	461a      	mov	r2, r3
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	607b      	str	r3, [r7, #4]
	return rpm;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	b29b      	uxth	r3, r3
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000274 	.word	0x20000274
 80019f8:	20000279 	.word	0x20000279
 80019fc:	40014000 	.word	0x40014000
 8001a00:	200001e0 	.word	0x200001e0

08001a04 <print_empty_error>:

void print_empty_error(void) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	sprintf((char*)txd_msg_buffer, "\r\n *********************************" );
 8001a08:	4917      	ldr	r1, [pc, #92]	@ (8001a68 <print_empty_error+0x64>)
 8001a0a:	4818      	ldr	r0, [pc, #96]	@ (8001a6c <print_empty_error+0x68>)
 8001a0c:	f004 fc96 	bl	800633c <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 8001a10:	4816      	ldr	r0, [pc, #88]	@ (8001a6c <print_empty_error+0x68>)
 8001a12:	f7fe fbe5 	bl	80001e0 <strlen>
 8001a16:	4603      	mov	r3, r0
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1e:	4913      	ldr	r1, [pc, #76]	@ (8001a6c <print_empty_error+0x68>)
 8001a20:	4813      	ldr	r0, [pc, #76]	@ (8001a70 <print_empty_error+0x6c>)
 8001a22:	f003 fbe7 	bl	80051f4 <HAL_UART_Transmit>

	sprintf((char*)txd_msg_buffer, "\r\n ******  RESEVOIR IS EMPTY  ******" );
 8001a26:	4913      	ldr	r1, [pc, #76]	@ (8001a74 <print_empty_error+0x70>)
 8001a28:	4810      	ldr	r0, [pc, #64]	@ (8001a6c <print_empty_error+0x68>)
 8001a2a:	f004 fc87 	bl	800633c <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 8001a2e:	480f      	ldr	r0, [pc, #60]	@ (8001a6c <print_empty_error+0x68>)
 8001a30:	f7fe fbd6 	bl	80001e0 <strlen>
 8001a34:	4603      	mov	r3, r0
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3c:	490b      	ldr	r1, [pc, #44]	@ (8001a6c <print_empty_error+0x68>)
 8001a3e:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <print_empty_error+0x6c>)
 8001a40:	f003 fbd8 	bl	80051f4 <HAL_UART_Transmit>

	sprintf((char*)txd_msg_buffer, "\r\n *********************************" );
 8001a44:	4908      	ldr	r1, [pc, #32]	@ (8001a68 <print_empty_error+0x64>)
 8001a46:	4809      	ldr	r0, [pc, #36]	@ (8001a6c <print_empty_error+0x68>)
 8001a48:	f004 fc78 	bl	800633c <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 8001a4c:	4807      	ldr	r0, [pc, #28]	@ (8001a6c <print_empty_error+0x68>)
 8001a4e:	f7fe fbc7 	bl	80001e0 <strlen>
 8001a52:	4603      	mov	r3, r0
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	4904      	ldr	r1, [pc, #16]	@ (8001a6c <print_empty_error+0x68>)
 8001a5c:	4804      	ldr	r0, [pc, #16]	@ (8001a70 <print_empty_error+0x6c>)
 8001a5e:	f003 fbc9 	bl	80051f4 <HAL_UART_Transmit>
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	08006eb0 	.word	0x08006eb0
 8001a6c:	200002bc 	.word	0x200002bc
 8001a70:	20000228 	.word	0x20000228
 8001a74:	08006ed8 	.word	0x08006ed8

08001a78 <DIGITS_Display>:

void DIGITS_Display(uint8_t DIGIT_A, uint8_t DIGIT_B)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08c      	sub	sp, #48	@ 0x30
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	460a      	mov	r2, r1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	4613      	mov	r3, r2
 8001a86:	71bb      	strb	r3, [r7, #6]
	 uint8_t DIGITA_VAL = 0x0F & DIGIT_A; //mask off higher4 bits
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	 int Abit0 = (DIGITA_VAL ) & 1;  	// extract Abit0 of the 4-bit value
 8001a92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
	 int Abit1 = (DIGITA_VAL >> 1) & 1;  // extract Abit1 of the 4-bit value
 8001a9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
	 int Abit2 = (DIGITA_VAL >> 2) & 1;  // extract Abit2 of the 4-bit value
 8001aaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	623b      	str	r3, [r7, #32]
	 int Abit3 = (DIGITA_VAL >> 3) & 1;  // extract Abit3 of the 4-bit value
 8001ab8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001abc:	08db      	lsrs	r3, r3, #3
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	61fb      	str	r3, [r7, #28]

	 uint8_t DIGITB_VAL = 0x0F & DIGIT_B; //mask off higher4 bits
 8001ac6:	79bb      	ldrb	r3, [r7, #6]
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	76fb      	strb	r3, [r7, #27]
	 int Bbit0 = (DIGITB_VAL ) & 1;  	// extract Bbit0 of the 4-bit value
 8001ace:	7efb      	ldrb	r3, [r7, #27]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
	 int Bbit1 = (DIGITB_VAL >> 1) & 1;  // extract Bbit1 of the 4-bit value
 8001ad6:	7efb      	ldrb	r3, [r7, #27]
 8001ad8:	085b      	lsrs	r3, r3, #1
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	613b      	str	r3, [r7, #16]
	 int Bbit2 = (DIGITB_VAL >> 2) & 1;  // extract Bbit2 of the 4-bit value
 8001ae2:	7efb      	ldrb	r3, [r7, #27]
 8001ae4:	089b      	lsrs	r3, r3, #2
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	60fb      	str	r3, [r7, #12]
	 int Bbit3 = (DIGITB_VAL >> 3) & 1;  // extract Bbit3 of the 4-bit value
 8001aee:	7efb      	ldrb	r3, [r7, #27]
 8001af0:	08db      	lsrs	r3, r3, #3
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	60bb      	str	r3, [r7, #8]

	 if (Abit0 == (0))
 8001afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d105      	bne.n	8001b0c <DIGITS_Display+0x94>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin, GPIO_PIN_RESET);
 8001b00:	2200      	movs	r2, #0
 8001b02:	2120      	movs	r1, #32
 8001b04:	483c      	ldr	r0, [pc, #240]	@ (8001bf8 <DIGITS_Display+0x180>)
 8001b06:	f001 fad1 	bl	80030ac <HAL_GPIO_WritePin>
 8001b0a:	e004      	b.n	8001b16 <DIGITS_Display+0x9e>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin, GPIO_PIN_SET);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	2120      	movs	r1, #32
 8001b10:	4839      	ldr	r0, [pc, #228]	@ (8001bf8 <DIGITS_Display+0x180>)
 8001b12:	f001 facb 	bl	80030ac <HAL_GPIO_WritePin>

	 }
	 if (Abit1 == (0))
 8001b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d105      	bne.n	8001b28 <DIGITS_Display+0xb0>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A1_Pin, GPIO_PIN_RESET);
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2140      	movs	r1, #64	@ 0x40
 8001b20:	4835      	ldr	r0, [pc, #212]	@ (8001bf8 <DIGITS_Display+0x180>)
 8001b22:	f001 fac3 	bl	80030ac <HAL_GPIO_WritePin>
 8001b26:	e004      	b.n	8001b32 <DIGITS_Display+0xba>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A1_Pin, GPIO_PIN_SET);
 8001b28:	2201      	movs	r2, #1
 8001b2a:	2140      	movs	r1, #64	@ 0x40
 8001b2c:	4832      	ldr	r0, [pc, #200]	@ (8001bf8 <DIGITS_Display+0x180>)
 8001b2e:	f001 fabd 	bl	80030ac <HAL_GPIO_WritePin>

	 }
	 if (Abit2 == (0))
 8001b32:	6a3b      	ldr	r3, [r7, #32]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d106      	bne.n	8001b46 <DIGITS_Display+0xce>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin, GPIO_PIN_RESET);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b3e:	482f      	ldr	r0, [pc, #188]	@ (8001bfc <DIGITS_Display+0x184>)
 8001b40:	f001 fab4 	bl	80030ac <HAL_GPIO_WritePin>
 8001b44:	e005      	b.n	8001b52 <DIGITS_Display+0xda>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin, GPIO_PIN_SET);
 8001b46:	2201      	movs	r2, #1
 8001b48:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b4c:	482b      	ldr	r0, [pc, #172]	@ (8001bfc <DIGITS_Display+0x184>)
 8001b4e:	f001 faad 	bl	80030ac <HAL_GPIO_WritePin>

	 }
	 if (Abit3 == (0))
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d106      	bne.n	8001b66 <DIGITS_Display+0xee>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A3_Pin, GPIO_PIN_RESET);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b5e:	4826      	ldr	r0, [pc, #152]	@ (8001bf8 <DIGITS_Display+0x180>)
 8001b60:	f001 faa4 	bl	80030ac <HAL_GPIO_WritePin>
 8001b64:	e005      	b.n	8001b72 <DIGITS_Display+0xfa>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A3_Pin, GPIO_PIN_SET);
 8001b66:	2201      	movs	r2, #1
 8001b68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b6c:	4822      	ldr	r0, [pc, #136]	@ (8001bf8 <DIGITS_Display+0x180>)
 8001b6e:	f001 fa9d 	bl	80030ac <HAL_GPIO_WritePin>

	 }


	 if (Bbit0 == (0))
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d106      	bne.n	8001b86 <DIGITS_Display+0x10e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B0_Pin, GPIO_PIN_RESET);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b7e:	481f      	ldr	r0, [pc, #124]	@ (8001bfc <DIGITS_Display+0x184>)
 8001b80:	f001 fa94 	bl	80030ac <HAL_GPIO_WritePin>
 8001b84:	e005      	b.n	8001b92 <DIGITS_Display+0x11a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B0_Pin, GPIO_PIN_SET);
 8001b86:	2201      	movs	r2, #1
 8001b88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b8c:	481b      	ldr	r0, [pc, #108]	@ (8001bfc <DIGITS_Display+0x184>)
 8001b8e:	f001 fa8d 	bl	80030ac <HAL_GPIO_WritePin>

	 }
	 if (Bbit1 == (0))
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d106      	bne.n	8001ba6 <DIGITS_Display+0x12e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B1_Pin, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b9e:	4817      	ldr	r0, [pc, #92]	@ (8001bfc <DIGITS_Display+0x184>)
 8001ba0:	f001 fa84 	bl	80030ac <HAL_GPIO_WritePin>
 8001ba4:	e005      	b.n	8001bb2 <DIGITS_Display+0x13a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B1_Pin, GPIO_PIN_SET);
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bac:	4813      	ldr	r0, [pc, #76]	@ (8001bfc <DIGITS_Display+0x184>)
 8001bae:	f001 fa7d 	bl	80030ac <HAL_GPIO_WritePin>

	 }
	 if (Bbit2 == (0))
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d106      	bne.n	8001bc6 <DIGITS_Display+0x14e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B2_Pin, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bbe:	480f      	ldr	r0, [pc, #60]	@ (8001bfc <DIGITS_Display+0x184>)
 8001bc0:	f001 fa74 	bl	80030ac <HAL_GPIO_WritePin>
 8001bc4:	e005      	b.n	8001bd2 <DIGITS_Display+0x15a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B2_Pin, GPIO_PIN_SET);
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bcc:	480b      	ldr	r0, [pc, #44]	@ (8001bfc <DIGITS_Display+0x184>)
 8001bce:	f001 fa6d 	bl	80030ac <HAL_GPIO_WritePin>

	 }
	 if (Bbit3 == (0))
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d105      	bne.n	8001be4 <DIGITS_Display+0x16c>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2104      	movs	r1, #4
 8001bdc:	4807      	ldr	r0, [pc, #28]	@ (8001bfc <DIGITS_Display+0x184>)
 8001bde:	f001 fa65 	bl	80030ac <HAL_GPIO_WritePin>
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_SET);

	 }
}
 8001be2:	e004      	b.n	8001bee <DIGITS_Display+0x176>
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_SET);
 8001be4:	2201      	movs	r2, #1
 8001be6:	2104      	movs	r1, #4
 8001be8:	4804      	ldr	r0, [pc, #16]	@ (8001bfc <DIGITS_Display+0x184>)
 8001bea:	f001 fa5f 	bl	80030ac <HAL_GPIO_WritePin>
}
 8001bee:	bf00      	nop
 8001bf0:	3730      	adds	r7, #48	@ 0x30
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40020400 	.word	0x40020400
 8001bfc:	40020800 	.word	0x40020800

08001c00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c04:	b672      	cpsid	i
}
 8001c06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <Error_Handler+0x8>

08001c0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	4b10      	ldr	r3, [pc, #64]	@ (8001c58 <HAL_MspInit+0x4c>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c58 <HAL_MspInit+0x4c>)
 8001c1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c22:	4b0d      	ldr	r3, [pc, #52]	@ (8001c58 <HAL_MspInit+0x4c>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	603b      	str	r3, [r7, #0]
 8001c32:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <HAL_MspInit+0x4c>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	4a08      	ldr	r2, [pc, #32]	@ (8001c58 <HAL_MspInit+0x4c>)
 8001c38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <HAL_MspInit+0x4c>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	40023800 	.word	0x40023800

08001c5c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a17      	ldr	r2, [pc, #92]	@ (8001cd8 <HAL_ADC_MspInit+0x7c>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d127      	bne.n	8001cce <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	4b16      	ldr	r3, [pc, #88]	@ (8001cdc <HAL_ADC_MspInit+0x80>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	4a15      	ldr	r2, [pc, #84]	@ (8001cdc <HAL_ADC_MspInit+0x80>)
 8001c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c8e:	4b13      	ldr	r3, [pc, #76]	@ (8001cdc <HAL_ADC_MspInit+0x80>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c96:	613b      	str	r3, [r7, #16]
 8001c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <HAL_ADC_MspInit+0x80>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cdc <HAL_ADC_MspInit+0x80>)
 8001ca4:	f043 0302 	orr.w	r3, r3, #2
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <HAL_ADC_MspInit+0x80>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4805      	ldr	r0, [pc, #20]	@ (8001ce0 <HAL_ADC_MspInit+0x84>)
 8001cca:	f001 f853 	bl	8002d74 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001cce:	bf00      	nop
 8001cd0:	3728      	adds	r7, #40	@ 0x28
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40012000 	.word	0x40012000
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40020400 	.word	0x40020400

08001ce4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08e      	sub	sp, #56	@ 0x38
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d04:	d10e      	bne.n	8001d24 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	623b      	str	r3, [r7, #32]
 8001d0a:	4b47      	ldr	r3, [pc, #284]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	4a46      	ldr	r2, [pc, #280]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d16:	4b44      	ldr	r3, [pc, #272]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	623b      	str	r3, [r7, #32]
 8001d20:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001d22:	e07c      	b.n	8001e1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM3)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a40      	ldr	r2, [pc, #256]	@ (8001e2c <HAL_TIM_Base_MspInit+0x148>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d134      	bne.n	8001d98 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
 8001d32:	4b3d      	ldr	r3, [pc, #244]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	4a3c      	ldr	r2, [pc, #240]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	61fb      	str	r3, [r7, #28]
 8001d48:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61bb      	str	r3, [r7, #24]
 8001d4e:	4b36      	ldr	r3, [pc, #216]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	4a35      	ldr	r2, [pc, #212]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d54:	f043 0302 	orr.w	r3, r3, #2
 8001d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5a:	4b33      	ldr	r3, [pc, #204]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d66:	2310      	movs	r3, #16
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d76:	2302      	movs	r3, #2
 8001d78:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d7e:	4619      	mov	r1, r3
 8001d80:	482b      	ldr	r0, [pc, #172]	@ (8001e30 <HAL_TIM_Base_MspInit+0x14c>)
 8001d82:	f000 fff7 	bl	8002d74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	2100      	movs	r1, #0
 8001d8a:	201d      	movs	r0, #29
 8001d8c:	f000 ff1b 	bl	8002bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d90:	201d      	movs	r0, #29
 8001d92:	f000 ff34 	bl	8002bfe <HAL_NVIC_EnableIRQ>
}
 8001d96:	e042      	b.n	8001e1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM4)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a25      	ldr	r2, [pc, #148]	@ (8001e34 <HAL_TIM_Base_MspInit+0x150>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d10e      	bne.n	8001dc0 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
 8001da6:	4b20      	ldr	r3, [pc, #128]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	4a1f      	ldr	r2, [pc, #124]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001dac:	f043 0304 	orr.w	r3, r3, #4
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697b      	ldr	r3, [r7, #20]
}
 8001dbe:	e02e      	b.n	8001e1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM5)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e38 <HAL_TIM_Base_MspInit+0x154>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d116      	bne.n	8001df8 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	4a15      	ldr	r2, [pc, #84]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001dd4:	f043 0308 	orr.w	r3, r3, #8
 8001dd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dda:	4b13      	ldr	r3, [pc, #76]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001de6:	2200      	movs	r2, #0
 8001de8:	2100      	movs	r1, #0
 8001dea:	2032      	movs	r0, #50	@ 0x32
 8001dec:	f000 feeb 	bl	8002bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001df0:	2032      	movs	r0, #50	@ 0x32
 8001df2:	f000 ff04 	bl	8002bfe <HAL_NVIC_EnableIRQ>
}
 8001df6:	e012      	b.n	8001e1e <HAL_TIM_Base_MspInit+0x13a>
  else if(htim_base->Instance==TIM9)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a0f      	ldr	r2, [pc, #60]	@ (8001e3c <HAL_TIM_Base_MspInit+0x158>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d10d      	bne.n	8001e1e <HAL_TIM_Base_MspInit+0x13a>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0a:	4a07      	ldr	r2, [pc, #28]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e12:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <HAL_TIM_Base_MspInit+0x144>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
}
 8001e1e:	bf00      	nop
 8001e20:	3738      	adds	r7, #56	@ 0x38
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40000400 	.word	0x40000400
 8001e30:	40020400 	.word	0x40020400
 8001e34:	40000800 	.word	0x40000800
 8001e38:	40000c00 	.word	0x40000c00
 8001e3c:	40014000 	.word	0x40014000

08001e40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0314 	add.w	r3, r7, #20
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e60:	d11e      	bne.n	8001ea0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <HAL_TIM_MspPostInit+0xb0>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <HAL_TIM_MspPostInit+0xb0>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef0 <HAL_TIM_MspPostInit+0xb0>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	613b      	str	r3, [r7, #16]
 8001e7c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	4816      	ldr	r0, [pc, #88]	@ (8001ef4 <HAL_TIM_MspPostInit+0xb4>)
 8001e9a:	f000 ff6b 	bl	8002d74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e9e:	e022      	b.n	8001ee6 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a14      	ldr	r2, [pc, #80]	@ (8001ef8 <HAL_TIM_MspPostInit+0xb8>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d11d      	bne.n	8001ee6 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <HAL_TIM_MspPostInit+0xb0>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef0 <HAL_TIM_MspPostInit+0xb0>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eba:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <HAL_TIM_MspPostInit+0xb0>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ec6:	2380      	movs	r3, #128	@ 0x80
 8001ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eda:	f107 0314 	add.w	r3, r7, #20
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4806      	ldr	r0, [pc, #24]	@ (8001efc <HAL_TIM_MspPostInit+0xbc>)
 8001ee2:	f000 ff47 	bl	8002d74 <HAL_GPIO_Init>
}
 8001ee6:	bf00      	nop
 8001ee8:	3728      	adds	r7, #40	@ 0x28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40020000 	.word	0x40020000
 8001ef8:	40000800 	.word	0x40000800
 8001efc:	40020400 	.word	0x40020400

08001f00 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001f94 <HAL_UART_MspInit+0x94>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d133      	bne.n	8001f8a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
 8001f26:	4b1c      	ldr	r3, [pc, #112]	@ (8001f98 <HAL_UART_MspInit+0x98>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001f98 <HAL_UART_MspInit+0x98>)
 8001f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f32:	4b19      	ldr	r3, [pc, #100]	@ (8001f98 <HAL_UART_MspInit+0x98>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_UART_MspInit+0x98>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	4a14      	ldr	r2, [pc, #80]	@ (8001f98 <HAL_UART_MspInit+0x98>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f4e:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <HAL_UART_MspInit+0x98>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f5a:	230c      	movs	r3, #12
 8001f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f66:	2300      	movs	r3, #0
 8001f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f6a:	2307      	movs	r3, #7
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	4619      	mov	r1, r3
 8001f74:	4809      	ldr	r0, [pc, #36]	@ (8001f9c <HAL_UART_MspInit+0x9c>)
 8001f76:	f000 fefd 	bl	8002d74 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	2026      	movs	r0, #38	@ 0x26
 8001f80:	f000 fe21 	bl	8002bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f84:	2026      	movs	r0, #38	@ 0x26
 8001f86:	f000 fe3a 	bl	8002bfe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f8a:	bf00      	nop
 8001f8c:	3728      	adds	r7, #40	@ 0x28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40004400 	.word	0x40004400
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40020000 	.word	0x40020000

08001fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <NMI_Handler+0x4>

08001fa8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <HardFault_Handler+0x4>

08001fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <MemManage_Handler+0x4>

08001fb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <BusFault_Handler+0x4>

08001fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <UsageFault_Handler+0x4>

08001fc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff6:	f000 f8e5 	bl	80021c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002004:	4802      	ldr	r0, [pc, #8]	@ (8002010 <TIM3_IRQHandler+0x10>)
 8002006:	f002 f8bb 	bl	8004180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000108 	.word	0x20000108

08002014 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002018:	4802      	ldr	r0, [pc, #8]	@ (8002024 <USART2_IRQHandler+0x10>)
 800201a:	f003 f99b 	bl	8005354 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000228 	.word	0x20000228

08002028 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800202c:	4802      	ldr	r0, [pc, #8]	@ (8002038 <TIM5_IRQHandler+0x10>)
 800202e:	f002 f8a7 	bl	8004180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000198 	.word	0x20000198

0800203c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002044:	4a14      	ldr	r2, [pc, #80]	@ (8002098 <_sbrk+0x5c>)
 8002046:	4b15      	ldr	r3, [pc, #84]	@ (800209c <_sbrk+0x60>)
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002050:	4b13      	ldr	r3, [pc, #76]	@ (80020a0 <_sbrk+0x64>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d102      	bne.n	800205e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002058:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <_sbrk+0x64>)
 800205a:	4a12      	ldr	r2, [pc, #72]	@ (80020a4 <_sbrk+0x68>)
 800205c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800205e:	4b10      	ldr	r3, [pc, #64]	@ (80020a0 <_sbrk+0x64>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4413      	add	r3, r2
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	429a      	cmp	r2, r3
 800206a:	d207      	bcs.n	800207c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800206c:	f004 f990 	bl	8006390 <__errno>
 8002070:	4603      	mov	r3, r0
 8002072:	220c      	movs	r2, #12
 8002074:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
 800207a:	e009      	b.n	8002090 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800207c:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <_sbrk+0x64>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002082:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <_sbrk+0x64>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4413      	add	r3, r2
 800208a:	4a05      	ldr	r2, [pc, #20]	@ (80020a0 <_sbrk+0x64>)
 800208c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800208e:	68fb      	ldr	r3, [r7, #12]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3718      	adds	r7, #24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20018000 	.word	0x20018000
 800209c:	00000400 	.word	0x00000400
 80020a0:	20000348 	.word	0x20000348
 80020a4:	20000498 	.word	0x20000498

080020a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020ac:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <SystemInit+0x20>)
 80020ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020b2:	4a05      	ldr	r2, [pc, #20]	@ (80020c8 <SystemInit+0x20>)
 80020b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80020cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002104 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020d0:	f7ff ffea 	bl	80020a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020d4:	480c      	ldr	r0, [pc, #48]	@ (8002108 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020d6:	490d      	ldr	r1, [pc, #52]	@ (800210c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002110 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020dc:	e002      	b.n	80020e4 <LoopCopyDataInit>

080020de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020e2:	3304      	adds	r3, #4

080020e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e8:	d3f9      	bcc.n	80020de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002114 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002118 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f0:	e001      	b.n	80020f6 <LoopFillZerobss>

080020f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f4:	3204      	adds	r2, #4

080020f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f8:	d3fb      	bcc.n	80020f2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80020fa:	f004 f94f 	bl	800639c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020fe:	f7fe fa7d 	bl	80005fc <main>
  bx  lr    
 8002102:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002104:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002108:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800210c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002110:	0800705c 	.word	0x0800705c
  ldr r2, =_sbss
 8002114:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002118:	20000498 	.word	0x20000498

0800211c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800211c:	e7fe      	b.n	800211c <ADC_IRQHandler>
	...

08002120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002124:	4b0e      	ldr	r3, [pc, #56]	@ (8002160 <HAL_Init+0x40>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a0d      	ldr	r2, [pc, #52]	@ (8002160 <HAL_Init+0x40>)
 800212a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800212e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002130:	4b0b      	ldr	r3, [pc, #44]	@ (8002160 <HAL_Init+0x40>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0a      	ldr	r2, [pc, #40]	@ (8002160 <HAL_Init+0x40>)
 8002136:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800213a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800213c:	4b08      	ldr	r3, [pc, #32]	@ (8002160 <HAL_Init+0x40>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a07      	ldr	r2, [pc, #28]	@ (8002160 <HAL_Init+0x40>)
 8002142:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002146:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002148:	2003      	movs	r0, #3
 800214a:	f000 fd31 	bl	8002bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800214e:	2000      	movs	r0, #0
 8002150:	f000 f808 	bl	8002164 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002154:	f7ff fd5a 	bl	8001c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40023c00 	.word	0x40023c00

08002164 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800216c:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <HAL_InitTick+0x54>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b12      	ldr	r3, [pc, #72]	@ (80021bc <HAL_InitTick+0x58>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4619      	mov	r1, r3
 8002176:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800217a:	fbb3 f3f1 	udiv	r3, r3, r1
 800217e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002182:	4618      	mov	r0, r3
 8002184:	f000 fd57 	bl	8002c36 <HAL_SYSTICK_Config>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e00e      	b.n	80021b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b0f      	cmp	r3, #15
 8002196:	d80a      	bhi.n	80021ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002198:	2200      	movs	r2, #0
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	f04f 30ff 	mov.w	r0, #4294967295
 80021a0:	f000 fd11 	bl	8002bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021a4:	4a06      	ldr	r2, [pc, #24]	@ (80021c0 <HAL_InitTick+0x5c>)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
 80021ac:	e000      	b.n	80021b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20000000 	.word	0x20000000
 80021bc:	20000008 	.word	0x20000008
 80021c0:	20000004 	.word	0x20000004

080021c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c8:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_IncTick+0x20>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <HAL_IncTick+0x24>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4413      	add	r3, r2
 80021d4:	4a04      	ldr	r2, [pc, #16]	@ (80021e8 <HAL_IncTick+0x24>)
 80021d6:	6013      	str	r3, [r2, #0]
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000008 	.word	0x20000008
 80021e8:	2000034c 	.word	0x2000034c

080021ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return uwTick;
 80021f0:	4b03      	ldr	r3, [pc, #12]	@ (8002200 <HAL_GetTick+0x14>)
 80021f2:	681b      	ldr	r3, [r3, #0]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	2000034c 	.word	0x2000034c

08002204 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e033      	b.n	8002282 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	2b00      	cmp	r3, #0
 8002220:	d109      	bne.n	8002236 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff fd1a 	bl	8001c5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	f003 0310 	and.w	r3, r3, #16
 800223e:	2b00      	cmp	r3, #0
 8002240:	d118      	bne.n	8002274 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800224a:	f023 0302 	bic.w	r3, r3, #2
 800224e:	f043 0202 	orr.w	r2, r3, #2
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 faba 	bl	80027d0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	f023 0303 	bic.w	r3, r3, #3
 800226a:	f043 0201 	orr.w	r2, r3, #1
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	@ 0x40
 8002272:	e001      	b.n	8002278 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002280:	7bfb      	ldrb	r3, [r7, #15]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
	...

0800228c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d101      	bne.n	80022a6 <HAL_ADC_Start+0x1a>
 80022a2:	2302      	movs	r3, #2
 80022a4:	e097      	b.n	80023d6 <HAL_ADC_Start+0x14a>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2201      	movs	r2, #1
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d018      	beq.n	80022ee <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 0201 	orr.w	r2, r2, #1
 80022ca:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022cc:	4b45      	ldr	r3, [pc, #276]	@ (80023e4 <HAL_ADC_Start+0x158>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a45      	ldr	r2, [pc, #276]	@ (80023e8 <HAL_ADC_Start+0x15c>)
 80022d2:	fba2 2303 	umull	r2, r3, r2, r3
 80022d6:	0c9a      	lsrs	r2, r3, #18
 80022d8:	4613      	mov	r3, r2
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	4413      	add	r3, r2
 80022de:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022e0:	e002      	b.n	80022e8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	3b01      	subs	r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f9      	bne.n	80022e2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d15f      	bne.n	80023bc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002304:	f023 0301 	bic.w	r3, r3, #1
 8002308:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002326:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800233a:	d106      	bne.n	800234a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002340:	f023 0206 	bic.w	r2, r3, #6
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	645a      	str	r2, [r3, #68]	@ 0x44
 8002348:	e002      	b.n	8002350 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002358:	4b24      	ldr	r3, [pc, #144]	@ (80023ec <HAL_ADC_Start+0x160>)
 800235a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002364:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	2b00      	cmp	r3, #0
 8002370:	d10f      	bne.n	8002392 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d129      	bne.n	80023d4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	e020      	b.n	80023d4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a16      	ldr	r2, [pc, #88]	@ (80023f0 <HAL_ADC_Start+0x164>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d11b      	bne.n	80023d4 <HAL_ADC_Start+0x148>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d114      	bne.n	80023d4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	e00b      	b.n	80023d4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c0:	f043 0210 	orr.w	r2, r3, #16
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023cc:	f043 0201 	orr.w	r2, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	20000000 	.word	0x20000000
 80023e8:	431bde83 	.word	0x431bde83
 80023ec:	40012300 	.word	0x40012300
 80023f0:	40012000 	.word	0x40012000

080023f4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_ADC_Stop+0x16>
 8002406:	2302      	movs	r3, #2
 8002408:	e021      	b.n	800244e <HAL_ADC_Stop+0x5a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b00      	cmp	r3, #0
 800242e:	d109      	bne.n	8002444 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002438:	f023 0301 	bic.w	r3, r3, #1
 800243c:	f043 0201 	orr.w	r2, r3, #1
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b084      	sub	sp, #16
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002464:	2300      	movs	r3, #0
 8002466:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002476:	d113      	bne.n	80024a0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002486:	d10b      	bne.n	80024a0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248c:	f043 0220 	orr.w	r2, r3, #32
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e063      	b.n	8002568 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80024a0:	f7ff fea4 	bl	80021ec <HAL_GetTick>
 80024a4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024a6:	e021      	b.n	80024ec <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ae:	d01d      	beq.n	80024ec <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <HAL_ADC_PollForConversion+0x6c>
 80024b6:	f7ff fe99 	bl	80021ec <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d212      	bcs.n	80024ec <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d00b      	beq.n	80024ec <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d8:	f043 0204 	orr.w	r2, r3, #4
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e03d      	b.n	8002568 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d1d6      	bne.n	80024a8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f06f 0212 	mvn.w	r2, #18
 8002502:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002508:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d123      	bne.n	8002566 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002522:	2b00      	cmp	r3, #0
 8002524:	d11f      	bne.n	8002566 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002530:	2b00      	cmp	r3, #0
 8002532:	d006      	beq.n	8002542 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800253e:	2b00      	cmp	r3, #0
 8002540:	d111      	bne.n	8002566 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002546:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d105      	bne.n	8002566 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	f043 0201 	orr.w	r2, r3, #1
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
	...

0800258c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002596:	2300      	movs	r3, #0
 8002598:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d101      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x1c>
 80025a4:	2302      	movs	r3, #2
 80025a6:	e105      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x228>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b09      	cmp	r3, #9
 80025b6:	d925      	bls.n	8002604 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68d9      	ldr	r1, [r3, #12]
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	461a      	mov	r2, r3
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	3b1e      	subs	r3, #30
 80025ce:	2207      	movs	r2, #7
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43da      	mvns	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	400a      	ands	r2, r1
 80025dc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68d9      	ldr	r1, [r3, #12]
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	4603      	mov	r3, r0
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4403      	add	r3, r0
 80025f6:	3b1e      	subs	r3, #30
 80025f8:	409a      	lsls	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	e022      	b.n	800264a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	6919      	ldr	r1, [r3, #16]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	b29b      	uxth	r3, r3
 8002610:	461a      	mov	r2, r3
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	2207      	movs	r2, #7
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43da      	mvns	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	400a      	ands	r2, r1
 8002626:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6919      	ldr	r1, [r3, #16]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	4603      	mov	r3, r0
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4403      	add	r3, r0
 8002640:	409a      	lsls	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2b06      	cmp	r3, #6
 8002650:	d824      	bhi.n	800269c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	4613      	mov	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4413      	add	r3, r2
 8002662:	3b05      	subs	r3, #5
 8002664:	221f      	movs	r2, #31
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	43da      	mvns	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	400a      	ands	r2, r1
 8002672:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	b29b      	uxth	r3, r3
 8002680:	4618      	mov	r0, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	4613      	mov	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	3b05      	subs	r3, #5
 800268e:	fa00 f203 	lsl.w	r2, r0, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	635a      	str	r2, [r3, #52]	@ 0x34
 800269a:	e04c      	b.n	8002736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2b0c      	cmp	r3, #12
 80026a2:	d824      	bhi.n	80026ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	3b23      	subs	r3, #35	@ 0x23
 80026b6:	221f      	movs	r2, #31
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43da      	mvns	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	400a      	ands	r2, r1
 80026c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	4618      	mov	r0, r3
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	3b23      	subs	r3, #35	@ 0x23
 80026e0:	fa00 f203 	lsl.w	r2, r0, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80026ec:	e023      	b.n	8002736 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	3b41      	subs	r3, #65	@ 0x41
 8002700:	221f      	movs	r2, #31
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	43da      	mvns	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	400a      	ands	r2, r1
 800270e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	b29b      	uxth	r3, r3
 800271c:	4618      	mov	r0, r3
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	3b41      	subs	r3, #65	@ 0x41
 800272a:	fa00 f203 	lsl.w	r2, r0, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002736:	4b22      	ldr	r3, [pc, #136]	@ (80027c0 <HAL_ADC_ConfigChannel+0x234>)
 8002738:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a21      	ldr	r2, [pc, #132]	@ (80027c4 <HAL_ADC_ConfigChannel+0x238>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d109      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x1cc>
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b12      	cmp	r3, #18
 800274a:	d105      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a19      	ldr	r2, [pc, #100]	@ (80027c4 <HAL_ADC_ConfigChannel+0x238>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d123      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x21e>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2b10      	cmp	r3, #16
 8002768:	d003      	beq.n	8002772 <HAL_ADC_ConfigChannel+0x1e6>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b11      	cmp	r3, #17
 8002770:	d11b      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2b10      	cmp	r3, #16
 8002784:	d111      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002786:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <HAL_ADC_ConfigChannel+0x23c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a10      	ldr	r2, [pc, #64]	@ (80027cc <HAL_ADC_ConfigChannel+0x240>)
 800278c:	fba2 2303 	umull	r2, r3, r2, r3
 8002790:	0c9a      	lsrs	r2, r3, #18
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800279c:	e002      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	3b01      	subs	r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1f9      	bne.n	800279e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	40012300 	.word	0x40012300
 80027c4:	40012000 	.word	0x40012000
 80027c8:	20000000 	.word	0x20000000
 80027cc:	431bde83 	.word	0x431bde83

080027d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027d8:	4b79      	ldr	r3, [pc, #484]	@ (80029c0 <ADC_Init+0x1f0>)
 80027da:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002804:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	021a      	lsls	r2, r3, #8
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002828:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6859      	ldr	r1, [r3, #4]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800284a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6899      	ldr	r1, [r3, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002862:	4a58      	ldr	r2, [pc, #352]	@ (80029c4 <ADC_Init+0x1f4>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d022      	beq.n	80028ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002876:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6899      	ldr	r1, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002898:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6899      	ldr	r1, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	609a      	str	r2, [r3, #8]
 80028ac:	e00f      	b.n	80028ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0202 	bic.w	r2, r2, #2
 80028dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6899      	ldr	r1, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	7e1b      	ldrb	r3, [r3, #24]
 80028e8:	005a      	lsls	r2, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d01b      	beq.n	8002934 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800290a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800291a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6859      	ldr	r1, [r3, #4]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	3b01      	subs	r3, #1
 8002928:	035a      	lsls	r2, r3, #13
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	430a      	orrs	r2, r1
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	e007      	b.n	8002944 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002942:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002952:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	3b01      	subs	r3, #1
 8002960:	051a      	lsls	r2, r3, #20
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002978:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6899      	ldr	r1, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002986:	025a      	lsls	r2, r3, #9
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800299e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6899      	ldr	r1, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	029a      	lsls	r2, r3, #10
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	609a      	str	r2, [r3, #8]
}
 80029b4:	bf00      	nop
 80029b6:	3714      	adds	r7, #20
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	40012300 	.word	0x40012300
 80029c4:	0f000001 	.word	0x0f000001

080029c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029d8:	4b0c      	ldr	r3, [pc, #48]	@ (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029e4:	4013      	ands	r3, r2
 80029e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029fa:	4a04      	ldr	r2, [pc, #16]	@ (8002a0c <__NVIC_SetPriorityGrouping+0x44>)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	60d3      	str	r3, [r2, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a14:	4b04      	ldr	r3, [pc, #16]	@ (8002a28 <__NVIC_GetPriorityGrouping+0x18>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	0a1b      	lsrs	r3, r3, #8
 8002a1a:	f003 0307 	and.w	r3, r3, #7
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000ed00 	.word	0xe000ed00

08002a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	db0b      	blt.n	8002a56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	4907      	ldr	r1, [pc, #28]	@ (8002a64 <__NVIC_EnableIRQ+0x38>)
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	e000e100 	.word	0xe000e100

08002a68 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db12      	blt.n	8002aa0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	490a      	ldr	r1, [pc, #40]	@ (8002aac <__NVIC_DisableIRQ+0x44>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	3320      	adds	r3, #32
 8002a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a94:	f3bf 8f4f 	dsb	sy
}
 8002a98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a9a:	f3bf 8f6f 	isb	sy
}
 8002a9e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000e100 	.word	0xe000e100

08002ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	6039      	str	r1, [r7, #0]
 8002aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	db0a      	blt.n	8002ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	490c      	ldr	r1, [pc, #48]	@ (8002afc <__NVIC_SetPriority+0x4c>)
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	0112      	lsls	r2, r2, #4
 8002ad0:	b2d2      	uxtb	r2, r2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ad8:	e00a      	b.n	8002af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	4908      	ldr	r1, [pc, #32]	@ (8002b00 <__NVIC_SetPriority+0x50>)
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	f003 030f 	and.w	r3, r3, #15
 8002ae6:	3b04      	subs	r3, #4
 8002ae8:	0112      	lsls	r2, r2, #4
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	440b      	add	r3, r1
 8002aee:	761a      	strb	r2, [r3, #24]
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	e000e100 	.word	0xe000e100
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b089      	sub	sp, #36	@ 0x24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	f1c3 0307 	rsb	r3, r3, #7
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	bf28      	it	cs
 8002b22:	2304      	movcs	r3, #4
 8002b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	2b06      	cmp	r3, #6
 8002b2c:	d902      	bls.n	8002b34 <NVIC_EncodePriority+0x30>
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	3b03      	subs	r3, #3
 8002b32:	e000      	b.n	8002b36 <NVIC_EncodePriority+0x32>
 8002b34:	2300      	movs	r3, #0
 8002b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b38:	f04f 32ff 	mov.w	r2, #4294967295
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43da      	mvns	r2, r3
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	401a      	ands	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	fa01 f303 	lsl.w	r3, r1, r3
 8002b56:	43d9      	mvns	r1, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b5c:	4313      	orrs	r3, r2
         );
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3724      	adds	r7, #36	@ 0x24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
	...

08002b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b7c:	d301      	bcc.n	8002b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e00f      	b.n	8002ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b82:	4a0a      	ldr	r2, [pc, #40]	@ (8002bac <SysTick_Config+0x40>)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b8a:	210f      	movs	r1, #15
 8002b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b90:	f7ff ff8e 	bl	8002ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <SysTick_Config+0x40>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b9a:	4b04      	ldr	r3, [pc, #16]	@ (8002bac <SysTick_Config+0x40>)
 8002b9c:	2207      	movs	r2, #7
 8002b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	e000e010 	.word	0xe000e010

08002bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff ff05 	bl	80029c8 <__NVIC_SetPriorityGrouping>
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b086      	sub	sp, #24
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	4603      	mov	r3, r0
 8002bce:	60b9      	str	r1, [r7, #8]
 8002bd0:	607a      	str	r2, [r7, #4]
 8002bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd8:	f7ff ff1a 	bl	8002a10 <__NVIC_GetPriorityGrouping>
 8002bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	68b9      	ldr	r1, [r7, #8]
 8002be2:	6978      	ldr	r0, [r7, #20]
 8002be4:	f7ff ff8e 	bl	8002b04 <NVIC_EncodePriority>
 8002be8:	4602      	mov	r2, r0
 8002bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bee:	4611      	mov	r1, r2
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff5d 	bl	8002ab0 <__NVIC_SetPriority>
}
 8002bf6:	bf00      	nop
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	4603      	mov	r3, r0
 8002c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff0d 	bl	8002a2c <__NVIC_EnableIRQ>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b082      	sub	sp, #8
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff ff1d 	bl	8002a68 <__NVIC_DisableIRQ>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b082      	sub	sp, #8
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7ff ff94 	bl	8002b6c <SysTick_Config>
 8002c44:	4603      	mov	r3, r0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b084      	sub	sp, #16
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c5c:	f7ff fac6 	bl	80021ec <HAL_GetTick>
 8002c60:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d008      	beq.n	8002c80 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2280      	movs	r2, #128	@ 0x80
 8002c72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e052      	b.n	8002d26 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f022 0216 	bic.w	r2, r2, #22
 8002c8e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c9e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d103      	bne.n	8002cb0 <HAL_DMA_Abort+0x62>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d007      	beq.n	8002cc0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0208 	bic.w	r2, r2, #8
 8002cbe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 0201 	bic.w	r2, r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cd0:	e013      	b.n	8002cfa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cd2:	f7ff fa8b 	bl	80021ec <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b05      	cmp	r3, #5
 8002cde:	d90c      	bls.n	8002cfa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2203      	movs	r2, #3
 8002cea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e015      	b.n	8002d26 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1e4      	bne.n	8002cd2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0c:	223f      	movs	r2, #63	@ 0x3f
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d004      	beq.n	8002d4c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2280      	movs	r2, #128	@ 0x80
 8002d46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e00c      	b.n	8002d66 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2205      	movs	r2, #5
 8002d50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0201 	bic.w	r2, r2, #1
 8002d62:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
	...

08002d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b089      	sub	sp, #36	@ 0x24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d82:	2300      	movs	r3, #0
 8002d84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61fb      	str	r3, [r7, #28]
 8002d8e:	e159      	b.n	8003044 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d90:	2201      	movs	r2, #1
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	4013      	ands	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	f040 8148 	bne.w	800303e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d005      	beq.n	8002dc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d130      	bne.n	8002e28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	2203      	movs	r2, #3
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	091b      	lsrs	r3, r3, #4
 8002e12:	f003 0201 	and.w	r2, r3, #1
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	2b03      	cmp	r3, #3
 8002e32:	d017      	beq.n	8002e64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	2203      	movs	r2, #3
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d123      	bne.n	8002eb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	08da      	lsrs	r2, r3, #3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3208      	adds	r2, #8
 8002e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	220f      	movs	r2, #15
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	691a      	ldr	r2, [r3, #16]
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	08da      	lsrs	r2, r3, #3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3208      	adds	r2, #8
 8002eb2:	69b9      	ldr	r1, [r7, #24]
 8002eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 0203 	and.w	r2, r3, #3
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 80a2 	beq.w	800303e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	4b57      	ldr	r3, [pc, #348]	@ (800305c <HAL_GPIO_Init+0x2e8>)
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	4a56      	ldr	r2, [pc, #344]	@ (800305c <HAL_GPIO_Init+0x2e8>)
 8002f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f0a:	4b54      	ldr	r3, [pc, #336]	@ (800305c <HAL_GPIO_Init+0x2e8>)
 8002f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f16:	4a52      	ldr	r2, [pc, #328]	@ (8003060 <HAL_GPIO_Init+0x2ec>)
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	089b      	lsrs	r3, r3, #2
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	f003 0303 	and.w	r3, r3, #3
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	220f      	movs	r2, #15
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4013      	ands	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a49      	ldr	r2, [pc, #292]	@ (8003064 <HAL_GPIO_Init+0x2f0>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d019      	beq.n	8002f76 <HAL_GPIO_Init+0x202>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a48      	ldr	r2, [pc, #288]	@ (8003068 <HAL_GPIO_Init+0x2f4>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d013      	beq.n	8002f72 <HAL_GPIO_Init+0x1fe>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a47      	ldr	r2, [pc, #284]	@ (800306c <HAL_GPIO_Init+0x2f8>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00d      	beq.n	8002f6e <HAL_GPIO_Init+0x1fa>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a46      	ldr	r2, [pc, #280]	@ (8003070 <HAL_GPIO_Init+0x2fc>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d007      	beq.n	8002f6a <HAL_GPIO_Init+0x1f6>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a45      	ldr	r2, [pc, #276]	@ (8003074 <HAL_GPIO_Init+0x300>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d101      	bne.n	8002f66 <HAL_GPIO_Init+0x1f2>
 8002f62:	2304      	movs	r3, #4
 8002f64:	e008      	b.n	8002f78 <HAL_GPIO_Init+0x204>
 8002f66:	2307      	movs	r3, #7
 8002f68:	e006      	b.n	8002f78 <HAL_GPIO_Init+0x204>
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e004      	b.n	8002f78 <HAL_GPIO_Init+0x204>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e002      	b.n	8002f78 <HAL_GPIO_Init+0x204>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <HAL_GPIO_Init+0x204>
 8002f76:	2300      	movs	r3, #0
 8002f78:	69fa      	ldr	r2, [r7, #28]
 8002f7a:	f002 0203 	and.w	r2, r2, #3
 8002f7e:	0092      	lsls	r2, r2, #2
 8002f80:	4093      	lsls	r3, r2
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f88:	4935      	ldr	r1, [pc, #212]	@ (8003060 <HAL_GPIO_Init+0x2ec>)
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	089b      	lsrs	r3, r3, #2
 8002f8e:	3302      	adds	r3, #2
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f96:	4b38      	ldr	r3, [pc, #224]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d003      	beq.n	8002fba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fba:	4a2f      	ldr	r2, [pc, #188]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fc0:	4b2d      	ldr	r3, [pc, #180]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fe4:	4a24      	ldr	r2, [pc, #144]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fea:	4b23      	ldr	r3, [pc, #140]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800300e:	4a1a      	ldr	r2, [pc, #104]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003014:	4b18      	ldr	r3, [pc, #96]	@ (8003078 <HAL_GPIO_Init+0x304>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	4313      	orrs	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003038:	4a0f      	ldr	r2, [pc, #60]	@ (8003078 <HAL_GPIO_Init+0x304>)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	3301      	adds	r3, #1
 8003042:	61fb      	str	r3, [r7, #28]
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	2b0f      	cmp	r3, #15
 8003048:	f67f aea2 	bls.w	8002d90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3724      	adds	r7, #36	@ 0x24
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800
 8003060:	40013800 	.word	0x40013800
 8003064:	40020000 	.word	0x40020000
 8003068:	40020400 	.word	0x40020400
 800306c:	40020800 	.word	0x40020800
 8003070:	40020c00 	.word	0x40020c00
 8003074:	40021000 	.word	0x40021000
 8003078:	40013c00 	.word	0x40013c00

0800307c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	460b      	mov	r3, r1
 8003086:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691a      	ldr	r2, [r3, #16]
 800308c:	887b      	ldrh	r3, [r7, #2]
 800308e:	4013      	ands	r3, r2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003094:	2301      	movs	r3, #1
 8003096:	73fb      	strb	r3, [r7, #15]
 8003098:	e001      	b.n	800309e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800309a:	2300      	movs	r3, #0
 800309c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800309e:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3714      	adds	r7, #20
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	460b      	mov	r3, r1
 80030b6:	807b      	strh	r3, [r7, #2]
 80030b8:	4613      	mov	r3, r2
 80030ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030bc:	787b      	ldrb	r3, [r7, #1]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030c2:	887a      	ldrh	r2, [r7, #2]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030c8:	e003      	b.n	80030d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030ca:	887b      	ldrh	r3, [r7, #2]
 80030cc:	041a      	lsls	r2, r3, #16
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	619a      	str	r2, [r3, #24]
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
	...

080030e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e267      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d075      	beq.n	80031ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030fe:	4b88      	ldr	r3, [pc, #544]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	2b04      	cmp	r3, #4
 8003108:	d00c      	beq.n	8003124 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800310a:	4b85      	ldr	r3, [pc, #532]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003112:	2b08      	cmp	r3, #8
 8003114:	d112      	bne.n	800313c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003116:	4b82      	ldr	r3, [pc, #520]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800311e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003122:	d10b      	bne.n	800313c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003124:	4b7e      	ldr	r3, [pc, #504]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d05b      	beq.n	80031e8 <HAL_RCC_OscConfig+0x108>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d157      	bne.n	80031e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e242      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003144:	d106      	bne.n	8003154 <HAL_RCC_OscConfig+0x74>
 8003146:	4b76      	ldr	r3, [pc, #472]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a75      	ldr	r2, [pc, #468]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e01d      	b.n	8003190 <HAL_RCC_OscConfig+0xb0>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0x98>
 800315e:	4b70      	ldr	r3, [pc, #448]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a6f      	ldr	r2, [pc, #444]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003164:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003168:	6013      	str	r3, [r2, #0]
 800316a:	4b6d      	ldr	r3, [pc, #436]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a6c      	ldr	r2, [pc, #432]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003174:	6013      	str	r3, [r2, #0]
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0xb0>
 8003178:	4b69      	ldr	r3, [pc, #420]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a68      	ldr	r2, [pc, #416]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800317e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	4b66      	ldr	r3, [pc, #408]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a65      	ldr	r2, [pc, #404]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800318a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800318e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d013      	beq.n	80031c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003198:	f7ff f828 	bl	80021ec <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a0:	f7ff f824 	bl	80021ec <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b64      	cmp	r3, #100	@ 0x64
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e207      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0xc0>
 80031be:	e014      	b.n	80031ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c0:	f7ff f814 	bl	80021ec <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7ff f810 	bl	80021ec <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	@ 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e1f3      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031da:	4b51      	ldr	r3, [pc, #324]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f0      	bne.n	80031c8 <HAL_RCC_OscConfig+0xe8>
 80031e6:	e000      	b.n	80031ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d063      	beq.n	80032be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00b      	beq.n	800321a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003202:	4b47      	ldr	r3, [pc, #284]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800320a:	2b08      	cmp	r3, #8
 800320c:	d11c      	bne.n	8003248 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800320e:	4b44      	ldr	r3, [pc, #272]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d116      	bne.n	8003248 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321a:	4b41      	ldr	r3, [pc, #260]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d005      	beq.n	8003232 <HAL_RCC_OscConfig+0x152>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d001      	beq.n	8003232 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e1c7      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003232:	4b3b      	ldr	r3, [pc, #236]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4937      	ldr	r1, [pc, #220]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003242:	4313      	orrs	r3, r2
 8003244:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003246:	e03a      	b.n	80032be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d020      	beq.n	8003292 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003250:	4b34      	ldr	r3, [pc, #208]	@ (8003324 <HAL_RCC_OscConfig+0x244>)
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7fe ffc9 	bl	80021ec <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325e:	f7fe ffc5 	bl	80021ec <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e1a8      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003270:	4b2b      	ldr	r3, [pc, #172]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0f0      	beq.n	800325e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800327c:	4b28      	ldr	r3, [pc, #160]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	4925      	ldr	r1, [pc, #148]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 800328c:	4313      	orrs	r3, r2
 800328e:	600b      	str	r3, [r1, #0]
 8003290:	e015      	b.n	80032be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003292:	4b24      	ldr	r3, [pc, #144]	@ (8003324 <HAL_RCC_OscConfig+0x244>)
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003298:	f7fe ffa8 	bl	80021ec <HAL_GetTick>
 800329c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a0:	f7fe ffa4 	bl	80021ec <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e187      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f0      	bne.n	80032a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d036      	beq.n	8003338 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d016      	beq.n	8003300 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d2:	4b15      	ldr	r3, [pc, #84]	@ (8003328 <HAL_RCC_OscConfig+0x248>)
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d8:	f7fe ff88 	bl	80021ec <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032e0:	f7fe ff84 	bl	80021ec <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e167      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_RCC_OscConfig+0x240>)
 80032f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0x200>
 80032fe:	e01b      	b.n	8003338 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003300:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <HAL_RCC_OscConfig+0x248>)
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003306:	f7fe ff71 	bl	80021ec <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800330c:	e00e      	b.n	800332c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800330e:	f7fe ff6d 	bl	80021ec <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d907      	bls.n	800332c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e150      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
 8003320:	40023800 	.word	0x40023800
 8003324:	42470000 	.word	0x42470000
 8003328:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800332c:	4b88      	ldr	r3, [pc, #544]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800332e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1ea      	bne.n	800330e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 8097 	beq.w	8003474 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003346:	2300      	movs	r3, #0
 8003348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334a:	4b81      	ldr	r3, [pc, #516]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10f      	bne.n	8003376 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	60bb      	str	r3, [r7, #8]
 800335a:	4b7d      	ldr	r3, [pc, #500]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335e:	4a7c      	ldr	r2, [pc, #496]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 8003360:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003364:	6413      	str	r3, [r2, #64]	@ 0x40
 8003366:	4b7a      	ldr	r3, [pc, #488]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003372:	2301      	movs	r3, #1
 8003374:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003376:	4b77      	ldr	r3, [pc, #476]	@ (8003554 <HAL_RCC_OscConfig+0x474>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d118      	bne.n	80033b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003382:	4b74      	ldr	r3, [pc, #464]	@ (8003554 <HAL_RCC_OscConfig+0x474>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a73      	ldr	r2, [pc, #460]	@ (8003554 <HAL_RCC_OscConfig+0x474>)
 8003388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800338c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800338e:	f7fe ff2d 	bl	80021ec <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003396:	f7fe ff29 	bl	80021ec <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e10c      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003554 <HAL_RCC_OscConfig+0x474>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d106      	bne.n	80033ca <HAL_RCC_OscConfig+0x2ea>
 80033bc:	4b64      	ldr	r3, [pc, #400]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c0:	4a63      	ldr	r2, [pc, #396]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033c2:	f043 0301 	orr.w	r3, r3, #1
 80033c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c8:	e01c      	b.n	8003404 <HAL_RCC_OscConfig+0x324>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	2b05      	cmp	r3, #5
 80033d0:	d10c      	bne.n	80033ec <HAL_RCC_OscConfig+0x30c>
 80033d2:	4b5f      	ldr	r3, [pc, #380]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033d6:	4a5e      	ldr	r2, [pc, #376]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033d8:	f043 0304 	orr.w	r3, r3, #4
 80033dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80033de:	4b5c      	ldr	r3, [pc, #368]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033e2:	4a5b      	ldr	r2, [pc, #364]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ea:	e00b      	b.n	8003404 <HAL_RCC_OscConfig+0x324>
 80033ec:	4b58      	ldr	r3, [pc, #352]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f0:	4a57      	ldr	r2, [pc, #348]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033f2:	f023 0301 	bic.w	r3, r3, #1
 80033f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033f8:	4b55      	ldr	r3, [pc, #340]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fc:	4a54      	ldr	r2, [pc, #336]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80033fe:	f023 0304 	bic.w	r3, r3, #4
 8003402:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d015      	beq.n	8003438 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7fe feee 	bl	80021ec <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003412:	e00a      	b.n	800342a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003414:	f7fe feea 	bl	80021ec <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e0cb      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342a:	4b49      	ldr	r3, [pc, #292]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800342c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d0ee      	beq.n	8003414 <HAL_RCC_OscConfig+0x334>
 8003436:	e014      	b.n	8003462 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003438:	f7fe fed8 	bl	80021ec <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343e:	e00a      	b.n	8003456 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003440:	f7fe fed4 	bl	80021ec <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800344e:	4293      	cmp	r3, r2
 8003450:	d901      	bls.n	8003456 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e0b5      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003456:	4b3e      	ldr	r3, [pc, #248]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 8003458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d1ee      	bne.n	8003440 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003462:	7dfb      	ldrb	r3, [r7, #23]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d105      	bne.n	8003474 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003468:	4b39      	ldr	r3, [pc, #228]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800346a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346c:	4a38      	ldr	r2, [pc, #224]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800346e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003472:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 80a1 	beq.w	80035c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800347e:	4b34      	ldr	r3, [pc, #208]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 030c 	and.w	r3, r3, #12
 8003486:	2b08      	cmp	r3, #8
 8003488:	d05c      	beq.n	8003544 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d141      	bne.n	8003516 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003492:	4b31      	ldr	r3, [pc, #196]	@ (8003558 <HAL_RCC_OscConfig+0x478>)
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003498:	f7fe fea8 	bl	80021ec <HAL_GetTick>
 800349c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a0:	f7fe fea4 	bl	80021ec <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e087      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b2:	4b27      	ldr	r3, [pc, #156]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d1f0      	bne.n	80034a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69da      	ldr	r2, [r3, #28]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	431a      	orrs	r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	019b      	lsls	r3, r3, #6
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d4:	085b      	lsrs	r3, r3, #1
 80034d6:	3b01      	subs	r3, #1
 80034d8:	041b      	lsls	r3, r3, #16
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e0:	061b      	lsls	r3, r3, #24
 80034e2:	491b      	ldr	r1, [pc, #108]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003558 <HAL_RCC_OscConfig+0x478>)
 80034ea:	2201      	movs	r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ee:	f7fe fe7d 	bl	80021ec <HAL_GetTick>
 80034f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034f4:	e008      	b.n	8003508 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f6:	f7fe fe79 	bl	80021ec <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d901      	bls.n	8003508 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e05c      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003508:	4b11      	ldr	r3, [pc, #68]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0f0      	beq.n	80034f6 <HAL_RCC_OscConfig+0x416>
 8003514:	e054      	b.n	80035c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003516:	4b10      	ldr	r3, [pc, #64]	@ (8003558 <HAL_RCC_OscConfig+0x478>)
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7fe fe66 	bl	80021ec <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003524:	f7fe fe62 	bl	80021ec <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e045      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003536:	4b06      	ldr	r3, [pc, #24]	@ (8003550 <HAL_RCC_OscConfig+0x470>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1f0      	bne.n	8003524 <HAL_RCC_OscConfig+0x444>
 8003542:	e03d      	b.n	80035c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2b01      	cmp	r3, #1
 800354a:	d107      	bne.n	800355c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e038      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
 8003550:	40023800 	.word	0x40023800
 8003554:	40007000 	.word	0x40007000
 8003558:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800355c:	4b1b      	ldr	r3, [pc, #108]	@ (80035cc <HAL_RCC_OscConfig+0x4ec>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d028      	beq.n	80035bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003574:	429a      	cmp	r2, r3
 8003576:	d121      	bne.n	80035bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003582:	429a      	cmp	r2, r3
 8003584:	d11a      	bne.n	80035bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800358c:	4013      	ands	r3, r2
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003592:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003594:	4293      	cmp	r3, r2
 8003596:	d111      	bne.n	80035bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a2:	085b      	lsrs	r3, r3, #1
 80035a4:	3b01      	subs	r3, #1
 80035a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d107      	bne.n	80035bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d001      	beq.n	80035c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e000      	b.n	80035c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3718      	adds	r7, #24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	40023800 	.word	0x40023800

080035d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0cc      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035e4:	4b68      	ldr	r3, [pc, #416]	@ (8003788 <HAL_RCC_ClockConfig+0x1b8>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d90c      	bls.n	800360c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035f2:	4b65      	ldr	r3, [pc, #404]	@ (8003788 <HAL_RCC_ClockConfig+0x1b8>)
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fa:	4b63      	ldr	r3, [pc, #396]	@ (8003788 <HAL_RCC_ClockConfig+0x1b8>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	429a      	cmp	r2, r3
 8003606:	d001      	beq.n	800360c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e0b8      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d020      	beq.n	800365a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0304 	and.w	r3, r3, #4
 8003620:	2b00      	cmp	r3, #0
 8003622:	d005      	beq.n	8003630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003624:	4b59      	ldr	r3, [pc, #356]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	4a58      	ldr	r2, [pc, #352]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800362e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0308 	and.w	r3, r3, #8
 8003638:	2b00      	cmp	r3, #0
 800363a:	d005      	beq.n	8003648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800363c:	4b53      	ldr	r3, [pc, #332]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	4a52      	ldr	r2, [pc, #328]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003648:	4b50      	ldr	r3, [pc, #320]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	494d      	ldr	r1, [pc, #308]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	d044      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d107      	bne.n	800367e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800366e:	4b47      	ldr	r3, [pc, #284]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d119      	bne.n	80036ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e07f      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	2b02      	cmp	r3, #2
 8003684:	d003      	beq.n	800368e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800368a:	2b03      	cmp	r3, #3
 800368c:	d107      	bne.n	800369e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368e:	4b3f      	ldr	r3, [pc, #252]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d109      	bne.n	80036ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e06f      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800369e:	4b3b      	ldr	r3, [pc, #236]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e067      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036ae:	4b37      	ldr	r3, [pc, #220]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f023 0203 	bic.w	r2, r3, #3
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	4934      	ldr	r1, [pc, #208]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c0:	f7fe fd94 	bl	80021ec <HAL_GetTick>
 80036c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036c6:	e00a      	b.n	80036de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036c8:	f7fe fd90 	bl	80021ec <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d901      	bls.n	80036de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e04f      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036de:	4b2b      	ldr	r3, [pc, #172]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 020c 	and.w	r2, r3, #12
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d1eb      	bne.n	80036c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036f0:	4b25      	ldr	r3, [pc, #148]	@ (8003788 <HAL_RCC_ClockConfig+0x1b8>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d20c      	bcs.n	8003718 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fe:	4b22      	ldr	r3, [pc, #136]	@ (8003788 <HAL_RCC_ClockConfig+0x1b8>)
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003706:	4b20      	ldr	r3, [pc, #128]	@ (8003788 <HAL_RCC_ClockConfig+0x1b8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d001      	beq.n	8003718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e032      	b.n	800377e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d008      	beq.n	8003736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003724:	4b19      	ldr	r3, [pc, #100]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	4916      	ldr	r1, [pc, #88]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	4313      	orrs	r3, r2
 8003734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d009      	beq.n	8003756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003742:	4b12      	ldr	r3, [pc, #72]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	490e      	ldr	r1, [pc, #56]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	4313      	orrs	r3, r2
 8003754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003756:	f000 f821 	bl	800379c <HAL_RCC_GetSysClockFreq>
 800375a:	4602      	mov	r2, r0
 800375c:	4b0b      	ldr	r3, [pc, #44]	@ (800378c <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	490a      	ldr	r1, [pc, #40]	@ (8003790 <HAL_RCC_ClockConfig+0x1c0>)
 8003768:	5ccb      	ldrb	r3, [r1, r3]
 800376a:	fa22 f303 	lsr.w	r3, r2, r3
 800376e:	4a09      	ldr	r2, [pc, #36]	@ (8003794 <HAL_RCC_ClockConfig+0x1c4>)
 8003770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003772:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <HAL_RCC_ClockConfig+0x1c8>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe fcf4 	bl	8002164 <HAL_InitTick>

  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40023c00 	.word	0x40023c00
 800378c:	40023800 	.word	0x40023800
 8003790:	08006f00 	.word	0x08006f00
 8003794:	20000000 	.word	0x20000000
 8003798:	20000004 	.word	0x20000004

0800379c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800379c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037a0:	b094      	sub	sp, #80	@ 0x50
 80037a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80037ac:	2300      	movs	r3, #0
 80037ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037b4:	4b79      	ldr	r3, [pc, #484]	@ (800399c <HAL_RCC_GetSysClockFreq+0x200>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 030c 	and.w	r3, r3, #12
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d00d      	beq.n	80037dc <HAL_RCC_GetSysClockFreq+0x40>
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	f200 80e1 	bhi.w	8003988 <HAL_RCC_GetSysClockFreq+0x1ec>
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d002      	beq.n	80037d0 <HAL_RCC_GetSysClockFreq+0x34>
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d003      	beq.n	80037d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80037ce:	e0db      	b.n	8003988 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037d0:	4b73      	ldr	r3, [pc, #460]	@ (80039a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80037d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037d4:	e0db      	b.n	800398e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037d6:	4b73      	ldr	r3, [pc, #460]	@ (80039a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80037d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037da:	e0d8      	b.n	800398e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037dc:	4b6f      	ldr	r3, [pc, #444]	@ (800399c <HAL_RCC_GetSysClockFreq+0x200>)
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037e6:	4b6d      	ldr	r3, [pc, #436]	@ (800399c <HAL_RCC_GetSysClockFreq+0x200>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d063      	beq.n	80038ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037f2:	4b6a      	ldr	r3, [pc, #424]	@ (800399c <HAL_RCC_GetSysClockFreq+0x200>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	099b      	lsrs	r3, r3, #6
 80037f8:	2200      	movs	r2, #0
 80037fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80037fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003804:	633b      	str	r3, [r7, #48]	@ 0x30
 8003806:	2300      	movs	r3, #0
 8003808:	637b      	str	r3, [r7, #52]	@ 0x34
 800380a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800380e:	4622      	mov	r2, r4
 8003810:	462b      	mov	r3, r5
 8003812:	f04f 0000 	mov.w	r0, #0
 8003816:	f04f 0100 	mov.w	r1, #0
 800381a:	0159      	lsls	r1, r3, #5
 800381c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003820:	0150      	lsls	r0, r2, #5
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4621      	mov	r1, r4
 8003828:	1a51      	subs	r1, r2, r1
 800382a:	6139      	str	r1, [r7, #16]
 800382c:	4629      	mov	r1, r5
 800382e:	eb63 0301 	sbc.w	r3, r3, r1
 8003832:	617b      	str	r3, [r7, #20]
 8003834:	f04f 0200 	mov.w	r2, #0
 8003838:	f04f 0300 	mov.w	r3, #0
 800383c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003840:	4659      	mov	r1, fp
 8003842:	018b      	lsls	r3, r1, #6
 8003844:	4651      	mov	r1, sl
 8003846:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800384a:	4651      	mov	r1, sl
 800384c:	018a      	lsls	r2, r1, #6
 800384e:	4651      	mov	r1, sl
 8003850:	ebb2 0801 	subs.w	r8, r2, r1
 8003854:	4659      	mov	r1, fp
 8003856:	eb63 0901 	sbc.w	r9, r3, r1
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	f04f 0300 	mov.w	r3, #0
 8003862:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003866:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800386a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800386e:	4690      	mov	r8, r2
 8003870:	4699      	mov	r9, r3
 8003872:	4623      	mov	r3, r4
 8003874:	eb18 0303 	adds.w	r3, r8, r3
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	462b      	mov	r3, r5
 800387c:	eb49 0303 	adc.w	r3, r9, r3
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800388e:	4629      	mov	r1, r5
 8003890:	024b      	lsls	r3, r1, #9
 8003892:	4621      	mov	r1, r4
 8003894:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003898:	4621      	mov	r1, r4
 800389a:	024a      	lsls	r2, r1, #9
 800389c:	4610      	mov	r0, r2
 800389e:	4619      	mov	r1, r3
 80038a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038a2:	2200      	movs	r2, #0
 80038a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80038ac:	f7fc fcf0 	bl	8000290 <__aeabi_uldivmod>
 80038b0:	4602      	mov	r2, r0
 80038b2:	460b      	mov	r3, r1
 80038b4:	4613      	mov	r3, r2
 80038b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038b8:	e058      	b.n	800396c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ba:	4b38      	ldr	r3, [pc, #224]	@ (800399c <HAL_RCC_GetSysClockFreq+0x200>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	099b      	lsrs	r3, r3, #6
 80038c0:	2200      	movs	r2, #0
 80038c2:	4618      	mov	r0, r3
 80038c4:	4611      	mov	r1, r2
 80038c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038ca:	623b      	str	r3, [r7, #32]
 80038cc:	2300      	movs	r3, #0
 80038ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038d4:	4642      	mov	r2, r8
 80038d6:	464b      	mov	r3, r9
 80038d8:	f04f 0000 	mov.w	r0, #0
 80038dc:	f04f 0100 	mov.w	r1, #0
 80038e0:	0159      	lsls	r1, r3, #5
 80038e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038e6:	0150      	lsls	r0, r2, #5
 80038e8:	4602      	mov	r2, r0
 80038ea:	460b      	mov	r3, r1
 80038ec:	4641      	mov	r1, r8
 80038ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80038f2:	4649      	mov	r1, r9
 80038f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003904:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003908:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800390c:	ebb2 040a 	subs.w	r4, r2, sl
 8003910:	eb63 050b 	sbc.w	r5, r3, fp
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	00eb      	lsls	r3, r5, #3
 800391e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003922:	00e2      	lsls	r2, r4, #3
 8003924:	4614      	mov	r4, r2
 8003926:	461d      	mov	r5, r3
 8003928:	4643      	mov	r3, r8
 800392a:	18e3      	adds	r3, r4, r3
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	464b      	mov	r3, r9
 8003930:	eb45 0303 	adc.w	r3, r5, r3
 8003934:	607b      	str	r3, [r7, #4]
 8003936:	f04f 0200 	mov.w	r2, #0
 800393a:	f04f 0300 	mov.w	r3, #0
 800393e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003942:	4629      	mov	r1, r5
 8003944:	028b      	lsls	r3, r1, #10
 8003946:	4621      	mov	r1, r4
 8003948:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800394c:	4621      	mov	r1, r4
 800394e:	028a      	lsls	r2, r1, #10
 8003950:	4610      	mov	r0, r2
 8003952:	4619      	mov	r1, r3
 8003954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003956:	2200      	movs	r2, #0
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	61fa      	str	r2, [r7, #28]
 800395c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003960:	f7fc fc96 	bl	8000290 <__aeabi_uldivmod>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4613      	mov	r3, r2
 800396a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <HAL_RCC_GetSysClockFreq+0x200>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	0c1b      	lsrs	r3, r3, #16
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	3301      	adds	r3, #1
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800397c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800397e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003980:	fbb2 f3f3 	udiv	r3, r2, r3
 8003984:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003986:	e002      	b.n	800398e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003988:	4b05      	ldr	r3, [pc, #20]	@ (80039a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800398a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800398c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800398e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003990:	4618      	mov	r0, r3
 8003992:	3750      	adds	r7, #80	@ 0x50
 8003994:	46bd      	mov	sp, r7
 8003996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800399a:	bf00      	nop
 800399c:	40023800 	.word	0x40023800
 80039a0:	00f42400 	.word	0x00f42400
 80039a4:	007a1200 	.word	0x007a1200

080039a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039ac:	4b03      	ldr	r3, [pc, #12]	@ (80039bc <HAL_RCC_GetHCLKFreq+0x14>)
 80039ae:	681b      	ldr	r3, [r3, #0]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	20000000 	.word	0x20000000

080039c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039c4:	f7ff fff0 	bl	80039a8 <HAL_RCC_GetHCLKFreq>
 80039c8:	4602      	mov	r2, r0
 80039ca:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	0a9b      	lsrs	r3, r3, #10
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	4903      	ldr	r1, [pc, #12]	@ (80039e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039d6:	5ccb      	ldrb	r3, [r1, r3]
 80039d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039dc:	4618      	mov	r0, r3
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40023800 	.word	0x40023800
 80039e4:	08006f10 	.word	0x08006f10

080039e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039ec:	f7ff ffdc 	bl	80039a8 <HAL_RCC_GetHCLKFreq>
 80039f0:	4602      	mov	r2, r0
 80039f2:	4b05      	ldr	r3, [pc, #20]	@ (8003a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	0b5b      	lsrs	r3, r3, #13
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	4903      	ldr	r1, [pc, #12]	@ (8003a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80039fe:	5ccb      	ldrb	r3, [r1, r3]
 8003a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	08006f10 	.word	0x08006f10

08003a10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e041      	b.n	8003aa6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d106      	bne.n	8003a3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7fe f954 	bl	8001ce4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3304      	adds	r3, #4
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4610      	mov	r0, r2
 8003a50:	f000 ff0e 	bl	8004870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d001      	beq.n	8003ac8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e03c      	b.n	8003b42 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2202      	movs	r2, #2
 8003acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1e      	ldr	r2, [pc, #120]	@ (8003b50 <HAL_TIM_Base_Start+0xa0>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d018      	beq.n	8003b0c <HAL_TIM_Base_Start+0x5c>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ae2:	d013      	beq.n	8003b0c <HAL_TIM_Base_Start+0x5c>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8003b54 <HAL_TIM_Base_Start+0xa4>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d00e      	beq.n	8003b0c <HAL_TIM_Base_Start+0x5c>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a19      	ldr	r2, [pc, #100]	@ (8003b58 <HAL_TIM_Base_Start+0xa8>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d009      	beq.n	8003b0c <HAL_TIM_Base_Start+0x5c>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a17      	ldr	r2, [pc, #92]	@ (8003b5c <HAL_TIM_Base_Start+0xac>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d004      	beq.n	8003b0c <HAL_TIM_Base_Start+0x5c>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a16      	ldr	r2, [pc, #88]	@ (8003b60 <HAL_TIM_Base_Start+0xb0>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d111      	bne.n	8003b30 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2b06      	cmp	r3, #6
 8003b1c:	d010      	beq.n	8003b40 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0201 	orr.w	r2, r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2e:	e007      	b.n	8003b40 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f042 0201 	orr.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40010000 	.word	0x40010000
 8003b54:	40000400 	.word	0x40000400
 8003b58:	40000800 	.word	0x40000800
 8003b5c:	40000c00 	.word	0x40000c00
 8003b60:	40014000 	.word	0x40014000

08003b64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d001      	beq.n	8003b7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e044      	b.n	8003c06 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68da      	ldr	r2, [r3, #12]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 0201 	orr.w	r2, r2, #1
 8003b92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a1e      	ldr	r2, [pc, #120]	@ (8003c14 <HAL_TIM_Base_Start_IT+0xb0>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d018      	beq.n	8003bd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ba6:	d013      	beq.n	8003bd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a1a      	ldr	r2, [pc, #104]	@ (8003c18 <HAL_TIM_Base_Start_IT+0xb4>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d00e      	beq.n	8003bd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a19      	ldr	r2, [pc, #100]	@ (8003c1c <HAL_TIM_Base_Start_IT+0xb8>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d009      	beq.n	8003bd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a17      	ldr	r2, [pc, #92]	@ (8003c20 <HAL_TIM_Base_Start_IT+0xbc>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d004      	beq.n	8003bd0 <HAL_TIM_Base_Start_IT+0x6c>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a16      	ldr	r2, [pc, #88]	@ (8003c24 <HAL_TIM_Base_Start_IT+0xc0>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d111      	bne.n	8003bf4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 0307 	and.w	r3, r3, #7
 8003bda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2b06      	cmp	r3, #6
 8003be0:	d010      	beq.n	8003c04 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 0201 	orr.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf2:	e007      	b.n	8003c04 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40010000 	.word	0x40010000
 8003c18:	40000400 	.word	0x40000400
 8003c1c:	40000800 	.word	0x40000800
 8003c20:	40000c00 	.word	0x40000c00
 8003c24:	40014000 	.word	0x40014000

08003c28 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68da      	ldr	r2, [r3, #12]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0201 	bic.w	r2, r2, #1
 8003c3e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6a1a      	ldr	r2, [r3, #32]
 8003c46:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10f      	bne.n	8003c70 <HAL_TIM_Base_Stop_IT+0x48>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	6a1a      	ldr	r2, [r3, #32]
 8003c56:	f240 4344 	movw	r3, #1092	@ 0x444
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d107      	bne.n	8003c70 <HAL_TIM_Base_Stop_IT+0x48>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 0201 	bic.w	r2, r2, #1
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e041      	b.n	8003d1c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d106      	bne.n	8003cb2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f000 f839 	bl	8003d24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	f000 fdd3 	bl	8004870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d109      	bne.n	8003d5c <HAL_TIM_PWM_Start+0x24>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	bf14      	ite	ne
 8003d54:	2301      	movne	r3, #1
 8003d56:	2300      	moveq	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	e022      	b.n	8003da2 <HAL_TIM_PWM_Start+0x6a>
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	d109      	bne.n	8003d76 <HAL_TIM_PWM_Start+0x3e>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	bf14      	ite	ne
 8003d6e:	2301      	movne	r3, #1
 8003d70:	2300      	moveq	r3, #0
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	e015      	b.n	8003da2 <HAL_TIM_PWM_Start+0x6a>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d109      	bne.n	8003d90 <HAL_TIM_PWM_Start+0x58>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	bf14      	ite	ne
 8003d88:	2301      	movne	r3, #1
 8003d8a:	2300      	moveq	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	e008      	b.n	8003da2 <HAL_TIM_PWM_Start+0x6a>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	bf14      	ite	ne
 8003d9c:	2301      	movne	r3, #1
 8003d9e:	2300      	moveq	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e068      	b.n	8003e7c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d104      	bne.n	8003dba <HAL_TIM_PWM_Start+0x82>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003db8:	e013      	b.n	8003de2 <HAL_TIM_PWM_Start+0xaa>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b04      	cmp	r3, #4
 8003dbe:	d104      	bne.n	8003dca <HAL_TIM_PWM_Start+0x92>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dc8:	e00b      	b.n	8003de2 <HAL_TIM_PWM_Start+0xaa>
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b08      	cmp	r3, #8
 8003dce:	d104      	bne.n	8003dda <HAL_TIM_PWM_Start+0xa2>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dd8:	e003      	b.n	8003de2 <HAL_TIM_PWM_Start+0xaa>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2202      	movs	r2, #2
 8003dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2201      	movs	r2, #1
 8003de8:	6839      	ldr	r1, [r7, #0]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f001 f90a 	bl	8005004 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a23      	ldr	r2, [pc, #140]	@ (8003e84 <HAL_TIM_PWM_Start+0x14c>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d107      	bne.n	8003e0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003e84 <HAL_TIM_PWM_Start+0x14c>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d018      	beq.n	8003e46 <HAL_TIM_PWM_Start+0x10e>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e1c:	d013      	beq.n	8003e46 <HAL_TIM_PWM_Start+0x10e>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a19      	ldr	r2, [pc, #100]	@ (8003e88 <HAL_TIM_PWM_Start+0x150>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d00e      	beq.n	8003e46 <HAL_TIM_PWM_Start+0x10e>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a17      	ldr	r2, [pc, #92]	@ (8003e8c <HAL_TIM_PWM_Start+0x154>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d009      	beq.n	8003e46 <HAL_TIM_PWM_Start+0x10e>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a16      	ldr	r2, [pc, #88]	@ (8003e90 <HAL_TIM_PWM_Start+0x158>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d004      	beq.n	8003e46 <HAL_TIM_PWM_Start+0x10e>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a14      	ldr	r2, [pc, #80]	@ (8003e94 <HAL_TIM_PWM_Start+0x15c>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d111      	bne.n	8003e6a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 0307 	and.w	r3, r3, #7
 8003e50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b06      	cmp	r3, #6
 8003e56:	d010      	beq.n	8003e7a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0201 	orr.w	r2, r2, #1
 8003e66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e68:	e007      	b.n	8003e7a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f042 0201 	orr.w	r2, r2, #1
 8003e78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40010000 	.word	0x40010000
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	40000800 	.word	0x40000800
 8003e90:	40000c00 	.word	0x40000c00
 8003e94:	40014000 	.word	0x40014000

08003e98 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e041      	b.n	8003f2e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d106      	bne.n	8003ec4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f839 	bl	8003f36 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3304      	adds	r3, #4
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4610      	mov	r0, r2
 8003ed8:	f000 fcca 	bl	8004870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b083      	sub	sp, #12
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003f3e:	bf00      	nop
 8003f40:	370c      	adds	r7, #12
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
	...

08003f4c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f56:	2300      	movs	r3, #0
 8003f58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d104      	bne.n	8003f6a <HAL_TIM_IC_Start_IT+0x1e>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	e013      	b.n	8003f92 <HAL_TIM_IC_Start_IT+0x46>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d104      	bne.n	8003f7a <HAL_TIM_IC_Start_IT+0x2e>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	e00b      	b.n	8003f92 <HAL_TIM_IC_Start_IT+0x46>
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d104      	bne.n	8003f8a <HAL_TIM_IC_Start_IT+0x3e>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	e003      	b.n	8003f92 <HAL_TIM_IC_Start_IT+0x46>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d104      	bne.n	8003fa4 <HAL_TIM_IC_Start_IT+0x58>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	e013      	b.n	8003fcc <HAL_TIM_IC_Start_IT+0x80>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d104      	bne.n	8003fb4 <HAL_TIM_IC_Start_IT+0x68>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	e00b      	b.n	8003fcc <HAL_TIM_IC_Start_IT+0x80>
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d104      	bne.n	8003fc4 <HAL_TIM_IC_Start_IT+0x78>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	e003      	b.n	8003fcc <HAL_TIM_IC_Start_IT+0x80>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fce:	7bbb      	ldrb	r3, [r7, #14]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d102      	bne.n	8003fda <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fd4:	7b7b      	ldrb	r3, [r7, #13]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d001      	beq.n	8003fde <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e0c2      	b.n	8004164 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d104      	bne.n	8003fee <HAL_TIM_IC_Start_IT+0xa2>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fec:	e013      	b.n	8004016 <HAL_TIM_IC_Start_IT+0xca>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d104      	bne.n	8003ffe <HAL_TIM_IC_Start_IT+0xb2>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ffc:	e00b      	b.n	8004016 <HAL_TIM_IC_Start_IT+0xca>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b08      	cmp	r3, #8
 8004002:	d104      	bne.n	800400e <HAL_TIM_IC_Start_IT+0xc2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800400c:	e003      	b.n	8004016 <HAL_TIM_IC_Start_IT+0xca>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d104      	bne.n	8004026 <HAL_TIM_IC_Start_IT+0xda>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004024:	e013      	b.n	800404e <HAL_TIM_IC_Start_IT+0x102>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b04      	cmp	r3, #4
 800402a:	d104      	bne.n	8004036 <HAL_TIM_IC_Start_IT+0xea>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004034:	e00b      	b.n	800404e <HAL_TIM_IC_Start_IT+0x102>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b08      	cmp	r3, #8
 800403a:	d104      	bne.n	8004046 <HAL_TIM_IC_Start_IT+0xfa>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004044:	e003      	b.n	800404e <HAL_TIM_IC_Start_IT+0x102>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b0c      	cmp	r3, #12
 8004052:	d841      	bhi.n	80040d8 <HAL_TIM_IC_Start_IT+0x18c>
 8004054:	a201      	add	r2, pc, #4	@ (adr r2, 800405c <HAL_TIM_IC_Start_IT+0x110>)
 8004056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405a:	bf00      	nop
 800405c:	08004091 	.word	0x08004091
 8004060:	080040d9 	.word	0x080040d9
 8004064:	080040d9 	.word	0x080040d9
 8004068:	080040d9 	.word	0x080040d9
 800406c:	080040a3 	.word	0x080040a3
 8004070:	080040d9 	.word	0x080040d9
 8004074:	080040d9 	.word	0x080040d9
 8004078:	080040d9 	.word	0x080040d9
 800407c:	080040b5 	.word	0x080040b5
 8004080:	080040d9 	.word	0x080040d9
 8004084:	080040d9 	.word	0x080040d9
 8004088:	080040d9 	.word	0x080040d9
 800408c:	080040c7 	.word	0x080040c7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0202 	orr.w	r2, r2, #2
 800409e:	60da      	str	r2, [r3, #12]
      break;
 80040a0:	e01d      	b.n	80040de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68da      	ldr	r2, [r3, #12]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f042 0204 	orr.w	r2, r2, #4
 80040b0:	60da      	str	r2, [r3, #12]
      break;
 80040b2:	e014      	b.n	80040de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0208 	orr.w	r2, r2, #8
 80040c2:	60da      	str	r2, [r3, #12]
      break;
 80040c4:	e00b      	b.n	80040de <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68da      	ldr	r2, [r3, #12]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f042 0210 	orr.w	r2, r2, #16
 80040d4:	60da      	str	r2, [r3, #12]
      break;
 80040d6:	e002      	b.n	80040de <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	73fb      	strb	r3, [r7, #15]
      break;
 80040dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d13e      	bne.n	8004162 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2201      	movs	r2, #1
 80040ea:	6839      	ldr	r1, [r7, #0]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 ff89 	bl	8005004 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a1d      	ldr	r2, [pc, #116]	@ (800416c <HAL_TIM_IC_Start_IT+0x220>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d018      	beq.n	800412e <HAL_TIM_IC_Start_IT+0x1e2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004104:	d013      	beq.n	800412e <HAL_TIM_IC_Start_IT+0x1e2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a19      	ldr	r2, [pc, #100]	@ (8004170 <HAL_TIM_IC_Start_IT+0x224>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d00e      	beq.n	800412e <HAL_TIM_IC_Start_IT+0x1e2>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <HAL_TIM_IC_Start_IT+0x228>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d009      	beq.n	800412e <HAL_TIM_IC_Start_IT+0x1e2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a16      	ldr	r2, [pc, #88]	@ (8004178 <HAL_TIM_IC_Start_IT+0x22c>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d004      	beq.n	800412e <HAL_TIM_IC_Start_IT+0x1e2>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a14      	ldr	r2, [pc, #80]	@ (800417c <HAL_TIM_IC_Start_IT+0x230>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d111      	bne.n	8004152 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b06      	cmp	r3, #6
 800413e:	d010      	beq.n	8004162 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f042 0201 	orr.w	r2, r2, #1
 800414e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004150:	e007      	b.n	8004162 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f042 0201 	orr.w	r2, r2, #1
 8004160:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004162:	7bfb      	ldrb	r3, [r7, #15]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40010000 	.word	0x40010000
 8004170:	40000400 	.word	0x40000400
 8004174:	40000800 	.word	0x40000800
 8004178:	40000c00 	.word	0x40000c00
 800417c:	40014000 	.word	0x40014000

08004180 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d020      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d01b      	beq.n	80041e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f06f 0202 	mvn.w	r2, #2
 80041b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fd f9dc 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 80041d0:	e005      	b.n	80041de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 fb2e 	bl	8004834 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 fb35 	bl	8004848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	f003 0304 	and.w	r3, r3, #4
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d020      	beq.n	8004230 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d01b      	beq.n	8004230 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f06f 0204 	mvn.w	r2, #4
 8004200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2202      	movs	r2, #2
 8004206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7fd f9b6 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 800421c:	e005      	b.n	800422a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fb08 	bl	8004834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 fb0f 	bl	8004848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	f003 0308 	and.w	r3, r3, #8
 8004236:	2b00      	cmp	r3, #0
 8004238:	d020      	beq.n	800427c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f003 0308 	and.w	r3, r3, #8
 8004240:	2b00      	cmp	r3, #0
 8004242:	d01b      	beq.n	800427c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f06f 0208 	mvn.w	r2, #8
 800424c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2204      	movs	r2, #4
 8004252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f7fd f990 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 8004268:	e005      	b.n	8004276 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 fae2 	bl	8004834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 fae9 	bl	8004848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f003 0310 	and.w	r3, r3, #16
 8004282:	2b00      	cmp	r3, #0
 8004284:	d020      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f003 0310 	and.w	r3, r3, #16
 800428c:	2b00      	cmp	r3, #0
 800428e:	d01b      	beq.n	80042c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f06f 0210 	mvn.w	r2, #16
 8004298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2208      	movs	r2, #8
 800429e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fd f96a 	bl	8001588 <HAL_TIM_IC_CaptureCallback>
 80042b4:	e005      	b.n	80042c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fabc 	bl	8004834 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f000 fac3 	bl	8004848 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00c      	beq.n	80042ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d007      	beq.n	80042ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f06f 0201 	mvn.w	r2, #1
 80042e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7fd f90e 	bl	8001508 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00c      	beq.n	8004310 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d007      	beq.n	8004310 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 ff18 	bl	8005140 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00c      	beq.n	8004334 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004320:	2b00      	cmp	r3, #0
 8004322:	d007      	beq.n	8004334 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800432c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 fa94 	bl	800485c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	f003 0320 	and.w	r3, r3, #32
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00c      	beq.n	8004358 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b00      	cmp	r3, #0
 8004346:	d007      	beq.n	8004358 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f06f 0220 	mvn.w	r2, #32
 8004350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 feea 	bl	800512c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_TIM_IC_ConfigChannel+0x1e>
 800437a:	2302      	movs	r3, #2
 800437c:	e088      	b.n	8004490 <HAL_TIM_IC_ConfigChannel+0x130>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d11b      	bne.n	80043c4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800439c:	f000 fc7a 	bl	8004c94 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699a      	ldr	r2, [r3, #24]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 020c 	bic.w	r2, r2, #12
 80043ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6999      	ldr	r1, [r3, #24]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	689a      	ldr	r2, [r3, #8]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	619a      	str	r2, [r3, #24]
 80043c2:	e060      	b.n	8004486 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b04      	cmp	r3, #4
 80043c8:	d11c      	bne.n	8004404 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80043da:	f000 fcf2 	bl	8004dc2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	699a      	ldr	r2, [r3, #24]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80043ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	6999      	ldr	r1, [r3, #24]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	021a      	lsls	r2, r3, #8
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	619a      	str	r2, [r3, #24]
 8004402:	e040      	b.n	8004486 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b08      	cmp	r3, #8
 8004408:	d11b      	bne.n	8004442 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800441a:	f000 fd3f 	bl	8004e9c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 020c 	bic.w	r2, r2, #12
 800442c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69d9      	ldr	r1, [r3, #28]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	61da      	str	r2, [r3, #28]
 8004440:	e021      	b.n	8004486 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b0c      	cmp	r3, #12
 8004446:	d11c      	bne.n	8004482 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004458:	f000 fd5c 	bl	8004f14 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69da      	ldr	r2, [r3, #28]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800446a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	69d9      	ldr	r1, [r3, #28]
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	021a      	lsls	r2, r3, #8
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	430a      	orrs	r2, r1
 800447e:	61da      	str	r2, [r3, #28]
 8004480:	e001      	b.n	8004486 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800448e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044a4:	2300      	movs	r3, #0
 80044a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d101      	bne.n	80044b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80044b2:	2302      	movs	r3, #2
 80044b4:	e0ae      	b.n	8004614 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2201      	movs	r2, #1
 80044ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b0c      	cmp	r3, #12
 80044c2:	f200 809f 	bhi.w	8004604 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80044c6:	a201      	add	r2, pc, #4	@ (adr r2, 80044cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80044c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044cc:	08004501 	.word	0x08004501
 80044d0:	08004605 	.word	0x08004605
 80044d4:	08004605 	.word	0x08004605
 80044d8:	08004605 	.word	0x08004605
 80044dc:	08004541 	.word	0x08004541
 80044e0:	08004605 	.word	0x08004605
 80044e4:	08004605 	.word	0x08004605
 80044e8:	08004605 	.word	0x08004605
 80044ec:	08004583 	.word	0x08004583
 80044f0:	08004605 	.word	0x08004605
 80044f4:	08004605 	.word	0x08004605
 80044f8:	08004605 	.word	0x08004605
 80044fc:	080045c3 	.word	0x080045c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68b9      	ldr	r1, [r7, #8]
 8004506:	4618      	mov	r0, r3
 8004508:	f000 fa38 	bl	800497c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0208 	orr.w	r2, r2, #8
 800451a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	699a      	ldr	r2, [r3, #24]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0204 	bic.w	r2, r2, #4
 800452a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6999      	ldr	r1, [r3, #24]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	619a      	str	r2, [r3, #24]
      break;
 800453e:	e064      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68b9      	ldr	r1, [r7, #8]
 8004546:	4618      	mov	r0, r3
 8004548:	f000 fa7e 	bl	8004a48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	699a      	ldr	r2, [r3, #24]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800455a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699a      	ldr	r2, [r3, #24]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800456a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6999      	ldr	r1, [r3, #24]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	021a      	lsls	r2, r3, #8
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	619a      	str	r2, [r3, #24]
      break;
 8004580:	e043      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	4618      	mov	r0, r3
 800458a:	f000 fac9 	bl	8004b20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	69da      	ldr	r2, [r3, #28]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0208 	orr.w	r2, r2, #8
 800459c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	69da      	ldr	r2, [r3, #28]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0204 	bic.w	r2, r2, #4
 80045ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	69d9      	ldr	r1, [r3, #28]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	691a      	ldr	r2, [r3, #16]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	61da      	str	r2, [r3, #28]
      break;
 80045c0:	e023      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68b9      	ldr	r1, [r7, #8]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f000 fb13 	bl	8004bf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69da      	ldr	r2, [r3, #28]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	69da      	ldr	r2, [r3, #28]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	69d9      	ldr	r1, [r3, #28]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	021a      	lsls	r2, r3, #8
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	61da      	str	r2, [r3, #28]
      break;
 8004602:	e002      	b.n	800460a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	75fb      	strb	r3, [r7, #23]
      break;
 8004608:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004612:	7dfb      	ldrb	r3, [r7, #23]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004626:	2300      	movs	r3, #0
 8004628:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004630:	2b01      	cmp	r3, #1
 8004632:	d101      	bne.n	8004638 <HAL_TIM_ConfigClockSource+0x1c>
 8004634:	2302      	movs	r3, #2
 8004636:	e0b4      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x186>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800465e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004670:	d03e      	beq.n	80046f0 <HAL_TIM_ConfigClockSource+0xd4>
 8004672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004676:	f200 8087 	bhi.w	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 800467a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800467e:	f000 8086 	beq.w	800478e <HAL_TIM_ConfigClockSource+0x172>
 8004682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004686:	d87f      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 8004688:	2b70      	cmp	r3, #112	@ 0x70
 800468a:	d01a      	beq.n	80046c2 <HAL_TIM_ConfigClockSource+0xa6>
 800468c:	2b70      	cmp	r3, #112	@ 0x70
 800468e:	d87b      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 8004690:	2b60      	cmp	r3, #96	@ 0x60
 8004692:	d050      	beq.n	8004736 <HAL_TIM_ConfigClockSource+0x11a>
 8004694:	2b60      	cmp	r3, #96	@ 0x60
 8004696:	d877      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 8004698:	2b50      	cmp	r3, #80	@ 0x50
 800469a:	d03c      	beq.n	8004716 <HAL_TIM_ConfigClockSource+0xfa>
 800469c:	2b50      	cmp	r3, #80	@ 0x50
 800469e:	d873      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046a0:	2b40      	cmp	r3, #64	@ 0x40
 80046a2:	d058      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x13a>
 80046a4:	2b40      	cmp	r3, #64	@ 0x40
 80046a6:	d86f      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046a8:	2b30      	cmp	r3, #48	@ 0x30
 80046aa:	d064      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046ac:	2b30      	cmp	r3, #48	@ 0x30
 80046ae:	d86b      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046b0:	2b20      	cmp	r3, #32
 80046b2:	d060      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d867      	bhi.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d05c      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046bc:	2b10      	cmp	r3, #16
 80046be:	d05a      	beq.n	8004776 <HAL_TIM_ConfigClockSource+0x15a>
 80046c0:	e062      	b.n	8004788 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046d2:	f000 fc77 	bl	8004fc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	609a      	str	r2, [r3, #8]
      break;
 80046ee:	e04f      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004700:	f000 fc60 	bl	8004fc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689a      	ldr	r2, [r3, #8]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004712:	609a      	str	r2, [r3, #8]
      break;
 8004714:	e03c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004722:	461a      	mov	r2, r3
 8004724:	f000 fb1e 	bl	8004d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2150      	movs	r1, #80	@ 0x50
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fc2d 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004734:	e02c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004742:	461a      	mov	r2, r3
 8004744:	f000 fb7a 	bl	8004e3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2160      	movs	r1, #96	@ 0x60
 800474e:	4618      	mov	r0, r3
 8004750:	f000 fc1d 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004754:	e01c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004762:	461a      	mov	r2, r3
 8004764:	f000 fafe 	bl	8004d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2140      	movs	r1, #64	@ 0x40
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fc0d 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004774:	e00c      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4619      	mov	r1, r3
 8004780:	4610      	mov	r0, r2
 8004782:	f000 fc04 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004786:	e003      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	73fb      	strb	r3, [r7, #15]
      break;
 800478c:	e000      	b.n	8004790 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800478e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
	...

080047ac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b0c      	cmp	r3, #12
 80047be:	d831      	bhi.n	8004824 <HAL_TIM_ReadCapturedValue+0x78>
 80047c0:	a201      	add	r2, pc, #4	@ (adr r2, 80047c8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80047c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c6:	bf00      	nop
 80047c8:	080047fd 	.word	0x080047fd
 80047cc:	08004825 	.word	0x08004825
 80047d0:	08004825 	.word	0x08004825
 80047d4:	08004825 	.word	0x08004825
 80047d8:	08004807 	.word	0x08004807
 80047dc:	08004825 	.word	0x08004825
 80047e0:	08004825 	.word	0x08004825
 80047e4:	08004825 	.word	0x08004825
 80047e8:	08004811 	.word	0x08004811
 80047ec:	08004825 	.word	0x08004825
 80047f0:	08004825 	.word	0x08004825
 80047f4:	08004825 	.word	0x08004825
 80047f8:	0800481b 	.word	0x0800481b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004802:	60fb      	str	r3, [r7, #12]

      break;
 8004804:	e00f      	b.n	8004826 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480c:	60fb      	str	r3, [r7, #12]

      break;
 800480e:	e00a      	b.n	8004826 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004816:	60fb      	str	r3, [r7, #12]

      break;
 8004818:	e005      	b.n	8004826 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	60fb      	str	r3, [r7, #12]

      break;
 8004822:	e000      	b.n	8004826 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004824:	bf00      	nop
  }

  return tmpreg;
 8004826:	68fb      	ldr	r3, [r7, #12]
}
 8004828:	4618      	mov	r0, r3
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004864:	bf00      	nop
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a37      	ldr	r2, [pc, #220]	@ (8004960 <TIM_Base_SetConfig+0xf0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00f      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800488e:	d00b      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a34      	ldr	r2, [pc, #208]	@ (8004964 <TIM_Base_SetConfig+0xf4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d007      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a33      	ldr	r2, [pc, #204]	@ (8004968 <TIM_Base_SetConfig+0xf8>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a32      	ldr	r2, [pc, #200]	@ (800496c <TIM_Base_SetConfig+0xfc>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d108      	bne.n	80048ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a28      	ldr	r2, [pc, #160]	@ (8004960 <TIM_Base_SetConfig+0xf0>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d01b      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c8:	d017      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a25      	ldr	r2, [pc, #148]	@ (8004964 <TIM_Base_SetConfig+0xf4>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a24      	ldr	r2, [pc, #144]	@ (8004968 <TIM_Base_SetConfig+0xf8>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00f      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a23      	ldr	r2, [pc, #140]	@ (800496c <TIM_Base_SetConfig+0xfc>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d00b      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a22      	ldr	r2, [pc, #136]	@ (8004970 <TIM_Base_SetConfig+0x100>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d007      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a21      	ldr	r2, [pc, #132]	@ (8004974 <TIM_Base_SetConfig+0x104>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d003      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a20      	ldr	r2, [pc, #128]	@ (8004978 <TIM_Base_SetConfig+0x108>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d108      	bne.n	800490c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	4313      	orrs	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a0c      	ldr	r2, [pc, #48]	@ (8004960 <TIM_Base_SetConfig+0xf0>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d103      	bne.n	800493a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	691a      	ldr	r2, [r3, #16]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f043 0204 	orr.w	r2, r3, #4
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	601a      	str	r2, [r3, #0]
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40010000 	.word	0x40010000
 8004964:	40000400 	.word	0x40000400
 8004968:	40000800 	.word	0x40000800
 800496c:	40000c00 	.word	0x40000c00
 8004970:	40014000 	.word	0x40014000
 8004974:	40014400 	.word	0x40014400
 8004978:	40014800 	.word	0x40014800

0800497c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a1b      	ldr	r3, [r3, #32]
 8004990:	f023 0201 	bic.w	r2, r3, #1
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f023 0303 	bic.w	r3, r3, #3
 80049b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f023 0302 	bic.w	r3, r3, #2
 80049c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a1c      	ldr	r2, [pc, #112]	@ (8004a44 <TIM_OC1_SetConfig+0xc8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d10c      	bne.n	80049f2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	f023 0308 	bic.w	r3, r3, #8
 80049de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f023 0304 	bic.w	r3, r3, #4
 80049f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a13      	ldr	r2, [pc, #76]	@ (8004a44 <TIM_OC1_SetConfig+0xc8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d111      	bne.n	8004a1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	621a      	str	r2, [r3, #32]
}
 8004a38:	bf00      	nop
 8004a3a:	371c      	adds	r7, #28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr
 8004a44:	40010000 	.word	0x40010000

08004a48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	f023 0210 	bic.w	r2, r3, #16
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0320 	bic.w	r3, r3, #32
 8004a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8004b1c <TIM_OC2_SetConfig+0xd4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d10d      	bne.n	8004ac4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ac2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a15      	ldr	r2, [pc, #84]	@ (8004b1c <TIM_OC2_SetConfig+0xd4>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d113      	bne.n	8004af4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ad2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ada:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	621a      	str	r2, [r3, #32]
}
 8004b0e:	bf00      	nop
 8004b10:	371c      	adds	r7, #28
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40010000 	.word	0x40010000

08004b20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	69db      	ldr	r3, [r3, #28]
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f023 0303 	bic.w	r3, r3, #3
 8004b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf0 <TIM_OC3_SetConfig+0xd0>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d10d      	bne.n	8004b9a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	021b      	lsls	r3, r3, #8
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a14      	ldr	r2, [pc, #80]	@ (8004bf0 <TIM_OC3_SetConfig+0xd0>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d113      	bne.n	8004bca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	011b      	lsls	r3, r3, #4
 8004bb8:	693a      	ldr	r2, [r7, #16]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	011b      	lsls	r3, r3, #4
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	621a      	str	r2, [r3, #32]
}
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40010000 	.word	0x40010000

08004bf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	021b      	lsls	r3, r3, #8
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	031b      	lsls	r3, r3, #12
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a10      	ldr	r2, [pc, #64]	@ (8004c90 <TIM_OC4_SetConfig+0x9c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d109      	bne.n	8004c68 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	695b      	ldr	r3, [r3, #20]
 8004c60:	019b      	lsls	r3, r3, #6
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	693a      	ldr	r2, [r7, #16]
 8004c80:	621a      	str	r2, [r3, #32]
}
 8004c82:	bf00      	nop
 8004c84:	371c      	adds	r7, #28
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40010000 	.word	0x40010000

08004c94 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	f023 0201 	bic.w	r2, r3, #1
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	4a24      	ldr	r2, [pc, #144]	@ (8004d50 <TIM_TI1_SetConfig+0xbc>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d013      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cc8:	d00f      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	4a21      	ldr	r2, [pc, #132]	@ (8004d54 <TIM_TI1_SetConfig+0xc0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d00b      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	4a20      	ldr	r2, [pc, #128]	@ (8004d58 <TIM_TI1_SetConfig+0xc4>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d007      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4a1f      	ldr	r2, [pc, #124]	@ (8004d5c <TIM_TI1_SetConfig+0xc8>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d003      	beq.n	8004cea <TIM_TI1_SetConfig+0x56>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8004d60 <TIM_TI1_SetConfig+0xcc>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d101      	bne.n	8004cee <TIM_TI1_SetConfig+0x5a>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <TIM_TI1_SetConfig+0x5c>
 8004cee:	2300      	movs	r3, #0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d008      	beq.n	8004d06 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f023 0303 	bic.w	r3, r3, #3
 8004cfa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]
 8004d04:	e003      	b.n	8004d0e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f023 030a 	bic.w	r3, r3, #10
 8004d28:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	f003 030a 	and.w	r3, r3, #10
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	621a      	str	r2, [r3, #32]
}
 8004d42:	bf00      	nop
 8004d44:	371c      	adds	r7, #28
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	40010000 	.word	0x40010000
 8004d54:	40000400 	.word	0x40000400
 8004d58:	40000800 	.word	0x40000800
 8004d5c:	40000c00 	.word	0x40000c00
 8004d60:	40014000 	.word	0x40014000

08004d64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f023 0201 	bic.w	r2, r3, #1
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f023 030a 	bic.w	r3, r3, #10
 8004da0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	621a      	str	r2, [r3, #32]
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b087      	sub	sp, #28
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	60f8      	str	r0, [r7, #12]
 8004dca:	60b9      	str	r1, [r7, #8]
 8004dcc:	607a      	str	r2, [r7, #4]
 8004dce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a1b      	ldr	r3, [r3, #32]
 8004dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	f023 0210 	bic.w	r2, r3, #16
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	031b      	lsls	r3, r3, #12
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e14:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	011b      	lsls	r3, r3, #4
 8004e1a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	693a      	ldr	r2, [r7, #16]
 8004e28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	621a      	str	r2, [r3, #32]
}
 8004e30:	bf00      	nop
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f023 0210 	bic.w	r2, r3, #16
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	031b      	lsls	r3, r3, #12
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a1b      	ldr	r3, [r3, #32]
 8004eb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	69db      	ldr	r3, [r3, #28]
 8004ec0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	f023 0303 	bic.w	r3, r3, #3
 8004ec8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ed8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004eec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	621a      	str	r2, [r3, #32]
}
 8004f08:	bf00      	nop
 8004f0a:	371c      	adds	r7, #28
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	69db      	ldr	r3, [r3, #28]
 8004f38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	021b      	lsls	r3, r3, #8
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	031b      	lsls	r3, r3, #12
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	031b      	lsls	r3, r3, #12
 8004f6c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	621a      	str	r2, [r3, #32]
}
 8004f82:	bf00      	nop
 8004f84:	371c      	adds	r7, #28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b085      	sub	sp, #20
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f043 0307 	orr.w	r3, r3, #7
 8004fb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	609a      	str	r2, [r3, #8]
}
 8004fb8:	bf00      	nop
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b087      	sub	sp, #28
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	021a      	lsls	r2, r3, #8
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	609a      	str	r2, [r3, #8]
}
 8004ff8:	bf00      	nop
 8004ffa:	371c      	adds	r7, #28
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	2201      	movs	r2, #1
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6a1a      	ldr	r2, [r3, #32]
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	43db      	mvns	r3, r3
 8005026:	401a      	ands	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a1a      	ldr	r2, [r3, #32]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 031f 	and.w	r3, r3, #31
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	fa01 f303 	lsl.w	r3, r1, r3
 800503c:	431a      	orrs	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
	...

08005050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005064:	2302      	movs	r3, #2
 8005066:	e050      	b.n	800510a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005118 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b4:	d013      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a18      	ldr	r2, [pc, #96]	@ (800511c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a16      	ldr	r2, [pc, #88]	@ (8005120 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a15      	ldr	r2, [pc, #84]	@ (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a13      	ldr	r2, [pc, #76]	@ (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10c      	bne.n	80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40010000 	.word	0x40010000
 800511c:	40000400 	.word	0x40000400
 8005120:	40000800 	.word	0x40000800
 8005124:	40000c00 	.word	0x40000c00
 8005128:	40014000 	.word	0x40014000

0800512c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e042      	b.n	80051ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d106      	bne.n	8005180 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7fc fec0 	bl	8001f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2224      	movs	r2, #36	@ 0x24
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68da      	ldr	r2, [r3, #12]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005196:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fdd3 	bl	8005d44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691a      	ldr	r2, [r3, #16]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	695a      	ldr	r2, [r3, #20]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68da      	ldr	r2, [r3, #12]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2220      	movs	r2, #32
 80051d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3708      	adds	r7, #8
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b08a      	sub	sp, #40	@ 0x28
 80051f8:	af02      	add	r7, sp, #8
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	603b      	str	r3, [r7, #0]
 8005200:	4613      	mov	r3, r2
 8005202:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b20      	cmp	r3, #32
 8005212:	d175      	bne.n	8005300 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <HAL_UART_Transmit+0x2c>
 800521a:	88fb      	ldrh	r3, [r7, #6]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e06e      	b.n	8005302 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2221      	movs	r2, #33	@ 0x21
 800522e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005232:	f7fc ffdb 	bl	80021ec <HAL_GetTick>
 8005236:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	88fa      	ldrh	r2, [r7, #6]
 800523c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	88fa      	ldrh	r2, [r7, #6]
 8005242:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800524c:	d108      	bne.n	8005260 <HAL_UART_Transmit+0x6c>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d104      	bne.n	8005260 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005256:	2300      	movs	r3, #0
 8005258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	61bb      	str	r3, [r7, #24]
 800525e:	e003      	b.n	8005268 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005264:	2300      	movs	r3, #0
 8005266:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005268:	e02e      	b.n	80052c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2200      	movs	r2, #0
 8005272:	2180      	movs	r1, #128	@ 0x80
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fb37 	bl	80058e8 <UART_WaitOnFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d005      	beq.n	800528c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e03a      	b.n	8005302 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10b      	bne.n	80052aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	461a      	mov	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	3302      	adds	r3, #2
 80052a6:	61bb      	str	r3, [r7, #24]
 80052a8:	e007      	b.n	80052ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	781a      	ldrb	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	3301      	adds	r3, #1
 80052b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3b01      	subs	r3, #1
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1cb      	bne.n	800526a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2200      	movs	r2, #0
 80052da:	2140      	movs	r1, #64	@ 0x40
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 fb03 	bl	80058e8 <UART_WaitOnFlagUntilTimeout>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d005      	beq.n	80052f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2220      	movs	r2, #32
 80052ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e006      	b.n	8005302 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2220      	movs	r2, #32
 80052f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	e000      	b.n	8005302 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005300:	2302      	movs	r3, #2
  }
}
 8005302:	4618      	mov	r0, r3
 8005304:	3720      	adds	r7, #32
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}

0800530a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b084      	sub	sp, #16
 800530e:	af00      	add	r7, sp, #0
 8005310:	60f8      	str	r0, [r7, #12]
 8005312:	60b9      	str	r1, [r7, #8]
 8005314:	4613      	mov	r3, r2
 8005316:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b20      	cmp	r3, #32
 8005322:	d112      	bne.n	800534a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d002      	beq.n	8005330 <HAL_UART_Receive_IT+0x26>
 800532a:	88fb      	ldrh	r3, [r7, #6]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d101      	bne.n	8005334 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e00b      	b.n	800534c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	461a      	mov	r2, r3
 800533e:	68b9      	ldr	r1, [r7, #8]
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 fb2a 	bl	800599a <UART_Start_Receive_IT>
 8005346:	4603      	mov	r3, r0
 8005348:	e000      	b.n	800534c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800534a:	2302      	movs	r3, #2
  }
}
 800534c:	4618      	mov	r0, r3
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b0ba      	sub	sp, #232	@ 0xe8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800537a:	2300      	movs	r3, #0
 800537c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005380:	2300      	movs	r3, #0
 8005382:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800538a:	f003 030f 	and.w	r3, r3, #15
 800538e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005392:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10f      	bne.n	80053ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800539a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800539e:	f003 0320 	and.w	r3, r3, #32
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d009      	beq.n	80053ba <HAL_UART_IRQHandler+0x66>
 80053a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 fc07 	bl	8005bc6 <UART_Receive_IT>
      return;
 80053b8:	e273      	b.n	80058a2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	f000 80de 	beq.w	8005580 <HAL_UART_IRQHandler+0x22c>
 80053c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d106      	bne.n	80053de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 80d1 	beq.w	8005580 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00b      	beq.n	8005402 <HAL_UART_IRQHandler+0xae>
 80053ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d005      	beq.n	8005402 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f043 0201 	orr.w	r2, r3, #1
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005406:	f003 0304 	and.w	r3, r3, #4
 800540a:	2b00      	cmp	r3, #0
 800540c:	d00b      	beq.n	8005426 <HAL_UART_IRQHandler+0xd2>
 800540e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800541e:	f043 0202 	orr.w	r2, r3, #2
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800542a:	f003 0302 	and.w	r3, r3, #2
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00b      	beq.n	800544a <HAL_UART_IRQHandler+0xf6>
 8005432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d005      	beq.n	800544a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005442:	f043 0204 	orr.w	r2, r3, #4
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800544a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b00      	cmp	r3, #0
 8005454:	d011      	beq.n	800547a <HAL_UART_IRQHandler+0x126>
 8005456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545a:	f003 0320 	and.w	r3, r3, #32
 800545e:	2b00      	cmp	r3, #0
 8005460:	d105      	bne.n	800546e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	d005      	beq.n	800547a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005472:	f043 0208 	orr.w	r2, r3, #8
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 820a 	beq.w	8005898 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005488:	f003 0320 	and.w	r3, r3, #32
 800548c:	2b00      	cmp	r3, #0
 800548e:	d008      	beq.n	80054a2 <HAL_UART_IRQHandler+0x14e>
 8005490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005494:	f003 0320 	and.w	r3, r3, #32
 8005498:	2b00      	cmp	r3, #0
 800549a:	d002      	beq.n	80054a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fb92 	bl	8005bc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ac:	2b40      	cmp	r3, #64	@ 0x40
 80054ae:	bf0c      	ite	eq
 80054b0:	2301      	moveq	r3, #1
 80054b2:	2300      	movne	r3, #0
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054be:	f003 0308 	and.w	r3, r3, #8
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d103      	bne.n	80054ce <HAL_UART_IRQHandler+0x17a>
 80054c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d04f      	beq.n	800556e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fa9d 	bl	8005a0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054de:	2b40      	cmp	r3, #64	@ 0x40
 80054e0:	d141      	bne.n	8005566 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3314      	adds	r3, #20
 80054e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054f0:	e853 3f00 	ldrex	r3, [r3]
 80054f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005500:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	3314      	adds	r3, #20
 800550a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800550e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005512:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005516:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800551a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800551e:	e841 2300 	strex	r3, r2, [r1]
 8005522:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1d9      	bne.n	80054e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005532:	2b00      	cmp	r3, #0
 8005534:	d013      	beq.n	800555e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800553a:	4a8a      	ldr	r2, [pc, #552]	@ (8005764 <HAL_UART_IRQHandler+0x410>)
 800553c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005542:	4618      	mov	r0, r3
 8005544:	f7fd fbf3 	bl	8002d2e <HAL_DMA_Abort_IT>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d016      	beq.n	800557c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005558:	4610      	mov	r0, r2
 800555a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	e00e      	b.n	800557c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f9ac 	bl	80058bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005564:	e00a      	b.n	800557c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f9a8 	bl	80058bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	e006      	b.n	800557c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f9a4 	bl	80058bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800557a:	e18d      	b.n	8005898 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800557c:	bf00      	nop
    return;
 800557e:	e18b      	b.n	8005898 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005584:	2b01      	cmp	r3, #1
 8005586:	f040 8167 	bne.w	8005858 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800558a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800558e:	f003 0310 	and.w	r3, r3, #16
 8005592:	2b00      	cmp	r3, #0
 8005594:	f000 8160 	beq.w	8005858 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800559c:	f003 0310 	and.w	r3, r3, #16
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 8159 	beq.w	8005858 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055a6:	2300      	movs	r3, #0
 80055a8:	60bb      	str	r3, [r7, #8]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60bb      	str	r3, [r7, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	60bb      	str	r3, [r7, #8]
 80055ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055c6:	2b40      	cmp	r3, #64	@ 0x40
 80055c8:	f040 80ce 	bne.w	8005768 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80055dc:	2b00      	cmp	r3, #0
 80055de:	f000 80a9 	beq.w	8005734 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ea:	429a      	cmp	r2, r3
 80055ec:	f080 80a2 	bcs.w	8005734 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005602:	f000 8088 	beq.w	8005716 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	330c      	adds	r3, #12
 800560c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005610:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800561c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005624:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	330c      	adds	r3, #12
 800562e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005632:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005636:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800563e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005642:	e841 2300 	strex	r3, r2, [r1]
 8005646:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800564a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1d9      	bne.n	8005606 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3314      	adds	r3, #20
 8005658:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800565c:	e853 3f00 	ldrex	r3, [r3]
 8005660:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005662:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005664:	f023 0301 	bic.w	r3, r3, #1
 8005668:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	3314      	adds	r3, #20
 8005672:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005676:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800567a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800567e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005682:	e841 2300 	strex	r3, r2, [r1]
 8005686:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005688:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1e1      	bne.n	8005652 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3314      	adds	r3, #20
 8005694:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005698:	e853 3f00 	ldrex	r3, [r3]
 800569c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800569e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3314      	adds	r3, #20
 80056ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80056b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80056b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1e3      	bne.n	800568e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2220      	movs	r2, #32
 80056ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	330c      	adds	r3, #12
 80056da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056de:	e853 3f00 	ldrex	r3, [r3]
 80056e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056e6:	f023 0310 	bic.w	r3, r3, #16
 80056ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80056fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005700:	e841 2300 	strex	r3, r2, [r1]
 8005704:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005706:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005708:	2b00      	cmp	r3, #0
 800570a:	d1e3      	bne.n	80056d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005710:	4618      	mov	r0, r3
 8005712:	f7fd fa9c 	bl	8002c4e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2202      	movs	r2, #2
 800571a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005724:	b29b      	uxth	r3, r3
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	b29b      	uxth	r3, r3
 800572a:	4619      	mov	r1, r3
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f8cf 	bl	80058d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005732:	e0b3      	b.n	800589c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005738:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800573c:	429a      	cmp	r2, r3
 800573e:	f040 80ad 	bne.w	800589c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800574c:	f040 80a6 	bne.w	800589c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f8b7 	bl	80058d0 <HAL_UARTEx_RxEventCallback>
      return;
 8005762:	e09b      	b.n	800589c <HAL_UART_IRQHandler+0x548>
 8005764:	08005ad5 	.word	0x08005ad5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005770:	b29b      	uxth	r3, r3
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800577c:	b29b      	uxth	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 808e 	beq.w	80058a0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005784:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005788:	2b00      	cmp	r3, #0
 800578a:	f000 8089 	beq.w	80058a0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	330c      	adds	r3, #12
 8005794:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800579e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	330c      	adds	r3, #12
 80057ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80057b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e3      	bne.n	800578e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	3314      	adds	r3, #20
 80057cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d0:	e853 3f00 	ldrex	r3, [r3]
 80057d4:	623b      	str	r3, [r7, #32]
   return(result);
 80057d6:	6a3b      	ldr	r3, [r7, #32]
 80057d8:	f023 0301 	bic.w	r3, r3, #1
 80057dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	3314      	adds	r3, #20
 80057e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80057ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f2:	e841 2300 	strex	r3, r2, [r1]
 80057f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1e3      	bne.n	80057c6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	330c      	adds	r3, #12
 8005812:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	e853 3f00 	ldrex	r3, [r3]
 800581a:	60fb      	str	r3, [r7, #12]
   return(result);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f023 0310 	bic.w	r3, r3, #16
 8005822:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330c      	adds	r3, #12
 800582c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005830:	61fa      	str	r2, [r7, #28]
 8005832:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	69b9      	ldr	r1, [r7, #24]
 8005836:	69fa      	ldr	r2, [r7, #28]
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	617b      	str	r3, [r7, #20]
   return(result);
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e3      	bne.n	800580c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800584a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800584e:	4619      	mov	r1, r3
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 f83d 	bl	80058d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005856:	e023      	b.n	80058a0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800585c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005860:	2b00      	cmp	r3, #0
 8005862:	d009      	beq.n	8005878 <HAL_UART_IRQHandler+0x524>
 8005864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 f940 	bl	8005af6 <UART_Transmit_IT>
    return;
 8005876:	e014      	b.n	80058a2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00e      	beq.n	80058a2 <HAL_UART_IRQHandler+0x54e>
 8005884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d008      	beq.n	80058a2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 f980 	bl	8005b96 <UART_EndTransmit_IT>
    return;
 8005896:	e004      	b.n	80058a2 <HAL_UART_IRQHandler+0x54e>
    return;
 8005898:	bf00      	nop
 800589a:	e002      	b.n	80058a2 <HAL_UART_IRQHandler+0x54e>
      return;
 800589c:	bf00      	nop
 800589e:	e000      	b.n	80058a2 <HAL_UART_IRQHandler+0x54e>
      return;
 80058a0:	bf00      	nop
  }
}
 80058a2:	37e8      	adds	r7, #232	@ 0xe8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	460b      	mov	r3, r1
 80058da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	603b      	str	r3, [r7, #0]
 80058f4:	4613      	mov	r3, r2
 80058f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058f8:	e03b      	b.n	8005972 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fa:	6a3b      	ldr	r3, [r7, #32]
 80058fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005900:	d037      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005902:	f7fc fc73 	bl	80021ec <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	6a3a      	ldr	r2, [r7, #32]
 800590e:	429a      	cmp	r2, r3
 8005910:	d302      	bcc.n	8005918 <UART_WaitOnFlagUntilTimeout+0x30>
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e03a      	b.n	8005992 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d023      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x8a>
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b80      	cmp	r3, #128	@ 0x80
 800592e:	d020      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b40      	cmp	r3, #64	@ 0x40
 8005934:	d01d      	beq.n	8005972 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0308 	and.w	r3, r3, #8
 8005940:	2b08      	cmp	r3, #8
 8005942:	d116      	bne.n	8005972 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005944:	2300      	movs	r3, #0
 8005946:	617b      	str	r3, [r7, #20]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	617b      	str	r3, [r7, #20]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	617b      	str	r3, [r7, #20]
 8005958:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f857 	bl	8005a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2208      	movs	r2, #8
 8005964:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e00f      	b.n	8005992 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	4013      	ands	r3, r2
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	429a      	cmp	r2, r3
 8005980:	bf0c      	ite	eq
 8005982:	2301      	moveq	r3, #1
 8005984:	2300      	movne	r3, #0
 8005986:	b2db      	uxtb	r3, r3
 8005988:	461a      	mov	r2, r3
 800598a:	79fb      	ldrb	r3, [r7, #7]
 800598c:	429a      	cmp	r2, r3
 800598e:	d0b4      	beq.n	80058fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3718      	adds	r7, #24
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800599a:	b480      	push	{r7}
 800599c:	b085      	sub	sp, #20
 800599e:	af00      	add	r7, sp, #0
 80059a0:	60f8      	str	r0, [r7, #12]
 80059a2:	60b9      	str	r1, [r7, #8]
 80059a4:	4613      	mov	r3, r2
 80059a6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	88fa      	ldrh	r2, [r7, #6]
 80059b2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	88fa      	ldrh	r2, [r7, #6]
 80059b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2222      	movs	r2, #34	@ 0x22
 80059c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d007      	beq.n	80059e0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68da      	ldr	r2, [r3, #12]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059de:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695a      	ldr	r2, [r3, #20]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f042 0201 	orr.w	r2, r2, #1
 80059ee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f042 0220 	orr.w	r2, r2, #32
 80059fe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3714      	adds	r7, #20
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b095      	sub	sp, #84	@ 0x54
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	330c      	adds	r3, #12
 8005a1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a20:	e853 3f00 	ldrex	r3, [r3]
 8005a24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	330c      	adds	r3, #12
 8005a34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a36:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a3e:	e841 2300 	strex	r3, r2, [r1]
 8005a42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d1e5      	bne.n	8005a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3314      	adds	r3, #20
 8005a50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a52:	6a3b      	ldr	r3, [r7, #32]
 8005a54:	e853 3f00 	ldrex	r3, [r3]
 8005a58:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	f023 0301 	bic.w	r3, r3, #1
 8005a60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3314      	adds	r3, #20
 8005a68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a72:	e841 2300 	strex	r3, r2, [r1]
 8005a76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1e5      	bne.n	8005a4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d119      	bne.n	8005aba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	330c      	adds	r3, #12
 8005a8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	e853 3f00 	ldrex	r3, [r3]
 8005a94:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	f023 0310 	bic.w	r3, r3, #16
 8005a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	330c      	adds	r3, #12
 8005aa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aa6:	61ba      	str	r2, [r7, #24]
 8005aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aaa:	6979      	ldr	r1, [r7, #20]
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	e841 2300 	strex	r3, r2, [r1]
 8005ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1e5      	bne.n	8005a86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2220      	movs	r2, #32
 8005abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ac8:	bf00      	nop
 8005aca:	3754      	adds	r7, #84	@ 0x54
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f7ff fee7 	bl	80058bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005aee:	bf00      	nop
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b085      	sub	sp, #20
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b21      	cmp	r3, #33	@ 0x21
 8005b08:	d13e      	bne.n	8005b88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b12:	d114      	bne.n	8005b3e <UART_Transmit_IT+0x48>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d110      	bne.n	8005b3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	881b      	ldrh	r3, [r3, #0]
 8005b26:	461a      	mov	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	1c9a      	adds	r2, r3, #2
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	621a      	str	r2, [r3, #32]
 8005b3c:	e008      	b.n	8005b50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	1c59      	adds	r1, r3, #1
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6211      	str	r1, [r2, #32]
 8005b48:	781a      	ldrb	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10f      	bne.n	8005b84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68da      	ldr	r2, [r3, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68da      	ldr	r2, [r3, #12]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b84:	2300      	movs	r3, #0
 8005b86:	e000      	b.n	8005b8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b88:	2302      	movs	r3, #2
  }
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b082      	sub	sp, #8
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68da      	ldr	r2, [r3, #12]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f7ff fe76 	bl	80058a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b08c      	sub	sp, #48	@ 0x30
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b22      	cmp	r3, #34	@ 0x22
 8005be0:	f040 80aa 	bne.w	8005d38 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bec:	d115      	bne.n	8005c1a <UART_Receive_IT+0x54>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d111      	bne.n	8005c1a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	1c9a      	adds	r2, r3, #2
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c18:	e024      	b.n	8005c64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c28:	d007      	beq.n	8005c3a <UART_Receive_IT+0x74>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10a      	bne.n	8005c48 <UART_Receive_IT+0x82>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d106      	bne.n	8005c48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c44:	701a      	strb	r2, [r3, #0]
 8005c46:	e008      	b.n	8005c5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	4619      	mov	r1, r3
 8005c72:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d15d      	bne.n	8005d34 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0220 	bic.w	r2, r2, #32
 8005c86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	695a      	ldr	r2, [r3, #20]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0201 	bic.w	r2, r2, #1
 8005ca6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2220      	movs	r2, #32
 8005cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d135      	bne.n	8005d2a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	e853 3f00 	ldrex	r3, [r3]
 8005cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f023 0310 	bic.w	r3, r3, #16
 8005cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	330c      	adds	r3, #12
 8005ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ce4:	623a      	str	r2, [r7, #32]
 8005ce6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	69f9      	ldr	r1, [r7, #28]
 8005cea:	6a3a      	ldr	r2, [r7, #32]
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e5      	bne.n	8005cc4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0310 	and.w	r3, r3, #16
 8005d02:	2b10      	cmp	r3, #16
 8005d04:	d10a      	bne.n	8005d1c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d06:	2300      	movs	r3, #0
 8005d08:	60fb      	str	r3, [r7, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	60fb      	str	r3, [r7, #12]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d20:	4619      	mov	r1, r3
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff fdd4 	bl	80058d0 <HAL_UARTEx_RxEventCallback>
 8005d28:	e002      	b.n	8005d30 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7fb fb8c 	bl	8001448 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d30:	2300      	movs	r3, #0
 8005d32:	e002      	b.n	8005d3a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d34:	2300      	movs	r3, #0
 8005d36:	e000      	b.n	8005d3a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d38:	2302      	movs	r3, #2
  }
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3730      	adds	r7, #48	@ 0x30
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
	...

08005d44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d48:	b0c0      	sub	sp, #256	@ 0x100
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d60:	68d9      	ldr	r1, [r3, #12]
 8005d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	ea40 0301 	orr.w	r3, r0, r1
 8005d6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	431a      	orrs	r2, r3
 8005d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d88:	69db      	ldr	r3, [r3, #28]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005d9c:	f021 010c 	bic.w	r1, r1, #12
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005daa:	430b      	orrs	r3, r1
 8005dac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dbe:	6999      	ldr	r1, [r3, #24]
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	ea40 0301 	orr.w	r3, r0, r1
 8005dca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	4b8f      	ldr	r3, [pc, #572]	@ (8006010 <UART_SetConfig+0x2cc>)
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d005      	beq.n	8005de4 <UART_SetConfig+0xa0>
 8005dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	4b8d      	ldr	r3, [pc, #564]	@ (8006014 <UART_SetConfig+0x2d0>)
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d104      	bne.n	8005dee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005de4:	f7fd fe00 	bl	80039e8 <HAL_RCC_GetPCLK2Freq>
 8005de8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005dec:	e003      	b.n	8005df6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005dee:	f7fd fde7 	bl	80039c0 <HAL_RCC_GetPCLK1Freq>
 8005df2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfa:	69db      	ldr	r3, [r3, #28]
 8005dfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e00:	f040 810c 	bne.w	800601c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e16:	4622      	mov	r2, r4
 8005e18:	462b      	mov	r3, r5
 8005e1a:	1891      	adds	r1, r2, r2
 8005e1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e1e:	415b      	adcs	r3, r3
 8005e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e26:	4621      	mov	r1, r4
 8005e28:	eb12 0801 	adds.w	r8, r2, r1
 8005e2c:	4629      	mov	r1, r5
 8005e2e:	eb43 0901 	adc.w	r9, r3, r1
 8005e32:	f04f 0200 	mov.w	r2, #0
 8005e36:	f04f 0300 	mov.w	r3, #0
 8005e3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e46:	4690      	mov	r8, r2
 8005e48:	4699      	mov	r9, r3
 8005e4a:	4623      	mov	r3, r4
 8005e4c:	eb18 0303 	adds.w	r3, r8, r3
 8005e50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e54:	462b      	mov	r3, r5
 8005e56:	eb49 0303 	adc.w	r3, r9, r3
 8005e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005e6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e72:	460b      	mov	r3, r1
 8005e74:	18db      	adds	r3, r3, r3
 8005e76:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e78:	4613      	mov	r3, r2
 8005e7a:	eb42 0303 	adc.w	r3, r2, r3
 8005e7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005e88:	f7fa fa02 	bl	8000290 <__aeabi_uldivmod>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4b61      	ldr	r3, [pc, #388]	@ (8006018 <UART_SetConfig+0x2d4>)
 8005e92:	fba3 2302 	umull	r2, r3, r3, r2
 8005e96:	095b      	lsrs	r3, r3, #5
 8005e98:	011c      	lsls	r4, r3, #4
 8005e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ea4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ea8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005eac:	4642      	mov	r2, r8
 8005eae:	464b      	mov	r3, r9
 8005eb0:	1891      	adds	r1, r2, r2
 8005eb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005eb4:	415b      	adcs	r3, r3
 8005eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ebc:	4641      	mov	r1, r8
 8005ebe:	eb12 0a01 	adds.w	sl, r2, r1
 8005ec2:	4649      	mov	r1, r9
 8005ec4:	eb43 0b01 	adc.w	fp, r3, r1
 8005ec8:	f04f 0200 	mov.w	r2, #0
 8005ecc:	f04f 0300 	mov.w	r3, #0
 8005ed0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ed4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ed8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005edc:	4692      	mov	sl, r2
 8005ede:	469b      	mov	fp, r3
 8005ee0:	4643      	mov	r3, r8
 8005ee2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ee6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005eea:	464b      	mov	r3, r9
 8005eec:	eb4b 0303 	adc.w	r3, fp, r3
 8005ef0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	18db      	adds	r3, r3, r3
 8005f0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f0e:	4613      	mov	r3, r2
 8005f10:	eb42 0303 	adc.w	r3, r2, r3
 8005f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f1e:	f7fa f9b7 	bl	8000290 <__aeabi_uldivmod>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4611      	mov	r1, r2
 8005f28:	4b3b      	ldr	r3, [pc, #236]	@ (8006018 <UART_SetConfig+0x2d4>)
 8005f2a:	fba3 2301 	umull	r2, r3, r3, r1
 8005f2e:	095b      	lsrs	r3, r3, #5
 8005f30:	2264      	movs	r2, #100	@ 0x64
 8005f32:	fb02 f303 	mul.w	r3, r2, r3
 8005f36:	1acb      	subs	r3, r1, r3
 8005f38:	00db      	lsls	r3, r3, #3
 8005f3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f3e:	4b36      	ldr	r3, [pc, #216]	@ (8006018 <UART_SetConfig+0x2d4>)
 8005f40:	fba3 2302 	umull	r2, r3, r3, r2
 8005f44:	095b      	lsrs	r3, r3, #5
 8005f46:	005b      	lsls	r3, r3, #1
 8005f48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f4c:	441c      	add	r4, r3
 8005f4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f52:	2200      	movs	r2, #0
 8005f54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005f5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005f60:	4642      	mov	r2, r8
 8005f62:	464b      	mov	r3, r9
 8005f64:	1891      	adds	r1, r2, r2
 8005f66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f68:	415b      	adcs	r3, r3
 8005f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005f70:	4641      	mov	r1, r8
 8005f72:	1851      	adds	r1, r2, r1
 8005f74:	6339      	str	r1, [r7, #48]	@ 0x30
 8005f76:	4649      	mov	r1, r9
 8005f78:	414b      	adcs	r3, r1
 8005f7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f7c:	f04f 0200 	mov.w	r2, #0
 8005f80:	f04f 0300 	mov.w	r3, #0
 8005f84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005f88:	4659      	mov	r1, fp
 8005f8a:	00cb      	lsls	r3, r1, #3
 8005f8c:	4651      	mov	r1, sl
 8005f8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f92:	4651      	mov	r1, sl
 8005f94:	00ca      	lsls	r2, r1, #3
 8005f96:	4610      	mov	r0, r2
 8005f98:	4619      	mov	r1, r3
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	4642      	mov	r2, r8
 8005f9e:	189b      	adds	r3, r3, r2
 8005fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fa4:	464b      	mov	r3, r9
 8005fa6:	460a      	mov	r2, r1
 8005fa8:	eb42 0303 	adc.w	r3, r2, r3
 8005fac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005fbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005fc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	18db      	adds	r3, r3, r3
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fca:	4613      	mov	r3, r2
 8005fcc:	eb42 0303 	adc.w	r3, r2, r3
 8005fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005fda:	f7fa f959 	bl	8000290 <__aeabi_uldivmod>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8006018 <UART_SetConfig+0x2d4>)
 8005fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8005fe8:	095b      	lsrs	r3, r3, #5
 8005fea:	2164      	movs	r1, #100	@ 0x64
 8005fec:	fb01 f303 	mul.w	r3, r1, r3
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	00db      	lsls	r3, r3, #3
 8005ff4:	3332      	adds	r3, #50	@ 0x32
 8005ff6:	4a08      	ldr	r2, [pc, #32]	@ (8006018 <UART_SetConfig+0x2d4>)
 8005ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ffc:	095b      	lsrs	r3, r3, #5
 8005ffe:	f003 0207 	and.w	r2, r3, #7
 8006002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4422      	add	r2, r4
 800600a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800600c:	e106      	b.n	800621c <UART_SetConfig+0x4d8>
 800600e:	bf00      	nop
 8006010:	40011000 	.word	0x40011000
 8006014:	40011400 	.word	0x40011400
 8006018:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800601c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006020:	2200      	movs	r2, #0
 8006022:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006026:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800602a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800602e:	4642      	mov	r2, r8
 8006030:	464b      	mov	r3, r9
 8006032:	1891      	adds	r1, r2, r2
 8006034:	6239      	str	r1, [r7, #32]
 8006036:	415b      	adcs	r3, r3
 8006038:	627b      	str	r3, [r7, #36]	@ 0x24
 800603a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800603e:	4641      	mov	r1, r8
 8006040:	1854      	adds	r4, r2, r1
 8006042:	4649      	mov	r1, r9
 8006044:	eb43 0501 	adc.w	r5, r3, r1
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	00eb      	lsls	r3, r5, #3
 8006052:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006056:	00e2      	lsls	r2, r4, #3
 8006058:	4614      	mov	r4, r2
 800605a:	461d      	mov	r5, r3
 800605c:	4643      	mov	r3, r8
 800605e:	18e3      	adds	r3, r4, r3
 8006060:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006064:	464b      	mov	r3, r9
 8006066:	eb45 0303 	adc.w	r3, r5, r3
 800606a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800606e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800607a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800607e:	f04f 0200 	mov.w	r2, #0
 8006082:	f04f 0300 	mov.w	r3, #0
 8006086:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800608a:	4629      	mov	r1, r5
 800608c:	008b      	lsls	r3, r1, #2
 800608e:	4621      	mov	r1, r4
 8006090:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006094:	4621      	mov	r1, r4
 8006096:	008a      	lsls	r2, r1, #2
 8006098:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800609c:	f7fa f8f8 	bl	8000290 <__aeabi_uldivmod>
 80060a0:	4602      	mov	r2, r0
 80060a2:	460b      	mov	r3, r1
 80060a4:	4b60      	ldr	r3, [pc, #384]	@ (8006228 <UART_SetConfig+0x4e4>)
 80060a6:	fba3 2302 	umull	r2, r3, r3, r2
 80060aa:	095b      	lsrs	r3, r3, #5
 80060ac:	011c      	lsls	r4, r3, #4
 80060ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060b2:	2200      	movs	r2, #0
 80060b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80060bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80060c0:	4642      	mov	r2, r8
 80060c2:	464b      	mov	r3, r9
 80060c4:	1891      	adds	r1, r2, r2
 80060c6:	61b9      	str	r1, [r7, #24]
 80060c8:	415b      	adcs	r3, r3
 80060ca:	61fb      	str	r3, [r7, #28]
 80060cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060d0:	4641      	mov	r1, r8
 80060d2:	1851      	adds	r1, r2, r1
 80060d4:	6139      	str	r1, [r7, #16]
 80060d6:	4649      	mov	r1, r9
 80060d8:	414b      	adcs	r3, r1
 80060da:	617b      	str	r3, [r7, #20]
 80060dc:	f04f 0200 	mov.w	r2, #0
 80060e0:	f04f 0300 	mov.w	r3, #0
 80060e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060e8:	4659      	mov	r1, fp
 80060ea:	00cb      	lsls	r3, r1, #3
 80060ec:	4651      	mov	r1, sl
 80060ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060f2:	4651      	mov	r1, sl
 80060f4:	00ca      	lsls	r2, r1, #3
 80060f6:	4610      	mov	r0, r2
 80060f8:	4619      	mov	r1, r3
 80060fa:	4603      	mov	r3, r0
 80060fc:	4642      	mov	r2, r8
 80060fe:	189b      	adds	r3, r3, r2
 8006100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006104:	464b      	mov	r3, r9
 8006106:	460a      	mov	r2, r1
 8006108:	eb42 0303 	adc.w	r3, r2, r3
 800610c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	67bb      	str	r3, [r7, #120]	@ 0x78
 800611a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800611c:	f04f 0200 	mov.w	r2, #0
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006128:	4649      	mov	r1, r9
 800612a:	008b      	lsls	r3, r1, #2
 800612c:	4641      	mov	r1, r8
 800612e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006132:	4641      	mov	r1, r8
 8006134:	008a      	lsls	r2, r1, #2
 8006136:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800613a:	f7fa f8a9 	bl	8000290 <__aeabi_uldivmod>
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	4611      	mov	r1, r2
 8006144:	4b38      	ldr	r3, [pc, #224]	@ (8006228 <UART_SetConfig+0x4e4>)
 8006146:	fba3 2301 	umull	r2, r3, r3, r1
 800614a:	095b      	lsrs	r3, r3, #5
 800614c:	2264      	movs	r2, #100	@ 0x64
 800614e:	fb02 f303 	mul.w	r3, r2, r3
 8006152:	1acb      	subs	r3, r1, r3
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	3332      	adds	r3, #50	@ 0x32
 8006158:	4a33      	ldr	r2, [pc, #204]	@ (8006228 <UART_SetConfig+0x4e4>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	095b      	lsrs	r3, r3, #5
 8006160:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006164:	441c      	add	r4, r3
 8006166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800616a:	2200      	movs	r2, #0
 800616c:	673b      	str	r3, [r7, #112]	@ 0x70
 800616e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006170:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006174:	4642      	mov	r2, r8
 8006176:	464b      	mov	r3, r9
 8006178:	1891      	adds	r1, r2, r2
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	415b      	adcs	r3, r3
 800617e:	60fb      	str	r3, [r7, #12]
 8006180:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006184:	4641      	mov	r1, r8
 8006186:	1851      	adds	r1, r2, r1
 8006188:	6039      	str	r1, [r7, #0]
 800618a:	4649      	mov	r1, r9
 800618c:	414b      	adcs	r3, r1
 800618e:	607b      	str	r3, [r7, #4]
 8006190:	f04f 0200 	mov.w	r2, #0
 8006194:	f04f 0300 	mov.w	r3, #0
 8006198:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800619c:	4659      	mov	r1, fp
 800619e:	00cb      	lsls	r3, r1, #3
 80061a0:	4651      	mov	r1, sl
 80061a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061a6:	4651      	mov	r1, sl
 80061a8:	00ca      	lsls	r2, r1, #3
 80061aa:	4610      	mov	r0, r2
 80061ac:	4619      	mov	r1, r3
 80061ae:	4603      	mov	r3, r0
 80061b0:	4642      	mov	r2, r8
 80061b2:	189b      	adds	r3, r3, r2
 80061b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061b6:	464b      	mov	r3, r9
 80061b8:	460a      	mov	r2, r1
 80061ba:	eb42 0303 	adc.w	r3, r2, r3
 80061be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80061c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80061ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	f04f 0300 	mov.w	r3, #0
 80061d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80061d8:	4649      	mov	r1, r9
 80061da:	008b      	lsls	r3, r1, #2
 80061dc:	4641      	mov	r1, r8
 80061de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061e2:	4641      	mov	r1, r8
 80061e4:	008a      	lsls	r2, r1, #2
 80061e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80061ea:	f7fa f851 	bl	8000290 <__aeabi_uldivmod>
 80061ee:	4602      	mov	r2, r0
 80061f0:	460b      	mov	r3, r1
 80061f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006228 <UART_SetConfig+0x4e4>)
 80061f4:	fba3 1302 	umull	r1, r3, r3, r2
 80061f8:	095b      	lsrs	r3, r3, #5
 80061fa:	2164      	movs	r1, #100	@ 0x64
 80061fc:	fb01 f303 	mul.w	r3, r1, r3
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	011b      	lsls	r3, r3, #4
 8006204:	3332      	adds	r3, #50	@ 0x32
 8006206:	4a08      	ldr	r2, [pc, #32]	@ (8006228 <UART_SetConfig+0x4e4>)
 8006208:	fba2 2303 	umull	r2, r3, r2, r3
 800620c:	095b      	lsrs	r3, r3, #5
 800620e:	f003 020f 	and.w	r2, r3, #15
 8006212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4422      	add	r2, r4
 800621a:	609a      	str	r2, [r3, #8]
}
 800621c:	bf00      	nop
 800621e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006222:	46bd      	mov	sp, r7
 8006224:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006228:	51eb851f 	.word	0x51eb851f

0800622c <atoi>:
 800622c:	220a      	movs	r2, #10
 800622e:	2100      	movs	r1, #0
 8006230:	f000 b87a 	b.w	8006328 <strtol>

08006234 <_strtol_l.isra.0>:
 8006234:	2b24      	cmp	r3, #36	@ 0x24
 8006236:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800623a:	4686      	mov	lr, r0
 800623c:	4690      	mov	r8, r2
 800623e:	d801      	bhi.n	8006244 <_strtol_l.isra.0+0x10>
 8006240:	2b01      	cmp	r3, #1
 8006242:	d106      	bne.n	8006252 <_strtol_l.isra.0+0x1e>
 8006244:	f000 f8a4 	bl	8006390 <__errno>
 8006248:	2316      	movs	r3, #22
 800624a:	6003      	str	r3, [r0, #0]
 800624c:	2000      	movs	r0, #0
 800624e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006252:	4834      	ldr	r0, [pc, #208]	@ (8006324 <_strtol_l.isra.0+0xf0>)
 8006254:	460d      	mov	r5, r1
 8006256:	462a      	mov	r2, r5
 8006258:	f815 4b01 	ldrb.w	r4, [r5], #1
 800625c:	5d06      	ldrb	r6, [r0, r4]
 800625e:	f016 0608 	ands.w	r6, r6, #8
 8006262:	d1f8      	bne.n	8006256 <_strtol_l.isra.0+0x22>
 8006264:	2c2d      	cmp	r4, #45	@ 0x2d
 8006266:	d110      	bne.n	800628a <_strtol_l.isra.0+0x56>
 8006268:	782c      	ldrb	r4, [r5, #0]
 800626a:	2601      	movs	r6, #1
 800626c:	1c95      	adds	r5, r2, #2
 800626e:	f033 0210 	bics.w	r2, r3, #16
 8006272:	d115      	bne.n	80062a0 <_strtol_l.isra.0+0x6c>
 8006274:	2c30      	cmp	r4, #48	@ 0x30
 8006276:	d10d      	bne.n	8006294 <_strtol_l.isra.0+0x60>
 8006278:	782a      	ldrb	r2, [r5, #0]
 800627a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800627e:	2a58      	cmp	r2, #88	@ 0x58
 8006280:	d108      	bne.n	8006294 <_strtol_l.isra.0+0x60>
 8006282:	786c      	ldrb	r4, [r5, #1]
 8006284:	3502      	adds	r5, #2
 8006286:	2310      	movs	r3, #16
 8006288:	e00a      	b.n	80062a0 <_strtol_l.isra.0+0x6c>
 800628a:	2c2b      	cmp	r4, #43	@ 0x2b
 800628c:	bf04      	itt	eq
 800628e:	782c      	ldrbeq	r4, [r5, #0]
 8006290:	1c95      	addeq	r5, r2, #2
 8006292:	e7ec      	b.n	800626e <_strtol_l.isra.0+0x3a>
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1f6      	bne.n	8006286 <_strtol_l.isra.0+0x52>
 8006298:	2c30      	cmp	r4, #48	@ 0x30
 800629a:	bf14      	ite	ne
 800629c:	230a      	movne	r3, #10
 800629e:	2308      	moveq	r3, #8
 80062a0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80062a4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80062a8:	2200      	movs	r2, #0
 80062aa:	fbbc f9f3 	udiv	r9, ip, r3
 80062ae:	4610      	mov	r0, r2
 80062b0:	fb03 ca19 	mls	sl, r3, r9, ip
 80062b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80062b8:	2f09      	cmp	r7, #9
 80062ba:	d80f      	bhi.n	80062dc <_strtol_l.isra.0+0xa8>
 80062bc:	463c      	mov	r4, r7
 80062be:	42a3      	cmp	r3, r4
 80062c0:	dd1b      	ble.n	80062fa <_strtol_l.isra.0+0xc6>
 80062c2:	1c57      	adds	r7, r2, #1
 80062c4:	d007      	beq.n	80062d6 <_strtol_l.isra.0+0xa2>
 80062c6:	4581      	cmp	r9, r0
 80062c8:	d314      	bcc.n	80062f4 <_strtol_l.isra.0+0xc0>
 80062ca:	d101      	bne.n	80062d0 <_strtol_l.isra.0+0x9c>
 80062cc:	45a2      	cmp	sl, r4
 80062ce:	db11      	blt.n	80062f4 <_strtol_l.isra.0+0xc0>
 80062d0:	fb00 4003 	mla	r0, r0, r3, r4
 80062d4:	2201      	movs	r2, #1
 80062d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062da:	e7eb      	b.n	80062b4 <_strtol_l.isra.0+0x80>
 80062dc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80062e0:	2f19      	cmp	r7, #25
 80062e2:	d801      	bhi.n	80062e8 <_strtol_l.isra.0+0xb4>
 80062e4:	3c37      	subs	r4, #55	@ 0x37
 80062e6:	e7ea      	b.n	80062be <_strtol_l.isra.0+0x8a>
 80062e8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80062ec:	2f19      	cmp	r7, #25
 80062ee:	d804      	bhi.n	80062fa <_strtol_l.isra.0+0xc6>
 80062f0:	3c57      	subs	r4, #87	@ 0x57
 80062f2:	e7e4      	b.n	80062be <_strtol_l.isra.0+0x8a>
 80062f4:	f04f 32ff 	mov.w	r2, #4294967295
 80062f8:	e7ed      	b.n	80062d6 <_strtol_l.isra.0+0xa2>
 80062fa:	1c53      	adds	r3, r2, #1
 80062fc:	d108      	bne.n	8006310 <_strtol_l.isra.0+0xdc>
 80062fe:	2322      	movs	r3, #34	@ 0x22
 8006300:	f8ce 3000 	str.w	r3, [lr]
 8006304:	4660      	mov	r0, ip
 8006306:	f1b8 0f00 	cmp.w	r8, #0
 800630a:	d0a0      	beq.n	800624e <_strtol_l.isra.0+0x1a>
 800630c:	1e69      	subs	r1, r5, #1
 800630e:	e006      	b.n	800631e <_strtol_l.isra.0+0xea>
 8006310:	b106      	cbz	r6, 8006314 <_strtol_l.isra.0+0xe0>
 8006312:	4240      	negs	r0, r0
 8006314:	f1b8 0f00 	cmp.w	r8, #0
 8006318:	d099      	beq.n	800624e <_strtol_l.isra.0+0x1a>
 800631a:	2a00      	cmp	r2, #0
 800631c:	d1f6      	bne.n	800630c <_strtol_l.isra.0+0xd8>
 800631e:	f8c8 1000 	str.w	r1, [r8]
 8006322:	e794      	b.n	800624e <_strtol_l.isra.0+0x1a>
 8006324:	08006f19 	.word	0x08006f19

08006328 <strtol>:
 8006328:	4613      	mov	r3, r2
 800632a:	460a      	mov	r2, r1
 800632c:	4601      	mov	r1, r0
 800632e:	4802      	ldr	r0, [pc, #8]	@ (8006338 <strtol+0x10>)
 8006330:	6800      	ldr	r0, [r0, #0]
 8006332:	f7ff bf7f 	b.w	8006234 <_strtol_l.isra.0>
 8006336:	bf00      	nop
 8006338:	2000000c 	.word	0x2000000c

0800633c <siprintf>:
 800633c:	b40e      	push	{r1, r2, r3}
 800633e:	b510      	push	{r4, lr}
 8006340:	b09d      	sub	sp, #116	@ 0x74
 8006342:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006344:	9002      	str	r0, [sp, #8]
 8006346:	9006      	str	r0, [sp, #24]
 8006348:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800634c:	480a      	ldr	r0, [pc, #40]	@ (8006378 <siprintf+0x3c>)
 800634e:	9107      	str	r1, [sp, #28]
 8006350:	9104      	str	r1, [sp, #16]
 8006352:	490a      	ldr	r1, [pc, #40]	@ (800637c <siprintf+0x40>)
 8006354:	f853 2b04 	ldr.w	r2, [r3], #4
 8006358:	9105      	str	r1, [sp, #20]
 800635a:	2400      	movs	r4, #0
 800635c:	a902      	add	r1, sp, #8
 800635e:	6800      	ldr	r0, [r0, #0]
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006364:	f000 f994 	bl	8006690 <_svfiprintf_r>
 8006368:	9b02      	ldr	r3, [sp, #8]
 800636a:	701c      	strb	r4, [r3, #0]
 800636c:	b01d      	add	sp, #116	@ 0x74
 800636e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006372:	b003      	add	sp, #12
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	2000000c 	.word	0x2000000c
 800637c:	ffff0208 	.word	0xffff0208

08006380 <memset>:
 8006380:	4402      	add	r2, r0
 8006382:	4603      	mov	r3, r0
 8006384:	4293      	cmp	r3, r2
 8006386:	d100      	bne.n	800638a <memset+0xa>
 8006388:	4770      	bx	lr
 800638a:	f803 1b01 	strb.w	r1, [r3], #1
 800638e:	e7f9      	b.n	8006384 <memset+0x4>

08006390 <__errno>:
 8006390:	4b01      	ldr	r3, [pc, #4]	@ (8006398 <__errno+0x8>)
 8006392:	6818      	ldr	r0, [r3, #0]
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	2000000c 	.word	0x2000000c

0800639c <__libc_init_array>:
 800639c:	b570      	push	{r4, r5, r6, lr}
 800639e:	4d0d      	ldr	r5, [pc, #52]	@ (80063d4 <__libc_init_array+0x38>)
 80063a0:	4c0d      	ldr	r4, [pc, #52]	@ (80063d8 <__libc_init_array+0x3c>)
 80063a2:	1b64      	subs	r4, r4, r5
 80063a4:	10a4      	asrs	r4, r4, #2
 80063a6:	2600      	movs	r6, #0
 80063a8:	42a6      	cmp	r6, r4
 80063aa:	d109      	bne.n	80063c0 <__libc_init_array+0x24>
 80063ac:	4d0b      	ldr	r5, [pc, #44]	@ (80063dc <__libc_init_array+0x40>)
 80063ae:	4c0c      	ldr	r4, [pc, #48]	@ (80063e0 <__libc_init_array+0x44>)
 80063b0:	f000 fc64 	bl	8006c7c <_init>
 80063b4:	1b64      	subs	r4, r4, r5
 80063b6:	10a4      	asrs	r4, r4, #2
 80063b8:	2600      	movs	r6, #0
 80063ba:	42a6      	cmp	r6, r4
 80063bc:	d105      	bne.n	80063ca <__libc_init_array+0x2e>
 80063be:	bd70      	pop	{r4, r5, r6, pc}
 80063c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c4:	4798      	blx	r3
 80063c6:	3601      	adds	r6, #1
 80063c8:	e7ee      	b.n	80063a8 <__libc_init_array+0xc>
 80063ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ce:	4798      	blx	r3
 80063d0:	3601      	adds	r6, #1
 80063d2:	e7f2      	b.n	80063ba <__libc_init_array+0x1e>
 80063d4:	08007054 	.word	0x08007054
 80063d8:	08007054 	.word	0x08007054
 80063dc:	08007054 	.word	0x08007054
 80063e0:	08007058 	.word	0x08007058

080063e4 <__retarget_lock_acquire_recursive>:
 80063e4:	4770      	bx	lr

080063e6 <__retarget_lock_release_recursive>:
 80063e6:	4770      	bx	lr

080063e8 <_free_r>:
 80063e8:	b538      	push	{r3, r4, r5, lr}
 80063ea:	4605      	mov	r5, r0
 80063ec:	2900      	cmp	r1, #0
 80063ee:	d041      	beq.n	8006474 <_free_r+0x8c>
 80063f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063f4:	1f0c      	subs	r4, r1, #4
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	bfb8      	it	lt
 80063fa:	18e4      	addlt	r4, r4, r3
 80063fc:	f000 f8e0 	bl	80065c0 <__malloc_lock>
 8006400:	4a1d      	ldr	r2, [pc, #116]	@ (8006478 <_free_r+0x90>)
 8006402:	6813      	ldr	r3, [r2, #0]
 8006404:	b933      	cbnz	r3, 8006414 <_free_r+0x2c>
 8006406:	6063      	str	r3, [r4, #4]
 8006408:	6014      	str	r4, [r2, #0]
 800640a:	4628      	mov	r0, r5
 800640c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006410:	f000 b8dc 	b.w	80065cc <__malloc_unlock>
 8006414:	42a3      	cmp	r3, r4
 8006416:	d908      	bls.n	800642a <_free_r+0x42>
 8006418:	6820      	ldr	r0, [r4, #0]
 800641a:	1821      	adds	r1, r4, r0
 800641c:	428b      	cmp	r3, r1
 800641e:	bf01      	itttt	eq
 8006420:	6819      	ldreq	r1, [r3, #0]
 8006422:	685b      	ldreq	r3, [r3, #4]
 8006424:	1809      	addeq	r1, r1, r0
 8006426:	6021      	streq	r1, [r4, #0]
 8006428:	e7ed      	b.n	8006406 <_free_r+0x1e>
 800642a:	461a      	mov	r2, r3
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	b10b      	cbz	r3, 8006434 <_free_r+0x4c>
 8006430:	42a3      	cmp	r3, r4
 8006432:	d9fa      	bls.n	800642a <_free_r+0x42>
 8006434:	6811      	ldr	r1, [r2, #0]
 8006436:	1850      	adds	r0, r2, r1
 8006438:	42a0      	cmp	r0, r4
 800643a:	d10b      	bne.n	8006454 <_free_r+0x6c>
 800643c:	6820      	ldr	r0, [r4, #0]
 800643e:	4401      	add	r1, r0
 8006440:	1850      	adds	r0, r2, r1
 8006442:	4283      	cmp	r3, r0
 8006444:	6011      	str	r1, [r2, #0]
 8006446:	d1e0      	bne.n	800640a <_free_r+0x22>
 8006448:	6818      	ldr	r0, [r3, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	6053      	str	r3, [r2, #4]
 800644e:	4408      	add	r0, r1
 8006450:	6010      	str	r0, [r2, #0]
 8006452:	e7da      	b.n	800640a <_free_r+0x22>
 8006454:	d902      	bls.n	800645c <_free_r+0x74>
 8006456:	230c      	movs	r3, #12
 8006458:	602b      	str	r3, [r5, #0]
 800645a:	e7d6      	b.n	800640a <_free_r+0x22>
 800645c:	6820      	ldr	r0, [r4, #0]
 800645e:	1821      	adds	r1, r4, r0
 8006460:	428b      	cmp	r3, r1
 8006462:	bf04      	itt	eq
 8006464:	6819      	ldreq	r1, [r3, #0]
 8006466:	685b      	ldreq	r3, [r3, #4]
 8006468:	6063      	str	r3, [r4, #4]
 800646a:	bf04      	itt	eq
 800646c:	1809      	addeq	r1, r1, r0
 800646e:	6021      	streq	r1, [r4, #0]
 8006470:	6054      	str	r4, [r2, #4]
 8006472:	e7ca      	b.n	800640a <_free_r+0x22>
 8006474:	bd38      	pop	{r3, r4, r5, pc}
 8006476:	bf00      	nop
 8006478:	20000494 	.word	0x20000494

0800647c <sbrk_aligned>:
 800647c:	b570      	push	{r4, r5, r6, lr}
 800647e:	4e0f      	ldr	r6, [pc, #60]	@ (80064bc <sbrk_aligned+0x40>)
 8006480:	460c      	mov	r4, r1
 8006482:	6831      	ldr	r1, [r6, #0]
 8006484:	4605      	mov	r5, r0
 8006486:	b911      	cbnz	r1, 800648e <sbrk_aligned+0x12>
 8006488:	f000 fba4 	bl	8006bd4 <_sbrk_r>
 800648c:	6030      	str	r0, [r6, #0]
 800648e:	4621      	mov	r1, r4
 8006490:	4628      	mov	r0, r5
 8006492:	f000 fb9f 	bl	8006bd4 <_sbrk_r>
 8006496:	1c43      	adds	r3, r0, #1
 8006498:	d103      	bne.n	80064a2 <sbrk_aligned+0x26>
 800649a:	f04f 34ff 	mov.w	r4, #4294967295
 800649e:	4620      	mov	r0, r4
 80064a0:	bd70      	pop	{r4, r5, r6, pc}
 80064a2:	1cc4      	adds	r4, r0, #3
 80064a4:	f024 0403 	bic.w	r4, r4, #3
 80064a8:	42a0      	cmp	r0, r4
 80064aa:	d0f8      	beq.n	800649e <sbrk_aligned+0x22>
 80064ac:	1a21      	subs	r1, r4, r0
 80064ae:	4628      	mov	r0, r5
 80064b0:	f000 fb90 	bl	8006bd4 <_sbrk_r>
 80064b4:	3001      	adds	r0, #1
 80064b6:	d1f2      	bne.n	800649e <sbrk_aligned+0x22>
 80064b8:	e7ef      	b.n	800649a <sbrk_aligned+0x1e>
 80064ba:	bf00      	nop
 80064bc:	20000490 	.word	0x20000490

080064c0 <_malloc_r>:
 80064c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064c4:	1ccd      	adds	r5, r1, #3
 80064c6:	f025 0503 	bic.w	r5, r5, #3
 80064ca:	3508      	adds	r5, #8
 80064cc:	2d0c      	cmp	r5, #12
 80064ce:	bf38      	it	cc
 80064d0:	250c      	movcc	r5, #12
 80064d2:	2d00      	cmp	r5, #0
 80064d4:	4606      	mov	r6, r0
 80064d6:	db01      	blt.n	80064dc <_malloc_r+0x1c>
 80064d8:	42a9      	cmp	r1, r5
 80064da:	d904      	bls.n	80064e6 <_malloc_r+0x26>
 80064dc:	230c      	movs	r3, #12
 80064de:	6033      	str	r3, [r6, #0]
 80064e0:	2000      	movs	r0, #0
 80064e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065bc <_malloc_r+0xfc>
 80064ea:	f000 f869 	bl	80065c0 <__malloc_lock>
 80064ee:	f8d8 3000 	ldr.w	r3, [r8]
 80064f2:	461c      	mov	r4, r3
 80064f4:	bb44      	cbnz	r4, 8006548 <_malloc_r+0x88>
 80064f6:	4629      	mov	r1, r5
 80064f8:	4630      	mov	r0, r6
 80064fa:	f7ff ffbf 	bl	800647c <sbrk_aligned>
 80064fe:	1c43      	adds	r3, r0, #1
 8006500:	4604      	mov	r4, r0
 8006502:	d158      	bne.n	80065b6 <_malloc_r+0xf6>
 8006504:	f8d8 4000 	ldr.w	r4, [r8]
 8006508:	4627      	mov	r7, r4
 800650a:	2f00      	cmp	r7, #0
 800650c:	d143      	bne.n	8006596 <_malloc_r+0xd6>
 800650e:	2c00      	cmp	r4, #0
 8006510:	d04b      	beq.n	80065aa <_malloc_r+0xea>
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	4639      	mov	r1, r7
 8006516:	4630      	mov	r0, r6
 8006518:	eb04 0903 	add.w	r9, r4, r3
 800651c:	f000 fb5a 	bl	8006bd4 <_sbrk_r>
 8006520:	4581      	cmp	r9, r0
 8006522:	d142      	bne.n	80065aa <_malloc_r+0xea>
 8006524:	6821      	ldr	r1, [r4, #0]
 8006526:	1a6d      	subs	r5, r5, r1
 8006528:	4629      	mov	r1, r5
 800652a:	4630      	mov	r0, r6
 800652c:	f7ff ffa6 	bl	800647c <sbrk_aligned>
 8006530:	3001      	adds	r0, #1
 8006532:	d03a      	beq.n	80065aa <_malloc_r+0xea>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	442b      	add	r3, r5
 8006538:	6023      	str	r3, [r4, #0]
 800653a:	f8d8 3000 	ldr.w	r3, [r8]
 800653e:	685a      	ldr	r2, [r3, #4]
 8006540:	bb62      	cbnz	r2, 800659c <_malloc_r+0xdc>
 8006542:	f8c8 7000 	str.w	r7, [r8]
 8006546:	e00f      	b.n	8006568 <_malloc_r+0xa8>
 8006548:	6822      	ldr	r2, [r4, #0]
 800654a:	1b52      	subs	r2, r2, r5
 800654c:	d420      	bmi.n	8006590 <_malloc_r+0xd0>
 800654e:	2a0b      	cmp	r2, #11
 8006550:	d917      	bls.n	8006582 <_malloc_r+0xc2>
 8006552:	1961      	adds	r1, r4, r5
 8006554:	42a3      	cmp	r3, r4
 8006556:	6025      	str	r5, [r4, #0]
 8006558:	bf18      	it	ne
 800655a:	6059      	strne	r1, [r3, #4]
 800655c:	6863      	ldr	r3, [r4, #4]
 800655e:	bf08      	it	eq
 8006560:	f8c8 1000 	streq.w	r1, [r8]
 8006564:	5162      	str	r2, [r4, r5]
 8006566:	604b      	str	r3, [r1, #4]
 8006568:	4630      	mov	r0, r6
 800656a:	f000 f82f 	bl	80065cc <__malloc_unlock>
 800656e:	f104 000b 	add.w	r0, r4, #11
 8006572:	1d23      	adds	r3, r4, #4
 8006574:	f020 0007 	bic.w	r0, r0, #7
 8006578:	1ac2      	subs	r2, r0, r3
 800657a:	bf1c      	itt	ne
 800657c:	1a1b      	subne	r3, r3, r0
 800657e:	50a3      	strne	r3, [r4, r2]
 8006580:	e7af      	b.n	80064e2 <_malloc_r+0x22>
 8006582:	6862      	ldr	r2, [r4, #4]
 8006584:	42a3      	cmp	r3, r4
 8006586:	bf0c      	ite	eq
 8006588:	f8c8 2000 	streq.w	r2, [r8]
 800658c:	605a      	strne	r2, [r3, #4]
 800658e:	e7eb      	b.n	8006568 <_malloc_r+0xa8>
 8006590:	4623      	mov	r3, r4
 8006592:	6864      	ldr	r4, [r4, #4]
 8006594:	e7ae      	b.n	80064f4 <_malloc_r+0x34>
 8006596:	463c      	mov	r4, r7
 8006598:	687f      	ldr	r7, [r7, #4]
 800659a:	e7b6      	b.n	800650a <_malloc_r+0x4a>
 800659c:	461a      	mov	r2, r3
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	42a3      	cmp	r3, r4
 80065a2:	d1fb      	bne.n	800659c <_malloc_r+0xdc>
 80065a4:	2300      	movs	r3, #0
 80065a6:	6053      	str	r3, [r2, #4]
 80065a8:	e7de      	b.n	8006568 <_malloc_r+0xa8>
 80065aa:	230c      	movs	r3, #12
 80065ac:	6033      	str	r3, [r6, #0]
 80065ae:	4630      	mov	r0, r6
 80065b0:	f000 f80c 	bl	80065cc <__malloc_unlock>
 80065b4:	e794      	b.n	80064e0 <_malloc_r+0x20>
 80065b6:	6005      	str	r5, [r0, #0]
 80065b8:	e7d6      	b.n	8006568 <_malloc_r+0xa8>
 80065ba:	bf00      	nop
 80065bc:	20000494 	.word	0x20000494

080065c0 <__malloc_lock>:
 80065c0:	4801      	ldr	r0, [pc, #4]	@ (80065c8 <__malloc_lock+0x8>)
 80065c2:	f7ff bf0f 	b.w	80063e4 <__retarget_lock_acquire_recursive>
 80065c6:	bf00      	nop
 80065c8:	2000048c 	.word	0x2000048c

080065cc <__malloc_unlock>:
 80065cc:	4801      	ldr	r0, [pc, #4]	@ (80065d4 <__malloc_unlock+0x8>)
 80065ce:	f7ff bf0a 	b.w	80063e6 <__retarget_lock_release_recursive>
 80065d2:	bf00      	nop
 80065d4:	2000048c 	.word	0x2000048c

080065d8 <__ssputs_r>:
 80065d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065dc:	688e      	ldr	r6, [r1, #8]
 80065de:	461f      	mov	r7, r3
 80065e0:	42be      	cmp	r6, r7
 80065e2:	680b      	ldr	r3, [r1, #0]
 80065e4:	4682      	mov	sl, r0
 80065e6:	460c      	mov	r4, r1
 80065e8:	4690      	mov	r8, r2
 80065ea:	d82d      	bhi.n	8006648 <__ssputs_r+0x70>
 80065ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80065f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80065f4:	d026      	beq.n	8006644 <__ssputs_r+0x6c>
 80065f6:	6965      	ldr	r5, [r4, #20]
 80065f8:	6909      	ldr	r1, [r1, #16]
 80065fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80065fe:	eba3 0901 	sub.w	r9, r3, r1
 8006602:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006606:	1c7b      	adds	r3, r7, #1
 8006608:	444b      	add	r3, r9
 800660a:	106d      	asrs	r5, r5, #1
 800660c:	429d      	cmp	r5, r3
 800660e:	bf38      	it	cc
 8006610:	461d      	movcc	r5, r3
 8006612:	0553      	lsls	r3, r2, #21
 8006614:	d527      	bpl.n	8006666 <__ssputs_r+0x8e>
 8006616:	4629      	mov	r1, r5
 8006618:	f7ff ff52 	bl	80064c0 <_malloc_r>
 800661c:	4606      	mov	r6, r0
 800661e:	b360      	cbz	r0, 800667a <__ssputs_r+0xa2>
 8006620:	6921      	ldr	r1, [r4, #16]
 8006622:	464a      	mov	r2, r9
 8006624:	f000 fae6 	bl	8006bf4 <memcpy>
 8006628:	89a3      	ldrh	r3, [r4, #12]
 800662a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800662e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006632:	81a3      	strh	r3, [r4, #12]
 8006634:	6126      	str	r6, [r4, #16]
 8006636:	6165      	str	r5, [r4, #20]
 8006638:	444e      	add	r6, r9
 800663a:	eba5 0509 	sub.w	r5, r5, r9
 800663e:	6026      	str	r6, [r4, #0]
 8006640:	60a5      	str	r5, [r4, #8]
 8006642:	463e      	mov	r6, r7
 8006644:	42be      	cmp	r6, r7
 8006646:	d900      	bls.n	800664a <__ssputs_r+0x72>
 8006648:	463e      	mov	r6, r7
 800664a:	6820      	ldr	r0, [r4, #0]
 800664c:	4632      	mov	r2, r6
 800664e:	4641      	mov	r1, r8
 8006650:	f000 faa6 	bl	8006ba0 <memmove>
 8006654:	68a3      	ldr	r3, [r4, #8]
 8006656:	1b9b      	subs	r3, r3, r6
 8006658:	60a3      	str	r3, [r4, #8]
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	4433      	add	r3, r6
 800665e:	6023      	str	r3, [r4, #0]
 8006660:	2000      	movs	r0, #0
 8006662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006666:	462a      	mov	r2, r5
 8006668:	f000 fad2 	bl	8006c10 <_realloc_r>
 800666c:	4606      	mov	r6, r0
 800666e:	2800      	cmp	r0, #0
 8006670:	d1e0      	bne.n	8006634 <__ssputs_r+0x5c>
 8006672:	6921      	ldr	r1, [r4, #16]
 8006674:	4650      	mov	r0, sl
 8006676:	f7ff feb7 	bl	80063e8 <_free_r>
 800667a:	230c      	movs	r3, #12
 800667c:	f8ca 3000 	str.w	r3, [sl]
 8006680:	89a3      	ldrh	r3, [r4, #12]
 8006682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006686:	81a3      	strh	r3, [r4, #12]
 8006688:	f04f 30ff 	mov.w	r0, #4294967295
 800668c:	e7e9      	b.n	8006662 <__ssputs_r+0x8a>
	...

08006690 <_svfiprintf_r>:
 8006690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006694:	4698      	mov	r8, r3
 8006696:	898b      	ldrh	r3, [r1, #12]
 8006698:	061b      	lsls	r3, r3, #24
 800669a:	b09d      	sub	sp, #116	@ 0x74
 800669c:	4607      	mov	r7, r0
 800669e:	460d      	mov	r5, r1
 80066a0:	4614      	mov	r4, r2
 80066a2:	d510      	bpl.n	80066c6 <_svfiprintf_r+0x36>
 80066a4:	690b      	ldr	r3, [r1, #16]
 80066a6:	b973      	cbnz	r3, 80066c6 <_svfiprintf_r+0x36>
 80066a8:	2140      	movs	r1, #64	@ 0x40
 80066aa:	f7ff ff09 	bl	80064c0 <_malloc_r>
 80066ae:	6028      	str	r0, [r5, #0]
 80066b0:	6128      	str	r0, [r5, #16]
 80066b2:	b930      	cbnz	r0, 80066c2 <_svfiprintf_r+0x32>
 80066b4:	230c      	movs	r3, #12
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	f04f 30ff 	mov.w	r0, #4294967295
 80066bc:	b01d      	add	sp, #116	@ 0x74
 80066be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c2:	2340      	movs	r3, #64	@ 0x40
 80066c4:	616b      	str	r3, [r5, #20]
 80066c6:	2300      	movs	r3, #0
 80066c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80066ca:	2320      	movs	r3, #32
 80066cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80066d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80066d4:	2330      	movs	r3, #48	@ 0x30
 80066d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006874 <_svfiprintf_r+0x1e4>
 80066da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80066de:	f04f 0901 	mov.w	r9, #1
 80066e2:	4623      	mov	r3, r4
 80066e4:	469a      	mov	sl, r3
 80066e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066ea:	b10a      	cbz	r2, 80066f0 <_svfiprintf_r+0x60>
 80066ec:	2a25      	cmp	r2, #37	@ 0x25
 80066ee:	d1f9      	bne.n	80066e4 <_svfiprintf_r+0x54>
 80066f0:	ebba 0b04 	subs.w	fp, sl, r4
 80066f4:	d00b      	beq.n	800670e <_svfiprintf_r+0x7e>
 80066f6:	465b      	mov	r3, fp
 80066f8:	4622      	mov	r2, r4
 80066fa:	4629      	mov	r1, r5
 80066fc:	4638      	mov	r0, r7
 80066fe:	f7ff ff6b 	bl	80065d8 <__ssputs_r>
 8006702:	3001      	adds	r0, #1
 8006704:	f000 80a7 	beq.w	8006856 <_svfiprintf_r+0x1c6>
 8006708:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800670a:	445a      	add	r2, fp
 800670c:	9209      	str	r2, [sp, #36]	@ 0x24
 800670e:	f89a 3000 	ldrb.w	r3, [sl]
 8006712:	2b00      	cmp	r3, #0
 8006714:	f000 809f 	beq.w	8006856 <_svfiprintf_r+0x1c6>
 8006718:	2300      	movs	r3, #0
 800671a:	f04f 32ff 	mov.w	r2, #4294967295
 800671e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006722:	f10a 0a01 	add.w	sl, sl, #1
 8006726:	9304      	str	r3, [sp, #16]
 8006728:	9307      	str	r3, [sp, #28]
 800672a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800672e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006730:	4654      	mov	r4, sl
 8006732:	2205      	movs	r2, #5
 8006734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006738:	484e      	ldr	r0, [pc, #312]	@ (8006874 <_svfiprintf_r+0x1e4>)
 800673a:	f7f9 fd59 	bl	80001f0 <memchr>
 800673e:	9a04      	ldr	r2, [sp, #16]
 8006740:	b9d8      	cbnz	r0, 800677a <_svfiprintf_r+0xea>
 8006742:	06d0      	lsls	r0, r2, #27
 8006744:	bf44      	itt	mi
 8006746:	2320      	movmi	r3, #32
 8006748:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800674c:	0711      	lsls	r1, r2, #28
 800674e:	bf44      	itt	mi
 8006750:	232b      	movmi	r3, #43	@ 0x2b
 8006752:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006756:	f89a 3000 	ldrb.w	r3, [sl]
 800675a:	2b2a      	cmp	r3, #42	@ 0x2a
 800675c:	d015      	beq.n	800678a <_svfiprintf_r+0xfa>
 800675e:	9a07      	ldr	r2, [sp, #28]
 8006760:	4654      	mov	r4, sl
 8006762:	2000      	movs	r0, #0
 8006764:	f04f 0c0a 	mov.w	ip, #10
 8006768:	4621      	mov	r1, r4
 800676a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800676e:	3b30      	subs	r3, #48	@ 0x30
 8006770:	2b09      	cmp	r3, #9
 8006772:	d94b      	bls.n	800680c <_svfiprintf_r+0x17c>
 8006774:	b1b0      	cbz	r0, 80067a4 <_svfiprintf_r+0x114>
 8006776:	9207      	str	r2, [sp, #28]
 8006778:	e014      	b.n	80067a4 <_svfiprintf_r+0x114>
 800677a:	eba0 0308 	sub.w	r3, r0, r8
 800677e:	fa09 f303 	lsl.w	r3, r9, r3
 8006782:	4313      	orrs	r3, r2
 8006784:	9304      	str	r3, [sp, #16]
 8006786:	46a2      	mov	sl, r4
 8006788:	e7d2      	b.n	8006730 <_svfiprintf_r+0xa0>
 800678a:	9b03      	ldr	r3, [sp, #12]
 800678c:	1d19      	adds	r1, r3, #4
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	9103      	str	r1, [sp, #12]
 8006792:	2b00      	cmp	r3, #0
 8006794:	bfbb      	ittet	lt
 8006796:	425b      	neglt	r3, r3
 8006798:	f042 0202 	orrlt.w	r2, r2, #2
 800679c:	9307      	strge	r3, [sp, #28]
 800679e:	9307      	strlt	r3, [sp, #28]
 80067a0:	bfb8      	it	lt
 80067a2:	9204      	strlt	r2, [sp, #16]
 80067a4:	7823      	ldrb	r3, [r4, #0]
 80067a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80067a8:	d10a      	bne.n	80067c0 <_svfiprintf_r+0x130>
 80067aa:	7863      	ldrb	r3, [r4, #1]
 80067ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ae:	d132      	bne.n	8006816 <_svfiprintf_r+0x186>
 80067b0:	9b03      	ldr	r3, [sp, #12]
 80067b2:	1d1a      	adds	r2, r3, #4
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	9203      	str	r2, [sp, #12]
 80067b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80067bc:	3402      	adds	r4, #2
 80067be:	9305      	str	r3, [sp, #20]
 80067c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006884 <_svfiprintf_r+0x1f4>
 80067c4:	7821      	ldrb	r1, [r4, #0]
 80067c6:	2203      	movs	r2, #3
 80067c8:	4650      	mov	r0, sl
 80067ca:	f7f9 fd11 	bl	80001f0 <memchr>
 80067ce:	b138      	cbz	r0, 80067e0 <_svfiprintf_r+0x150>
 80067d0:	9b04      	ldr	r3, [sp, #16]
 80067d2:	eba0 000a 	sub.w	r0, r0, sl
 80067d6:	2240      	movs	r2, #64	@ 0x40
 80067d8:	4082      	lsls	r2, r0
 80067da:	4313      	orrs	r3, r2
 80067dc:	3401      	adds	r4, #1
 80067de:	9304      	str	r3, [sp, #16]
 80067e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067e4:	4824      	ldr	r0, [pc, #144]	@ (8006878 <_svfiprintf_r+0x1e8>)
 80067e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80067ea:	2206      	movs	r2, #6
 80067ec:	f7f9 fd00 	bl	80001f0 <memchr>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d036      	beq.n	8006862 <_svfiprintf_r+0x1d2>
 80067f4:	4b21      	ldr	r3, [pc, #132]	@ (800687c <_svfiprintf_r+0x1ec>)
 80067f6:	bb1b      	cbnz	r3, 8006840 <_svfiprintf_r+0x1b0>
 80067f8:	9b03      	ldr	r3, [sp, #12]
 80067fa:	3307      	adds	r3, #7
 80067fc:	f023 0307 	bic.w	r3, r3, #7
 8006800:	3308      	adds	r3, #8
 8006802:	9303      	str	r3, [sp, #12]
 8006804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006806:	4433      	add	r3, r6
 8006808:	9309      	str	r3, [sp, #36]	@ 0x24
 800680a:	e76a      	b.n	80066e2 <_svfiprintf_r+0x52>
 800680c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006810:	460c      	mov	r4, r1
 8006812:	2001      	movs	r0, #1
 8006814:	e7a8      	b.n	8006768 <_svfiprintf_r+0xd8>
 8006816:	2300      	movs	r3, #0
 8006818:	3401      	adds	r4, #1
 800681a:	9305      	str	r3, [sp, #20]
 800681c:	4619      	mov	r1, r3
 800681e:	f04f 0c0a 	mov.w	ip, #10
 8006822:	4620      	mov	r0, r4
 8006824:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006828:	3a30      	subs	r2, #48	@ 0x30
 800682a:	2a09      	cmp	r2, #9
 800682c:	d903      	bls.n	8006836 <_svfiprintf_r+0x1a6>
 800682e:	2b00      	cmp	r3, #0
 8006830:	d0c6      	beq.n	80067c0 <_svfiprintf_r+0x130>
 8006832:	9105      	str	r1, [sp, #20]
 8006834:	e7c4      	b.n	80067c0 <_svfiprintf_r+0x130>
 8006836:	fb0c 2101 	mla	r1, ip, r1, r2
 800683a:	4604      	mov	r4, r0
 800683c:	2301      	movs	r3, #1
 800683e:	e7f0      	b.n	8006822 <_svfiprintf_r+0x192>
 8006840:	ab03      	add	r3, sp, #12
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	462a      	mov	r2, r5
 8006846:	4b0e      	ldr	r3, [pc, #56]	@ (8006880 <_svfiprintf_r+0x1f0>)
 8006848:	a904      	add	r1, sp, #16
 800684a:	4638      	mov	r0, r7
 800684c:	f3af 8000 	nop.w
 8006850:	1c42      	adds	r2, r0, #1
 8006852:	4606      	mov	r6, r0
 8006854:	d1d6      	bne.n	8006804 <_svfiprintf_r+0x174>
 8006856:	89ab      	ldrh	r3, [r5, #12]
 8006858:	065b      	lsls	r3, r3, #25
 800685a:	f53f af2d 	bmi.w	80066b8 <_svfiprintf_r+0x28>
 800685e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006860:	e72c      	b.n	80066bc <_svfiprintf_r+0x2c>
 8006862:	ab03      	add	r3, sp, #12
 8006864:	9300      	str	r3, [sp, #0]
 8006866:	462a      	mov	r2, r5
 8006868:	4b05      	ldr	r3, [pc, #20]	@ (8006880 <_svfiprintf_r+0x1f0>)
 800686a:	a904      	add	r1, sp, #16
 800686c:	4638      	mov	r0, r7
 800686e:	f000 f879 	bl	8006964 <_printf_i>
 8006872:	e7ed      	b.n	8006850 <_svfiprintf_r+0x1c0>
 8006874:	08007019 	.word	0x08007019
 8006878:	08007023 	.word	0x08007023
 800687c:	00000000 	.word	0x00000000
 8006880:	080065d9 	.word	0x080065d9
 8006884:	0800701f 	.word	0x0800701f

08006888 <_printf_common>:
 8006888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800688c:	4616      	mov	r6, r2
 800688e:	4698      	mov	r8, r3
 8006890:	688a      	ldr	r2, [r1, #8]
 8006892:	690b      	ldr	r3, [r1, #16]
 8006894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006898:	4293      	cmp	r3, r2
 800689a:	bfb8      	it	lt
 800689c:	4613      	movlt	r3, r2
 800689e:	6033      	str	r3, [r6, #0]
 80068a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80068a4:	4607      	mov	r7, r0
 80068a6:	460c      	mov	r4, r1
 80068a8:	b10a      	cbz	r2, 80068ae <_printf_common+0x26>
 80068aa:	3301      	adds	r3, #1
 80068ac:	6033      	str	r3, [r6, #0]
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	0699      	lsls	r1, r3, #26
 80068b2:	bf42      	ittt	mi
 80068b4:	6833      	ldrmi	r3, [r6, #0]
 80068b6:	3302      	addmi	r3, #2
 80068b8:	6033      	strmi	r3, [r6, #0]
 80068ba:	6825      	ldr	r5, [r4, #0]
 80068bc:	f015 0506 	ands.w	r5, r5, #6
 80068c0:	d106      	bne.n	80068d0 <_printf_common+0x48>
 80068c2:	f104 0a19 	add.w	sl, r4, #25
 80068c6:	68e3      	ldr	r3, [r4, #12]
 80068c8:	6832      	ldr	r2, [r6, #0]
 80068ca:	1a9b      	subs	r3, r3, r2
 80068cc:	42ab      	cmp	r3, r5
 80068ce:	dc26      	bgt.n	800691e <_printf_common+0x96>
 80068d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80068d4:	6822      	ldr	r2, [r4, #0]
 80068d6:	3b00      	subs	r3, #0
 80068d8:	bf18      	it	ne
 80068da:	2301      	movne	r3, #1
 80068dc:	0692      	lsls	r2, r2, #26
 80068de:	d42b      	bmi.n	8006938 <_printf_common+0xb0>
 80068e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068e4:	4641      	mov	r1, r8
 80068e6:	4638      	mov	r0, r7
 80068e8:	47c8      	blx	r9
 80068ea:	3001      	adds	r0, #1
 80068ec:	d01e      	beq.n	800692c <_printf_common+0xa4>
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	6922      	ldr	r2, [r4, #16]
 80068f2:	f003 0306 	and.w	r3, r3, #6
 80068f6:	2b04      	cmp	r3, #4
 80068f8:	bf02      	ittt	eq
 80068fa:	68e5      	ldreq	r5, [r4, #12]
 80068fc:	6833      	ldreq	r3, [r6, #0]
 80068fe:	1aed      	subeq	r5, r5, r3
 8006900:	68a3      	ldr	r3, [r4, #8]
 8006902:	bf0c      	ite	eq
 8006904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006908:	2500      	movne	r5, #0
 800690a:	4293      	cmp	r3, r2
 800690c:	bfc4      	itt	gt
 800690e:	1a9b      	subgt	r3, r3, r2
 8006910:	18ed      	addgt	r5, r5, r3
 8006912:	2600      	movs	r6, #0
 8006914:	341a      	adds	r4, #26
 8006916:	42b5      	cmp	r5, r6
 8006918:	d11a      	bne.n	8006950 <_printf_common+0xc8>
 800691a:	2000      	movs	r0, #0
 800691c:	e008      	b.n	8006930 <_printf_common+0xa8>
 800691e:	2301      	movs	r3, #1
 8006920:	4652      	mov	r2, sl
 8006922:	4641      	mov	r1, r8
 8006924:	4638      	mov	r0, r7
 8006926:	47c8      	blx	r9
 8006928:	3001      	adds	r0, #1
 800692a:	d103      	bne.n	8006934 <_printf_common+0xac>
 800692c:	f04f 30ff 	mov.w	r0, #4294967295
 8006930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006934:	3501      	adds	r5, #1
 8006936:	e7c6      	b.n	80068c6 <_printf_common+0x3e>
 8006938:	18e1      	adds	r1, r4, r3
 800693a:	1c5a      	adds	r2, r3, #1
 800693c:	2030      	movs	r0, #48	@ 0x30
 800693e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006942:	4422      	add	r2, r4
 8006944:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006948:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800694c:	3302      	adds	r3, #2
 800694e:	e7c7      	b.n	80068e0 <_printf_common+0x58>
 8006950:	2301      	movs	r3, #1
 8006952:	4622      	mov	r2, r4
 8006954:	4641      	mov	r1, r8
 8006956:	4638      	mov	r0, r7
 8006958:	47c8      	blx	r9
 800695a:	3001      	adds	r0, #1
 800695c:	d0e6      	beq.n	800692c <_printf_common+0xa4>
 800695e:	3601      	adds	r6, #1
 8006960:	e7d9      	b.n	8006916 <_printf_common+0x8e>
	...

08006964 <_printf_i>:
 8006964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	7e0f      	ldrb	r7, [r1, #24]
 800696a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800696c:	2f78      	cmp	r7, #120	@ 0x78
 800696e:	4691      	mov	r9, r2
 8006970:	4680      	mov	r8, r0
 8006972:	460c      	mov	r4, r1
 8006974:	469a      	mov	sl, r3
 8006976:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800697a:	d807      	bhi.n	800698c <_printf_i+0x28>
 800697c:	2f62      	cmp	r7, #98	@ 0x62
 800697e:	d80a      	bhi.n	8006996 <_printf_i+0x32>
 8006980:	2f00      	cmp	r7, #0
 8006982:	f000 80d1 	beq.w	8006b28 <_printf_i+0x1c4>
 8006986:	2f58      	cmp	r7, #88	@ 0x58
 8006988:	f000 80b8 	beq.w	8006afc <_printf_i+0x198>
 800698c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006990:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006994:	e03a      	b.n	8006a0c <_printf_i+0xa8>
 8006996:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800699a:	2b15      	cmp	r3, #21
 800699c:	d8f6      	bhi.n	800698c <_printf_i+0x28>
 800699e:	a101      	add	r1, pc, #4	@ (adr r1, 80069a4 <_printf_i+0x40>)
 80069a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069a4:	080069fd 	.word	0x080069fd
 80069a8:	08006a11 	.word	0x08006a11
 80069ac:	0800698d 	.word	0x0800698d
 80069b0:	0800698d 	.word	0x0800698d
 80069b4:	0800698d 	.word	0x0800698d
 80069b8:	0800698d 	.word	0x0800698d
 80069bc:	08006a11 	.word	0x08006a11
 80069c0:	0800698d 	.word	0x0800698d
 80069c4:	0800698d 	.word	0x0800698d
 80069c8:	0800698d 	.word	0x0800698d
 80069cc:	0800698d 	.word	0x0800698d
 80069d0:	08006b0f 	.word	0x08006b0f
 80069d4:	08006a3b 	.word	0x08006a3b
 80069d8:	08006ac9 	.word	0x08006ac9
 80069dc:	0800698d 	.word	0x0800698d
 80069e0:	0800698d 	.word	0x0800698d
 80069e4:	08006b31 	.word	0x08006b31
 80069e8:	0800698d 	.word	0x0800698d
 80069ec:	08006a3b 	.word	0x08006a3b
 80069f0:	0800698d 	.word	0x0800698d
 80069f4:	0800698d 	.word	0x0800698d
 80069f8:	08006ad1 	.word	0x08006ad1
 80069fc:	6833      	ldr	r3, [r6, #0]
 80069fe:	1d1a      	adds	r2, r3, #4
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	6032      	str	r2, [r6, #0]
 8006a04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e09c      	b.n	8006b4a <_printf_i+0x1e6>
 8006a10:	6833      	ldr	r3, [r6, #0]
 8006a12:	6820      	ldr	r0, [r4, #0]
 8006a14:	1d19      	adds	r1, r3, #4
 8006a16:	6031      	str	r1, [r6, #0]
 8006a18:	0606      	lsls	r6, r0, #24
 8006a1a:	d501      	bpl.n	8006a20 <_printf_i+0xbc>
 8006a1c:	681d      	ldr	r5, [r3, #0]
 8006a1e:	e003      	b.n	8006a28 <_printf_i+0xc4>
 8006a20:	0645      	lsls	r5, r0, #25
 8006a22:	d5fb      	bpl.n	8006a1c <_printf_i+0xb8>
 8006a24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a28:	2d00      	cmp	r5, #0
 8006a2a:	da03      	bge.n	8006a34 <_printf_i+0xd0>
 8006a2c:	232d      	movs	r3, #45	@ 0x2d
 8006a2e:	426d      	negs	r5, r5
 8006a30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a34:	4858      	ldr	r0, [pc, #352]	@ (8006b98 <_printf_i+0x234>)
 8006a36:	230a      	movs	r3, #10
 8006a38:	e011      	b.n	8006a5e <_printf_i+0xfa>
 8006a3a:	6821      	ldr	r1, [r4, #0]
 8006a3c:	6833      	ldr	r3, [r6, #0]
 8006a3e:	0608      	lsls	r0, r1, #24
 8006a40:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a44:	d402      	bmi.n	8006a4c <_printf_i+0xe8>
 8006a46:	0649      	lsls	r1, r1, #25
 8006a48:	bf48      	it	mi
 8006a4a:	b2ad      	uxthmi	r5, r5
 8006a4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a4e:	4852      	ldr	r0, [pc, #328]	@ (8006b98 <_printf_i+0x234>)
 8006a50:	6033      	str	r3, [r6, #0]
 8006a52:	bf14      	ite	ne
 8006a54:	230a      	movne	r3, #10
 8006a56:	2308      	moveq	r3, #8
 8006a58:	2100      	movs	r1, #0
 8006a5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a5e:	6866      	ldr	r6, [r4, #4]
 8006a60:	60a6      	str	r6, [r4, #8]
 8006a62:	2e00      	cmp	r6, #0
 8006a64:	db05      	blt.n	8006a72 <_printf_i+0x10e>
 8006a66:	6821      	ldr	r1, [r4, #0]
 8006a68:	432e      	orrs	r6, r5
 8006a6a:	f021 0104 	bic.w	r1, r1, #4
 8006a6e:	6021      	str	r1, [r4, #0]
 8006a70:	d04b      	beq.n	8006b0a <_printf_i+0x1a6>
 8006a72:	4616      	mov	r6, r2
 8006a74:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a78:	fb03 5711 	mls	r7, r3, r1, r5
 8006a7c:	5dc7      	ldrb	r7, [r0, r7]
 8006a7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a82:	462f      	mov	r7, r5
 8006a84:	42bb      	cmp	r3, r7
 8006a86:	460d      	mov	r5, r1
 8006a88:	d9f4      	bls.n	8006a74 <_printf_i+0x110>
 8006a8a:	2b08      	cmp	r3, #8
 8006a8c:	d10b      	bne.n	8006aa6 <_printf_i+0x142>
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	07df      	lsls	r7, r3, #31
 8006a92:	d508      	bpl.n	8006aa6 <_printf_i+0x142>
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	6861      	ldr	r1, [r4, #4]
 8006a98:	4299      	cmp	r1, r3
 8006a9a:	bfde      	ittt	le
 8006a9c:	2330      	movle	r3, #48	@ 0x30
 8006a9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006aa2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006aa6:	1b92      	subs	r2, r2, r6
 8006aa8:	6122      	str	r2, [r4, #16]
 8006aaa:	f8cd a000 	str.w	sl, [sp]
 8006aae:	464b      	mov	r3, r9
 8006ab0:	aa03      	add	r2, sp, #12
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	4640      	mov	r0, r8
 8006ab6:	f7ff fee7 	bl	8006888 <_printf_common>
 8006aba:	3001      	adds	r0, #1
 8006abc:	d14a      	bne.n	8006b54 <_printf_i+0x1f0>
 8006abe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ac2:	b004      	add	sp, #16
 8006ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	f043 0320 	orr.w	r3, r3, #32
 8006ace:	6023      	str	r3, [r4, #0]
 8006ad0:	4832      	ldr	r0, [pc, #200]	@ (8006b9c <_printf_i+0x238>)
 8006ad2:	2778      	movs	r7, #120	@ 0x78
 8006ad4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ad8:	6823      	ldr	r3, [r4, #0]
 8006ada:	6831      	ldr	r1, [r6, #0]
 8006adc:	061f      	lsls	r7, r3, #24
 8006ade:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ae2:	d402      	bmi.n	8006aea <_printf_i+0x186>
 8006ae4:	065f      	lsls	r7, r3, #25
 8006ae6:	bf48      	it	mi
 8006ae8:	b2ad      	uxthmi	r5, r5
 8006aea:	6031      	str	r1, [r6, #0]
 8006aec:	07d9      	lsls	r1, r3, #31
 8006aee:	bf44      	itt	mi
 8006af0:	f043 0320 	orrmi.w	r3, r3, #32
 8006af4:	6023      	strmi	r3, [r4, #0]
 8006af6:	b11d      	cbz	r5, 8006b00 <_printf_i+0x19c>
 8006af8:	2310      	movs	r3, #16
 8006afa:	e7ad      	b.n	8006a58 <_printf_i+0xf4>
 8006afc:	4826      	ldr	r0, [pc, #152]	@ (8006b98 <_printf_i+0x234>)
 8006afe:	e7e9      	b.n	8006ad4 <_printf_i+0x170>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	f023 0320 	bic.w	r3, r3, #32
 8006b06:	6023      	str	r3, [r4, #0]
 8006b08:	e7f6      	b.n	8006af8 <_printf_i+0x194>
 8006b0a:	4616      	mov	r6, r2
 8006b0c:	e7bd      	b.n	8006a8a <_printf_i+0x126>
 8006b0e:	6833      	ldr	r3, [r6, #0]
 8006b10:	6825      	ldr	r5, [r4, #0]
 8006b12:	6961      	ldr	r1, [r4, #20]
 8006b14:	1d18      	adds	r0, r3, #4
 8006b16:	6030      	str	r0, [r6, #0]
 8006b18:	062e      	lsls	r6, r5, #24
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	d501      	bpl.n	8006b22 <_printf_i+0x1be>
 8006b1e:	6019      	str	r1, [r3, #0]
 8006b20:	e002      	b.n	8006b28 <_printf_i+0x1c4>
 8006b22:	0668      	lsls	r0, r5, #25
 8006b24:	d5fb      	bpl.n	8006b1e <_printf_i+0x1ba>
 8006b26:	8019      	strh	r1, [r3, #0]
 8006b28:	2300      	movs	r3, #0
 8006b2a:	6123      	str	r3, [r4, #16]
 8006b2c:	4616      	mov	r6, r2
 8006b2e:	e7bc      	b.n	8006aaa <_printf_i+0x146>
 8006b30:	6833      	ldr	r3, [r6, #0]
 8006b32:	1d1a      	adds	r2, r3, #4
 8006b34:	6032      	str	r2, [r6, #0]
 8006b36:	681e      	ldr	r6, [r3, #0]
 8006b38:	6862      	ldr	r2, [r4, #4]
 8006b3a:	2100      	movs	r1, #0
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	f7f9 fb57 	bl	80001f0 <memchr>
 8006b42:	b108      	cbz	r0, 8006b48 <_printf_i+0x1e4>
 8006b44:	1b80      	subs	r0, r0, r6
 8006b46:	6060      	str	r0, [r4, #4]
 8006b48:	6863      	ldr	r3, [r4, #4]
 8006b4a:	6123      	str	r3, [r4, #16]
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b52:	e7aa      	b.n	8006aaa <_printf_i+0x146>
 8006b54:	6923      	ldr	r3, [r4, #16]
 8006b56:	4632      	mov	r2, r6
 8006b58:	4649      	mov	r1, r9
 8006b5a:	4640      	mov	r0, r8
 8006b5c:	47d0      	blx	sl
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d0ad      	beq.n	8006abe <_printf_i+0x15a>
 8006b62:	6823      	ldr	r3, [r4, #0]
 8006b64:	079b      	lsls	r3, r3, #30
 8006b66:	d413      	bmi.n	8006b90 <_printf_i+0x22c>
 8006b68:	68e0      	ldr	r0, [r4, #12]
 8006b6a:	9b03      	ldr	r3, [sp, #12]
 8006b6c:	4298      	cmp	r0, r3
 8006b6e:	bfb8      	it	lt
 8006b70:	4618      	movlt	r0, r3
 8006b72:	e7a6      	b.n	8006ac2 <_printf_i+0x15e>
 8006b74:	2301      	movs	r3, #1
 8006b76:	4632      	mov	r2, r6
 8006b78:	4649      	mov	r1, r9
 8006b7a:	4640      	mov	r0, r8
 8006b7c:	47d0      	blx	sl
 8006b7e:	3001      	adds	r0, #1
 8006b80:	d09d      	beq.n	8006abe <_printf_i+0x15a>
 8006b82:	3501      	adds	r5, #1
 8006b84:	68e3      	ldr	r3, [r4, #12]
 8006b86:	9903      	ldr	r1, [sp, #12]
 8006b88:	1a5b      	subs	r3, r3, r1
 8006b8a:	42ab      	cmp	r3, r5
 8006b8c:	dcf2      	bgt.n	8006b74 <_printf_i+0x210>
 8006b8e:	e7eb      	b.n	8006b68 <_printf_i+0x204>
 8006b90:	2500      	movs	r5, #0
 8006b92:	f104 0619 	add.w	r6, r4, #25
 8006b96:	e7f5      	b.n	8006b84 <_printf_i+0x220>
 8006b98:	0800702a 	.word	0x0800702a
 8006b9c:	0800703b 	.word	0x0800703b

08006ba0 <memmove>:
 8006ba0:	4288      	cmp	r0, r1
 8006ba2:	b510      	push	{r4, lr}
 8006ba4:	eb01 0402 	add.w	r4, r1, r2
 8006ba8:	d902      	bls.n	8006bb0 <memmove+0x10>
 8006baa:	4284      	cmp	r4, r0
 8006bac:	4623      	mov	r3, r4
 8006bae:	d807      	bhi.n	8006bc0 <memmove+0x20>
 8006bb0:	1e43      	subs	r3, r0, #1
 8006bb2:	42a1      	cmp	r1, r4
 8006bb4:	d008      	beq.n	8006bc8 <memmove+0x28>
 8006bb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bba:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006bbe:	e7f8      	b.n	8006bb2 <memmove+0x12>
 8006bc0:	4402      	add	r2, r0
 8006bc2:	4601      	mov	r1, r0
 8006bc4:	428a      	cmp	r2, r1
 8006bc6:	d100      	bne.n	8006bca <memmove+0x2a>
 8006bc8:	bd10      	pop	{r4, pc}
 8006bca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006bd2:	e7f7      	b.n	8006bc4 <memmove+0x24>

08006bd4 <_sbrk_r>:
 8006bd4:	b538      	push	{r3, r4, r5, lr}
 8006bd6:	4d06      	ldr	r5, [pc, #24]	@ (8006bf0 <_sbrk_r+0x1c>)
 8006bd8:	2300      	movs	r3, #0
 8006bda:	4604      	mov	r4, r0
 8006bdc:	4608      	mov	r0, r1
 8006bde:	602b      	str	r3, [r5, #0]
 8006be0:	f7fb fa2c 	bl	800203c <_sbrk>
 8006be4:	1c43      	adds	r3, r0, #1
 8006be6:	d102      	bne.n	8006bee <_sbrk_r+0x1a>
 8006be8:	682b      	ldr	r3, [r5, #0]
 8006bea:	b103      	cbz	r3, 8006bee <_sbrk_r+0x1a>
 8006bec:	6023      	str	r3, [r4, #0]
 8006bee:	bd38      	pop	{r3, r4, r5, pc}
 8006bf0:	20000488 	.word	0x20000488

08006bf4 <memcpy>:
 8006bf4:	440a      	add	r2, r1
 8006bf6:	4291      	cmp	r1, r2
 8006bf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bfc:	d100      	bne.n	8006c00 <memcpy+0xc>
 8006bfe:	4770      	bx	lr
 8006c00:	b510      	push	{r4, lr}
 8006c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c0a:	4291      	cmp	r1, r2
 8006c0c:	d1f9      	bne.n	8006c02 <memcpy+0xe>
 8006c0e:	bd10      	pop	{r4, pc}

08006c10 <_realloc_r>:
 8006c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c14:	4607      	mov	r7, r0
 8006c16:	4614      	mov	r4, r2
 8006c18:	460d      	mov	r5, r1
 8006c1a:	b921      	cbnz	r1, 8006c26 <_realloc_r+0x16>
 8006c1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c20:	4611      	mov	r1, r2
 8006c22:	f7ff bc4d 	b.w	80064c0 <_malloc_r>
 8006c26:	b92a      	cbnz	r2, 8006c34 <_realloc_r+0x24>
 8006c28:	f7ff fbde 	bl	80063e8 <_free_r>
 8006c2c:	4625      	mov	r5, r4
 8006c2e:	4628      	mov	r0, r5
 8006c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c34:	f000 f81a 	bl	8006c6c <_malloc_usable_size_r>
 8006c38:	4284      	cmp	r4, r0
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	d802      	bhi.n	8006c44 <_realloc_r+0x34>
 8006c3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c42:	d8f4      	bhi.n	8006c2e <_realloc_r+0x1e>
 8006c44:	4621      	mov	r1, r4
 8006c46:	4638      	mov	r0, r7
 8006c48:	f7ff fc3a 	bl	80064c0 <_malloc_r>
 8006c4c:	4680      	mov	r8, r0
 8006c4e:	b908      	cbnz	r0, 8006c54 <_realloc_r+0x44>
 8006c50:	4645      	mov	r5, r8
 8006c52:	e7ec      	b.n	8006c2e <_realloc_r+0x1e>
 8006c54:	42b4      	cmp	r4, r6
 8006c56:	4622      	mov	r2, r4
 8006c58:	4629      	mov	r1, r5
 8006c5a:	bf28      	it	cs
 8006c5c:	4632      	movcs	r2, r6
 8006c5e:	f7ff ffc9 	bl	8006bf4 <memcpy>
 8006c62:	4629      	mov	r1, r5
 8006c64:	4638      	mov	r0, r7
 8006c66:	f7ff fbbf 	bl	80063e8 <_free_r>
 8006c6a:	e7f1      	b.n	8006c50 <_realloc_r+0x40>

08006c6c <_malloc_usable_size_r>:
 8006c6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c70:	1f18      	subs	r0, r3, #4
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	bfbc      	itt	lt
 8006c76:	580b      	ldrlt	r3, [r1, r0]
 8006c78:	18c0      	addlt	r0, r0, r3
 8006c7a:	4770      	bx	lr

08006c7c <_init>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	bf00      	nop
 8006c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c82:	bc08      	pop	{r3}
 8006c84:	469e      	mov	lr, r3
 8006c86:	4770      	bx	lr

08006c88 <_fini>:
 8006c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8a:	bf00      	nop
 8006c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c8e:	bc08      	pop	{r3}
 8006c90:	469e      	mov	lr, r3
 8006c92:	4770      	bx	lr
