#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar  6 23:14:50 2018
# Process ID: 13908
# Current directory: C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.runs/synth_1
# Command line: vivado.exe -log rising_edge_detector.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rising_edge_detector.tcl
# Log file: C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.runs/synth_1/rising_edge_detector.vds
# Journal file: C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rising_edge_detector.tcl -notrace
Command: synth_design -top rising_edge_detector -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 332.164 ; gain = 99.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rising_edge_detector' [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/clkdiv.v:23]
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detector' (2#1) [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 384.438 ; gain = 152.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 384.438 ; gain = 152.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rising_edge_detector_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rising_edge_detector_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 704.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Count_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/clkdiv.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rising_edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c1/Count_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/clkdiv.v:31]
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]) is unused and will be removed from module rising_edge_detector.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[1]/Q' [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:70]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:70]
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]) is unused and will be removed from module rising_edge_detector.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[0]/Q' [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:70]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.srcs/sources_1/new/rising_edge_detector.v:70]
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[0]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[1]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[2]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[3]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[4]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[5]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[6]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[7]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[8]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[9]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[10]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[11]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[12]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[13]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[14]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[15]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[16]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[17]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[18]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[19]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[20]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[21]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[22]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[23]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[24]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[25]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (c1/Count_reg[26]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module rising_edge_detector.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]) is unused and will be removed from module rising_edge_detector.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 704.102 ; gain = 471.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 710.156 ; gain = 158.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 710.156 ; gain = 477.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 33 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 721.277 ; gain = 494.320
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab4_Part2/Lab4_Part2.runs/synth_1/rising_edge_detector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rising_edge_detector_utilization_synth.rpt -pb rising_edge_detector_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 721.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 23:15:37 2018...
