

================================================================
== Vitis HLS Report for 'point_double_1'
================================================================
* Date:           Thu Dec 26 19:54:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113   |point_double_1_Pipeline_VITIS_LOOP_45_1   |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121  |point_double_1_Pipeline_VITIS_LOOP_45_12  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128   |point_double_1_Pipeline_VITIS_LOOP_25_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134  |point_double_1_Pipeline_VITIS_LOOP_25_11  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140  |point_double_1_Pipeline_VITIS_LOOP_45_13  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150  |point_double_1_Pipeline_VITIS_LOOP_45_14  |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   5736|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2234|   7883|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|    4842|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7076|  13747|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       6|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128   |point_double_1_Pipeline_VITIS_LOOP_25_1   |        0|   0|   18|   857|    0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134  |point_double_1_Pipeline_VITIS_LOOP_25_11  |        0|   0|   18|   857|    0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113   |point_double_1_Pipeline_VITIS_LOOP_45_1   |        0|   0|  342|  1528|    0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121  |point_double_1_Pipeline_VITIS_LOOP_45_12  |        0|   0|  840|  2035|    0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140  |point_double_1_Pipeline_VITIS_LOOP_45_13  |        0|   0|  674|  1869|    0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150  |point_double_1_Pipeline_VITIS_LOOP_45_14  |        0|   0|  342|   737|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   0| 2234|  7883|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_1_fu_280_p2             |         +|   0|  0|   23|          16|           1|
    |add_ln28_fu_270_p2               |         +|   0|  0|   23|          16|           1|
    |j_fu_290_p2                      |         -|   0|  0|   24|          17|          17|
    |sub_ln1691_fu_359_p2             |         -|   0|  0|   24|           1|          17|
    |sub_ln69_fu_304_p2               |         -|   0|  0|   24|           1|          17|
    |ashr_ln1691_fu_378_p2            |      ashr|   0|  0|  579|         166|         166|
    |r_fu_372_p2                      |      ashr|   0|  0|  579|         166|         166|
    |icmp_ln1064_fu_174_p2            |      icmp|   0|  0|   62|         166|           1|
    |icmp_ln1068_fu_211_p2            |      icmp|   0|  0|   62|         166|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |g_V_1_fu_329_p3                  |    select|   0|  0|  166|           1|         166|
    |j_1_fu_310_p3                    |    select|   0|  0|   17|           1|          17|
    |lambda_V_5_fu_552_p3             |    select|   0|  0|  166|           1|         166|
    |lambda_V_9_fu_408_p3             |    select|   0|  0|  166|           1|         166|
    |lambda_V_fu_234_p3               |    select|   0|  0|  166|           1|         166|
    |r_1_fu_391_p3                    |    select|   0|  0|  166|           1|         166|
    |select_ln1691_fu_384_p3          |    select|   0|  0|  166|           1|         166|
    |select_ln820_1_fu_499_p3         |    select|   0|  0|  332|           1|         332|
    |select_ln820_2_fu_508_p3         |    select|   0|  0|  166|           1|         166|
    |select_ln820_fu_246_p3           |    select|   0|  0|  166|           1|         166|
    |u_V_6_fu_413_p3                  |    select|   0|  0|  166|           1|         166|
    |v_V_fu_335_p3                    |    select|   0|  0|  166|           1|         166|
    |shl_ln1691_1_fu_353_p2           |       shl|   0|  0|  579|         166|         166|
    |shl_ln1691_fu_347_p2             |       shl|   0|  0|  579|         166|         166|
    |lambda_V_10_fu_520_p2            |       xor|   0|  0|  166|         166|           1|
    |p_Result_14_fu_546_p2            |       xor|   0|  0|    2|           1|           1|
    |ret_6_fu_423_p2                  |       xor|   0|  0|  166|         166|         166|
    |ret_7_fu_449_p2                  |       xor|   0|  0|  166|         166|         166|
    |ret_8_fu_539_p2                  |       xor|   0|  0|  166|         166|         166|
    |ret_fu_577_p2                    |       xor|   0|  0|  166|         166|         166|
    |u_V_fu_418_p2                    |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_2_fu_459_p2           |       xor|   0|  0|  163|         163|         163|
    |xor_ln1544_3_fu_465_p2           |       xor|   0|  0|    2|           1|           1|
    |xor_ln1544_fu_530_p2             |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 5736|        2223|        3728|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  65|         14|    1|         14|
    |ap_phi_mux_storemerge2_phi_fu_107_p4  |   9|          2|  332|        664|
    |ap_return                             |   9|          2|  332|        664|
    |g_V_fu_90                             |   9|          2|  166|        332|
    |storemerge2_reg_104                   |   9|          2|  332|        664|
    |tmp_V_fu_94                           |   9|          2|  166|        332|
    |u_V_2_fu_82                           |   9|          2|  166|        332|
    |v_V_1_fu_86                           |   9|          2|  166|        332|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 128|         28| 1661|       3334|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                               |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                         |   13|   0|   13|          0|
    |ap_return_preg                                                    |  332|   0|  332|          0|
    |g_V_fu_90                                                         |  166|   0|  166|          0|
    |g_V_load_reg_754                                                  |  166|   0|  166|          0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg   |    1|   0|    1|          0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg  |    1|   0|    1|          0|
    |grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg   |    1|   0|    1|          0|
    |icmp_ln1064_reg_663                                               |    1|   0|    1|          0|
    |j_1_reg_742                                                       |   17|   0|   17|          0|
    |lambda_V_5_reg_810                                                |  166|   0|  166|          0|
    |lambda_V_reg_714                                                  |  166|   0|  166|          0|
    |p_Val2_s_reg_709                                                  |  163|   0|  163|          0|
    |p_ph1_reg_724                                                     |  332|   0|  332|          0|
    |r_1_reg_764                                                       |  166|   0|  166|          0|
    |ret_7_reg_769                                                     |  166|   0|  166|          0|
    |ret_8_reg_804                                                     |  166|   0|  166|          0|
    |select_ln1691_reg_759                                             |  166|   0|  166|          0|
    |select_ln820_1_reg_789                                            |  332|   0|  332|          0|
    |select_ln820_2_reg_794                                            |  166|   0|  166|          0|
    |storemerge2_reg_104                                               |  332|   0|  332|          0|
    |tmp_19_reg_748                                                    |    1|   0|    1|          0|
    |tmp_V_fu_94                                                       |  166|   0|  166|          0|
    |tmp_reg_734                                                       |    1|   0|    1|          0|
    |trunc_ln1068_reg_701                                              |  165|   0|  165|          0|
    |trunc_ln1544_1_reg_719                                            |  163|   0|  163|          0|
    |trunc_ln1544_3_reg_774                                            |  165|   0|  165|          0|
    |trunc_ln58_1_reg_657                                              |    1|   0|    1|          0|
    |trunc_ln58_reg_652                                                |  165|   0|  165|          0|
    |trunc_ln84_reg_799                                                |  165|   0|  165|          0|
    |u_V_2_fu_82                                                       |  166|   0|  166|          0|
    |u_V_5_reg_640                                                     |  166|   0|  166|          0|
    |v_V_1_fu_86                                                       |  166|   0|  166|          0|
    |v_V_1_load_reg_729                                                |  166|   0|  166|          0|
    |xor_ln1544_2_reg_779                                              |  163|   0|  163|          0|
    |xor_ln1544_3_reg_784                                              |    1|   0|    1|          0|
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                             | 4842|   0| 4842|          0|
    +------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------+-----+-----+------------+----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  point_double.1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  point_double.1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  point_double.1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  point_double.1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  point_double.1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  point_double.1|  return value|
|ap_return  |  out|  332|  ap_ctrl_hs|  point_double.1|  return value|
|P_read     |   in|  329|     ap_none|          P_read|        scalar|
+-----------+-----+-----+------------+----------------+--------------+

