{"sha": "d281ef4281b3948df177898bccd54cd267f522a4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDI4MWVmNDI4MWIzOTQ4ZGYxNzc4OThiY2NkNTRjZDI2N2Y1MjJhNA==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-14T08:28:33Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-14T08:28:33Z"}, "message": "AVX-512. 64/n. Add rest of VI1-AVX2: vpack[us]wb.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_insn \"<sse2_avx2>_packsswb<mask_name>\"): Add masking.\n\t(define_insn \"<sse2_avx2>_packuswb<mask_name>\"): Ditto.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216181", "tree": {"sha": "5c5374de6460790cfd01ba81412ac60efc7b98f1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5c5374de6460790cfd01ba81412ac60efc7b98f1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d281ef4281b3948df177898bccd54cd267f522a4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d281ef4281b3948df177898bccd54cd267f522a4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d281ef4281b3948df177898bccd54cd267f522a4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d281ef4281b3948df177898bccd54cd267f522a4/comments", "author": null, "committer": null, "parents": [{"sha": "5f64b49668022924dcb057e3f262facac7a93a69", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5f64b49668022924dcb057e3f262facac7a93a69", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5f64b49668022924dcb057e3f262facac7a93a69"}], "stats": {"total": 39, "additions": 26, "deletions": 13}, "files": [{"sha": "a3f8471e1f90817a281a80abf119ca4a9291bb36", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d281ef4281b3948df177898bccd54cd267f522a4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d281ef4281b3948df177898bccd54cd267f522a4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d281ef4281b3948df177898bccd54cd267f522a4", "patch": "@@ -1,3 +1,16 @@\n+2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_insn \"<sse2_avx2>_packsswb<mask_name>\"): Add masking.\n+\t(define_insn \"<sse2_avx2>_packuswb<mask_name>\"): Ditto.\n+\n 2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "2673ddf30739b6d82b1d1bd8d7c274e71a99cd96", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 13, "deletions": 13, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d281ef4281b3948df177898bccd54cd267f522a4/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d281ef4281b3948df177898bccd54cd267f522a4/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=d281ef4281b3948df177898bccd54cd267f522a4", "patch": "@@ -10840,21 +10840,21 @@\n   DONE;\n })\n \n-(define_insn \"<sse2_avx2>_packsswb\"\n-  [(set (match_operand:VI1_AVX2 0 \"register_operand\" \"=x,x\")\n+(define_insn \"<sse2_avx2>_packsswb<mask_name>\"\n+  [(set (match_operand:VI1_AVX2 0 \"register_operand\" \"=x,v\")\n \t(vec_concat:VI1_AVX2\n \t  (ss_truncate:<ssehalfvecmode>\n-\t    (match_operand:<sseunpackmode> 1 \"register_operand\" \"0,x\"))\n+\t    (match_operand:<sseunpackmode> 1 \"register_operand\" \"0,v\"))\n \t  (ss_truncate:<ssehalfvecmode>\n-\t    (match_operand:<sseunpackmode> 2 \"nonimmediate_operand\" \"xm,xm\"))))]\n-  \"TARGET_SSE2\"\n+\t    (match_operand:<sseunpackmode> 2 \"nonimmediate_operand\" \"xm,vm\"))))]\n+  \"TARGET_SSE2 && <mask_mode512bit_condition> && <mask_avx512bw_condition>\"\n   \"@\n    packsswb\\t{%2, %0|%0, %2}\n-   vpacksswb\\t{%2, %1, %0|%0, %1, %2}\"\n+   vpacksswb\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"isa\" \"noavx,avx\")\n    (set_attr \"type\" \"sselog\")\n    (set_attr \"prefix_data16\" \"1,*\")\n-   (set_attr \"prefix\" \"orig,vex\")\n+   (set_attr \"prefix\" \"orig,maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n (define_insn \"<sse2_avx2>_packssdw\"\n@@ -10874,17 +10874,17 @@\n    (set_attr \"prefix\" \"orig,vex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"<sse2_avx2>_packuswb\"\n-  [(set (match_operand:VI1_AVX2 0 \"register_operand\" \"=x,x\")\n+(define_insn \"<sse2_avx2>_packuswb<mask_name>\"\n+  [(set (match_operand:VI1_AVX2 0 \"register_operand\" \"=x,v\")\n \t(vec_concat:VI1_AVX2\n \t  (us_truncate:<ssehalfvecmode>\n-\t    (match_operand:<sseunpackmode> 1 \"register_operand\" \"0,x\"))\n+\t    (match_operand:<sseunpackmode> 1 \"register_operand\" \"0,v\"))\n \t  (us_truncate:<ssehalfvecmode>\n-\t    (match_operand:<sseunpackmode> 2 \"nonimmediate_operand\" \"xm,xm\"))))]\n-  \"TARGET_SSE2\"\n+\t    (match_operand:<sseunpackmode> 2 \"nonimmediate_operand\" \"xm,vm\"))))]\n+  \"TARGET_SSE2 && <mask_mode512bit_condition> && <mask_avx512bw_condition>\"\n   \"@\n    packuswb\\t{%2, %0|%0, %2}\n-   vpackuswb\\t{%2, %1, %0|%0, %1, %2}\"\n+   vpackuswb\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"isa\" \"noavx,avx\")\n    (set_attr \"type\" \"sselog\")\n    (set_attr \"prefix_data16\" \"1,*\")"}]}