// Seed: 1356647255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1  <  ~  1 : 1] id_10;
  ;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output tri0 id_2
);
  uwire id_4;
  assign id_4 = -1 + -1'b0;
  nand primCall (id_2, id_4, id_1, id_0);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
