-- generated by newgenasym Tue Apr 21 14:45:44 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ts431ailt is
    port (    
	ANODE:     INOUT  STD_LOGIC;    
	CATHODE:   INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	REFERENCE: INOUT  STD_LOGIC);
end ts431ailt;
