dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
dist_mem_text.v,verilog,xil_defaultlib,../../../../Single_Cycle_CPU.gen/sources_1/ip/dist_mem_text/sim/dist_mem_text.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
