-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scaleVector_14_Pipeline_scale_vector is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dualInfeasUbRay_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    dualInfeasUbRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasUbRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasUbRay_fifo_i_empty_n : IN STD_LOGIC;
    dualInfeasUbRay_fifo_i_read : OUT STD_LOGIC;
    dualInfeasUbRay_SVfifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    dualInfeasUbRay_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasUbRay_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dualInfeasUbRay_SVfifo_i_full_n : IN STD_LOGIC;
    dualInfeasUbRay_SVfifo_i_write : OUT STD_LOGIC;
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    weight : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of Infeasi_Res_S2_scaleVector_14_Pipeline_scale_vector is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln160_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal dualInfeasUbRay_fifo_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dualInfeasUbRay_SVfifo_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bitcast_ln162_fu_257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_1_fu_261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_2_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_3_fu_269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_4_fu_273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_5_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_6_fu_281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln162_7_fu_285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_70 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln160_fu_163_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (30 downto 0);
    signal dualInfeasUbRay_fifo_i_read_local : STD_LOGIC;
    signal or_ln168_i_fu_377_p9 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal dualInfeasUbRay_SVfifo_i_write_local : STD_LOGIC;
    signal grp_fu_99_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_99_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_103_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_107_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_111_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_115_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_119_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_123_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_127_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln154_fu_153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln162_fu_183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_7_fu_187_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_8_fu_197_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_9_fu_207_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_s_fu_217_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_1_fu_227_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_2_fu_237_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln162_3_fu_247_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_99_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_103_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_107_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_111_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_115_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_119_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_123_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_127_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_7_fu_373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_6_fu_369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_5_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_4_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_3_fu_357_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_2_fu_353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_1_fu_349_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln168_fu_345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_99_ce : STD_LOGIC;
    signal pre_grp_fu_99_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_99_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_103_ce : STD_LOGIC;
    signal pre_grp_fu_103_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_103_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_107_ce : STD_LOGIC;
    signal pre_grp_fu_107_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_107_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_111_ce : STD_LOGIC;
    signal pre_grp_fu_111_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_111_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_115_ce : STD_LOGIC;
    signal pre_grp_fu_115_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_115_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_119_ce : STD_LOGIC;
    signal pre_grp_fu_119_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_119_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_123_ce : STD_LOGIC;
    signal pre_grp_fu_123_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_123_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_127_ce : STD_LOGIC;
    signal pre_grp_fu_127_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_grp_fu_127_p2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Infeasi_Res_S2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    dmul_64ns_64ns_64_5_med_dsp_1_U80 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_99_p0,
        din1 => grp_fu_99_p1,
        ce => grp_fu_99_ce,
        dout => pre_grp_fu_99_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U81 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_103_p0,
        din1 => grp_fu_103_p1,
        ce => grp_fu_103_ce,
        dout => pre_grp_fu_103_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U82 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_107_p0,
        din1 => grp_fu_107_p1,
        ce => grp_fu_107_ce,
        dout => pre_grp_fu_107_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U83 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_111_p0,
        din1 => grp_fu_111_p1,
        ce => grp_fu_111_ce,
        dout => pre_grp_fu_111_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U84 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_115_p0,
        din1 => grp_fu_115_p1,
        ce => grp_fu_115_ce,
        dout => pre_grp_fu_115_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U85 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_119_p0,
        din1 => grp_fu_119_p1,
        ce => grp_fu_119_ce,
        dout => pre_grp_fu_119_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U86 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_123_p0,
        din1 => grp_fu_123_p1,
        ce => grp_fu_123_ce,
        dout => pre_grp_fu_123_p2);

    dmul_64ns_64ns_64_5_med_dsp_1_U87 : component Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_127_p0,
        din1 => grp_fu_127_p1,
        ce => grp_fu_127_ce,
        dout => pre_grp_fu_127_p2);

    flow_control_loop_pipe_sequential_init_U : component Infeasi_Res_S2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    grp_fu_103_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_103_ce <= ap_const_logic_1;
            else 
                grp_fu_103_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_107_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_107_ce <= ap_const_logic_1;
            else 
                grp_fu_107_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_111_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_111_ce <= ap_const_logic_1;
            else 
                grp_fu_111_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_115_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_115_ce <= ap_const_logic_1;
            else 
                grp_fu_115_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_119_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_119_ce <= ap_const_logic_1;
            else 
                grp_fu_119_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_123_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_123_ce <= ap_const_logic_1;
            else 
                grp_fu_123_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_127_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_127_ce <= ap_const_logic_1;
            else 
                grp_fu_127_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_99_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_99_ce <= ap_const_logic_1;
            else 
                grp_fu_99_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    i_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln160_fu_157_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_70 <= add_ln160_fu_163_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_70 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                grp_fu_103_p0 <= bitcast_ln162_1_fu_261_p1;
                grp_fu_103_p1 <= weight;
                grp_fu_107_p0 <= bitcast_ln162_2_fu_265_p1;
                grp_fu_107_p1 <= weight;
                grp_fu_111_p0 <= bitcast_ln162_3_fu_269_p1;
                grp_fu_111_p1 <= weight;
                grp_fu_115_p0 <= bitcast_ln162_4_fu_273_p1;
                grp_fu_115_p1 <= weight;
                grp_fu_119_p0 <= bitcast_ln162_5_fu_277_p1;
                grp_fu_119_p1 <= weight;
                grp_fu_123_p0 <= bitcast_ln162_6_fu_281_p1;
                grp_fu_123_p1 <= weight;
                grp_fu_127_p0 <= bitcast_ln162_7_fu_285_p1;
                grp_fu_127_p1 <= weight;
                grp_fu_99_p0 <= bitcast_ln162_fu_257_p1;
                grp_fu_99_p1 <= weight;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_103_ce = ap_const_logic_1)) then
                pre_grp_fu_103_p2_reg <= pre_grp_fu_103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_107_ce = ap_const_logic_1)) then
                pre_grp_fu_107_p2_reg <= pre_grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_111_ce = ap_const_logic_1)) then
                pre_grp_fu_111_p2_reg <= pre_grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_115_ce = ap_const_logic_1)) then
                pre_grp_fu_115_p2_reg <= pre_grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_119_ce = ap_const_logic_1)) then
                pre_grp_fu_119_p2_reg <= pre_grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_123_ce = ap_const_logic_1)) then
                pre_grp_fu_123_p2_reg <= pre_grp_fu_123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_127_ce = ap_const_logic_1)) then
                pre_grp_fu_127_p2_reg <= pre_grp_fu_127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_99_ce = ap_const_logic_1)) then
                pre_grp_fu_99_p2_reg <= pre_grp_fu_99_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln160_fu_163_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_block_state2_pp0_stage0_iter1, ap_block_state7_pp0_stage0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dualInfeasUbRay_fifo_i_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (dualInfeasUbRay_fifo_i_empty_n = ap_const_logic_0);
    end process;


    ap_block_state7_pp0_stage0_iter6_assign_proc : process(dualInfeasUbRay_SVfifo_i_full_n)
    begin
                ap_block_state7_pp0_stage0_iter6 <= (dualInfeasUbRay_SVfifo_i_full_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln160_fu_157_p2)
    begin
        if (((icmp_ln160_fu_157_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_70, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_70;
        end if; 
    end process;

    bitcast_ln162_1_fu_261_p1 <= trunc_ln162_7_fu_187_p4;
    bitcast_ln162_2_fu_265_p1 <= trunc_ln162_8_fu_197_p4;
    bitcast_ln162_3_fu_269_p1 <= trunc_ln162_9_fu_207_p4;
    bitcast_ln162_4_fu_273_p1 <= trunc_ln162_s_fu_217_p4;
    bitcast_ln162_5_fu_277_p1 <= trunc_ln162_1_fu_227_p4;
    bitcast_ln162_6_fu_281_p1 <= trunc_ln162_2_fu_237_p4;
    bitcast_ln162_7_fu_285_p1 <= trunc_ln162_3_fu_247_p4;
    bitcast_ln162_fu_257_p1 <= trunc_ln162_fu_183_p1;
    bitcast_ln168_1_fu_349_p1 <= grp_fu_103_p2;
    bitcast_ln168_2_fu_353_p1 <= grp_fu_107_p2;
    bitcast_ln168_3_fu_357_p1 <= grp_fu_111_p2;
    bitcast_ln168_4_fu_361_p1 <= grp_fu_115_p2;
    bitcast_ln168_5_fu_365_p1 <= grp_fu_119_p2;
    bitcast_ln168_6_fu_369_p1 <= grp_fu_123_p2;
    bitcast_ln168_7_fu_373_p1 <= grp_fu_127_p2;
    bitcast_ln168_fu_345_p1 <= grp_fu_99_p2;

    dualInfeasUbRay_SVfifo_i_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, dualInfeasUbRay_SVfifo_i_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dualInfeasUbRay_SVfifo_i_blk_n <= dualInfeasUbRay_SVfifo_i_full_n;
        else 
            dualInfeasUbRay_SVfifo_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dualInfeasUbRay_SVfifo_i_din <= or_ln168_i_fu_377_p9;
    dualInfeasUbRay_SVfifo_i_write <= dualInfeasUbRay_SVfifo_i_write_local;

    dualInfeasUbRay_SVfifo_i_write_local_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dualInfeasUbRay_SVfifo_i_write_local <= ap_const_logic_1;
        else 
            dualInfeasUbRay_SVfifo_i_write_local <= ap_const_logic_0;
        end if; 
    end process;


    dualInfeasUbRay_fifo_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dualInfeasUbRay_fifo_i_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dualInfeasUbRay_fifo_i_blk_n <= dualInfeasUbRay_fifo_i_empty_n;
        else 
            dualInfeasUbRay_fifo_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dualInfeasUbRay_fifo_i_read <= dualInfeasUbRay_fifo_i_read_local;

    dualInfeasUbRay_fifo_i_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dualInfeasUbRay_fifo_i_read_local <= ap_const_logic_1;
        else 
            dualInfeasUbRay_fifo_i_read_local <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_103_p2_assign_proc : process(grp_fu_103_ce, pre_grp_fu_103_p2, pre_grp_fu_103_p2_reg)
    begin
        if ((grp_fu_103_ce = ap_const_logic_1)) then 
            grp_fu_103_p2 <= pre_grp_fu_103_p2;
        else 
            grp_fu_103_p2 <= pre_grp_fu_103_p2_reg;
        end if; 
    end process;


    grp_fu_107_p2_assign_proc : process(grp_fu_107_ce, pre_grp_fu_107_p2, pre_grp_fu_107_p2_reg)
    begin
        if ((grp_fu_107_ce = ap_const_logic_1)) then 
            grp_fu_107_p2 <= pre_grp_fu_107_p2;
        else 
            grp_fu_107_p2 <= pre_grp_fu_107_p2_reg;
        end if; 
    end process;


    grp_fu_111_p2_assign_proc : process(grp_fu_111_ce, pre_grp_fu_111_p2, pre_grp_fu_111_p2_reg)
    begin
        if ((grp_fu_111_ce = ap_const_logic_1)) then 
            grp_fu_111_p2 <= pre_grp_fu_111_p2;
        else 
            grp_fu_111_p2 <= pre_grp_fu_111_p2_reg;
        end if; 
    end process;


    grp_fu_115_p2_assign_proc : process(grp_fu_115_ce, pre_grp_fu_115_p2, pre_grp_fu_115_p2_reg)
    begin
        if ((grp_fu_115_ce = ap_const_logic_1)) then 
            grp_fu_115_p2 <= pre_grp_fu_115_p2;
        else 
            grp_fu_115_p2 <= pre_grp_fu_115_p2_reg;
        end if; 
    end process;


    grp_fu_119_p2_assign_proc : process(grp_fu_119_ce, pre_grp_fu_119_p2, pre_grp_fu_119_p2_reg)
    begin
        if ((grp_fu_119_ce = ap_const_logic_1)) then 
            grp_fu_119_p2 <= pre_grp_fu_119_p2;
        else 
            grp_fu_119_p2 <= pre_grp_fu_119_p2_reg;
        end if; 
    end process;


    grp_fu_123_p2_assign_proc : process(grp_fu_123_ce, pre_grp_fu_123_p2, pre_grp_fu_123_p2_reg)
    begin
        if ((grp_fu_123_ce = ap_const_logic_1)) then 
            grp_fu_123_p2 <= pre_grp_fu_123_p2;
        else 
            grp_fu_123_p2 <= pre_grp_fu_123_p2_reg;
        end if; 
    end process;


    grp_fu_127_p2_assign_proc : process(grp_fu_127_ce, pre_grp_fu_127_p2, pre_grp_fu_127_p2_reg)
    begin
        if ((grp_fu_127_ce = ap_const_logic_1)) then 
            grp_fu_127_p2 <= pre_grp_fu_127_p2;
        else 
            grp_fu_127_p2 <= pre_grp_fu_127_p2_reg;
        end if; 
    end process;


    grp_fu_99_p2_assign_proc : process(grp_fu_99_ce, pre_grp_fu_99_p2, pre_grp_fu_99_p2_reg)
    begin
        if ((grp_fu_99_ce = ap_const_logic_1)) then 
            grp_fu_99_p2 <= pre_grp_fu_99_p2;
        else 
            grp_fu_99_p2 <= pre_grp_fu_99_p2_reg;
        end if; 
    end process;

    icmp_ln160_fu_157_p2 <= "1" when (signed(zext_ln154_fu_153_p1) < signed(n)) else "0";
    or_ln168_i_fu_377_p9 <= (((((((bitcast_ln168_7_fu_373_p1 & bitcast_ln168_6_fu_369_p1) & bitcast_ln168_5_fu_365_p1) & bitcast_ln168_4_fu_361_p1) & bitcast_ln168_3_fu_357_p1) & bitcast_ln168_2_fu_353_p1) & bitcast_ln168_1_fu_349_p1) & bitcast_ln168_fu_345_p1);
    trunc_ln162_1_fu_227_p4 <= dualInfeasUbRay_fifo_i_dout(383 downto 320);
    trunc_ln162_2_fu_237_p4 <= dualInfeasUbRay_fifo_i_dout(447 downto 384);
    trunc_ln162_3_fu_247_p4 <= dualInfeasUbRay_fifo_i_dout(511 downto 448);
    trunc_ln162_7_fu_187_p4 <= dualInfeasUbRay_fifo_i_dout(127 downto 64);
    trunc_ln162_8_fu_197_p4 <= dualInfeasUbRay_fifo_i_dout(191 downto 128);
    trunc_ln162_9_fu_207_p4 <= dualInfeasUbRay_fifo_i_dout(255 downto 192);
    trunc_ln162_fu_183_p1 <= dualInfeasUbRay_fifo_i_dout(64 - 1 downto 0);
    trunc_ln162_s_fu_217_p4 <= dualInfeasUbRay_fifo_i_dout(319 downto 256);
    zext_ln154_fu_153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_load),32));
end behav;
