// Seed: 2732790848
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_2 = 1;
  logic id_4;
  ;
  parameter id_5 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd49
) (
    input tri1 _id_0[-1 : id_0]
    , id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output tri id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri id_7
);
  tri1  id_9 = -1'b0;
  logic id_10;
  ;
  always $unsigned(96);
  ;
  assign id_3 = -1'b0 - id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
