# CANbtl

CAN Bit time logic implementation in Verilog HDL

This repository is for the CAN Bit time logic implemented in Verilog HDL for the Automotive Networks course ate CIn-UFPE 2017.1

 - Links
 
 http://ww1.microchip.com/downloads/en/AppNotes/00754.pdf
 
 http://www.kvaser.com/wp-content/uploads/2014/08/boschcia99-can-bit-timing.pdf
 
 
