Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 24 19:28:16 2023
| Host         : SgXXG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sSegDemo_control_sets_placed.rpt
| Design       : sSegDemo
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+--------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+---------------+--------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |               |                    |                5 |             40 |
|  clk_i_IBUF_BUFG |               | clkCnt[31]_i_1_n_0 |               12 |             64 |
|  clk_i_IBUF_BUFG | slowClk       | clkCnt[31]_i_1_n_0 |                8 |             64 |
+------------------+---------------+--------------------+------------------+----------------+


