Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70c45f543adf4319be43358db8acd640 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L ieee_proposed -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot AWGN_TB_behav xil_defaultlib.AWGN_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3311] expression has 32 elements ; formal 'output_o' expects 14 [G:/Meu Drive/redpitaya_guide-master/projects/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/AWGN_TB.vhd:308]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
