// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gaussian,hls_ip_2013_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=117855585,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=8,HLS_SYN_FF=1888,HLS_SYN_LUT=3128}" *)

module gaussian (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_address0,
        in_r_ce0,
        in_r_q0,
        in_r_address1,
        in_r_ce1,
        in_r_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [20:0] in_r_address0;
output   in_r_ce0;
input  [15:0] in_r_q0;
output  [20:0] in_r_address1;
output   in_r_ce1;
input  [15:0] in_r_q1;
output  [20:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [15:0] out_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[20:0] in_r_address0;
reg in_r_ce0;
reg[20:0] in_r_address1;
reg in_r_ce1;
reg out_r_ce0;
reg out_r_we0;
reg   [5:0] ap_CS_fsm = 6'b000000;
reg   [15:0] reg_185;
reg   [15:0] reg_189;
wire   [31:0] grp_fu_179_p1;
reg   [31:0] reg_193;
wire   [31:0] grp_fu_163_p2;
reg   [31:0] reg_198;
wire   [31:0] grp_fu_159_p2;
reg   [31:0] reg_204;
wire   [10:0] tmp_i_12_fu_210_p2;
reg   [10:0] tmp_i_12_reg_525;
wire   [10:0] i_fu_216_p2;
reg   [10:0] i_reg_531;
wire   [10:0] tmp6_i_fu_228_p2;
reg   [10:0] tmp6_i_reg_541;
wire   [10:0] j_fu_234_p2;
reg   [10:0] j_reg_546;
wire   [23:0] tmp_4_i_trn_cast_fu_246_p1;
reg   [23:0] tmp_4_i_trn_cast_reg_554;
wire   [0:0] exitcond1_fu_240_p2;
wire   [23:0] p_addr_cast_fu_280_p1;
reg   [23:0] p_addr_cast_reg_560;
wire   [23:0] tmp_8_i_trn_cast_fu_299_p1;
reg   [23:0] tmp_8_i_trn_cast_reg_570;
wire   [63:0] tmp_6_i3_fu_318_p1;
wire   [23:0] tmp_12_i_trn_cast_fu_328_p1;
reg   [23:0] tmp_12_i_trn_cast_reg_591;
wire   [31:0] grp_fu_182_p1;
reg   [31:0] tmp_i_reg_602;
wire   [63:0] tmp_14_i5_fu_345_p1;
wire   [23:0] p_addr8_cast_fu_378_p1;
reg   [23:0] p_addr8_cast_reg_612;
wire   [31:0] grp_fu_168_p2;
reg   [31:0] tmp_10_i_reg_623;
wire   [63:0] tmp_18_i6_fu_396_p1;
wire   [63:0] tmp_8_fu_409_p1;
reg   [63:0] tmp_8_reg_633;
wire   [23:0] p_addr7_fu_459_p2;
reg   [23:0] p_addr7_reg_648;
wire   [23:0] p_addr4_fu_464_p2;
reg   [23:0] p_addr4_reg_653;
wire   [23:0] p_addr1_fu_469_p2;
reg   [23:0] p_addr1_reg_658;
wire   [63:0] tmp_22_i7_fu_490_p1;
reg   [15:0] in_load_7_reg_678;
reg   [15:0] in_load_8_reg_688;
wire   [63:0] tmp_26_i8_fu_503_p1;
wire   [63:0] tmp_30_i9_fu_508_p1;
wire   [63:0] tmp_34_i1_fu_513_p1;
wire   [63:0] tmp_38_i1_fu_517_p1;
wire   [15:0] tmp_14_fu_521_p1;
reg   [15:0] tmp_14_reg_713;
reg   [10:0] indvar1_i_reg_135;
reg   [10:0] indvar_i_reg_147;
wire   [0:0] exitcond_fu_222_p2;
wire   [63:0] tmp_2_fu_294_p1;
wire   [63:0] tmp_3_fu_313_p1;
wire   [63:0] tmp_4_fu_340_p1;
wire   [63:0] tmp_7_fu_391_p1;
wire   [63:0] tmp_9_fu_422_p1;
wire   [63:0] tmp_11_fu_477_p1;
wire   [63:0] tmp_12_fu_485_p1;
wire   [63:0] tmp_13_fu_498_p1;
reg   [31:0] grp_fu_159_p0;
reg   [31:0] grp_fu_159_p1;
wire   [31:0] grp_fu_163_p0;
reg   [31:0] grp_fu_163_p1;
wire   [31:0] grp_fu_168_p0;
wire   [31:0] grp_fu_168_p1;
wire   [31:0] grp_fu_176_p0;
reg   [63:0] grp_fu_179_p0;
wire   [63:0] grp_fu_182_p0;
wire   [21:0] tmp_fu_250_p3;
wire   [17:0] tmp_1_fu_262_p3;
wire   [22:0] p_shl_cast_fu_258_p1;
wire   [22:0] p_shl1_cast_fu_270_p1;
wire   [22:0] p_addr_fu_274_p2;
wire   [23:0] p_addr2_fu_284_p0;
wire   [23:0] p_addr2_fu_284_p2;
wire   [31:0] tmp_2_fu_294_p0;
wire   [23:0] p_addr3_fu_303_p0;
wire   [23:0] p_addr3_fu_303_p2;
wire   [31:0] tmp_3_fu_313_p0;
wire   [23:0] p_addr5_fu_331_p2;
wire   [31:0] tmp_4_fu_340_p0;
wire   [21:0] tmp_5_fu_350_p3;
wire   [17:0] tmp_6_fu_361_p3;
wire   [22:0] p_shl2_cast_fu_357_p1;
wire   [22:0] p_shl3_cast_fu_368_p1;
wire   [22:0] p_addr8_fu_372_p2;
wire   [23:0] p_addr9_fu_382_p0;
wire   [23:0] p_addr9_fu_382_p2;
wire   [31:0] tmp_7_fu_391_p0;
wire   [23:0] p_addr11_fu_401_p2;
wire   [31:0] tmp_8_fu_409_p0;
wire   [23:0] p_addr10_fu_414_p2;
wire   [31:0] tmp_9_fu_422_p0;
wire   [21:0] tmp_s_fu_427_p3;
wire   [17:0] tmp_10_fu_438_p3;
wire   [22:0] p_shl4_cast_fu_434_p1;
wire   [22:0] p_shl5_cast_fu_445_p1;
wire   [22:0] p_addr6_fu_449_p2;
wire   [23:0] p_addr7_fu_459_p0;
wire   [23:0] p_addr6_cast_fu_455_p1;
wire   [23:0] p_addr4_fu_464_p0;
wire   [23:0] p_addr1_fu_469_p0;
wire   [31:0] tmp_11_fu_477_p0;
wire   [31:0] tmp_12_fu_485_p0;
wire   [31:0] tmp_13_fu_498_p0;
wire   [63:0] grp_fu_176_p1;
wire    grp_fu_159_ce;
wire    grp_fu_163_ce;
wire    grp_fu_168_ce;
wire    grp_fu_176_ce;
wire    grp_fu_179_ce;
wire    grp_fu_182_ce;
reg   [5:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b000000;
parameter    ap_ST_st2_fsm_1 = 6'b1;
parameter    ap_ST_st3_fsm_2 = 6'b10;
parameter    ap_ST_st4_fsm_3 = 6'b11;
parameter    ap_ST_st5_fsm_4 = 6'b100;
parameter    ap_ST_st6_fsm_5 = 6'b101;
parameter    ap_ST_st7_fsm_6 = 6'b110;
parameter    ap_ST_st8_fsm_7 = 6'b111;
parameter    ap_ST_st9_fsm_8 = 6'b1000;
parameter    ap_ST_st10_fsm_9 = 6'b1001;
parameter    ap_ST_st11_fsm_10 = 6'b1010;
parameter    ap_ST_st12_fsm_11 = 6'b1011;
parameter    ap_ST_st13_fsm_12 = 6'b1100;
parameter    ap_ST_st14_fsm_13 = 6'b1101;
parameter    ap_ST_st15_fsm_14 = 6'b1110;
parameter    ap_ST_st16_fsm_15 = 6'b1111;
parameter    ap_ST_st17_fsm_16 = 6'b10000;
parameter    ap_ST_st18_fsm_17 = 6'b10001;
parameter    ap_ST_st19_fsm_18 = 6'b10010;
parameter    ap_ST_st20_fsm_19 = 6'b10011;
parameter    ap_ST_st21_fsm_20 = 6'b10100;
parameter    ap_ST_st22_fsm_21 = 6'b10101;
parameter    ap_ST_st23_fsm_22 = 6'b10110;
parameter    ap_ST_st24_fsm_23 = 6'b10111;
parameter    ap_ST_st25_fsm_24 = 6'b11000;
parameter    ap_ST_st26_fsm_25 = 6'b11001;
parameter    ap_ST_st27_fsm_26 = 6'b11010;
parameter    ap_ST_st28_fsm_27 = 6'b11011;
parameter    ap_ST_st29_fsm_28 = 6'b11100;
parameter    ap_ST_st30_fsm_29 = 6'b11101;
parameter    ap_ST_st31_fsm_30 = 6'b11110;
parameter    ap_ST_st32_fsm_31 = 6'b11111;
parameter    ap_ST_st33_fsm_32 = 6'b100000;
parameter    ap_ST_st34_fsm_33 = 6'b100001;
parameter    ap_ST_st35_fsm_34 = 6'b100010;
parameter    ap_ST_st36_fsm_35 = 6'b100011;
parameter    ap_ST_st37_fsm_36 = 6'b100100;
parameter    ap_ST_st38_fsm_37 = 6'b100101;
parameter    ap_ST_st39_fsm_38 = 6'b100110;
parameter    ap_ST_st40_fsm_39 = 6'b100111;
parameter    ap_ST_st41_fsm_40 = 6'b101000;
parameter    ap_ST_st42_fsm_41 = 6'b101001;
parameter    ap_ST_st43_fsm_42 = 6'b101010;
parameter    ap_ST_st44_fsm_43 = 6'b101011;
parameter    ap_ST_st45_fsm_44 = 6'b101100;
parameter    ap_ST_st46_fsm_45 = 6'b101101;
parameter    ap_ST_st47_fsm_46 = 6'b101110;
parameter    ap_ST_st48_fsm_47 = 6'b101111;
parameter    ap_ST_st49_fsm_48 = 6'b110000;
parameter    ap_ST_st50_fsm_49 = 6'b110001;
parameter    ap_ST_st51_fsm_50 = 6'b110010;
parameter    ap_ST_st52_fsm_51 = 6'b110011;
parameter    ap_ST_st53_fsm_52 = 6'b110100;
parameter    ap_ST_st54_fsm_53 = 6'b110101;
parameter    ap_ST_st55_fsm_54 = 6'b110110;
parameter    ap_ST_st56_fsm_55 = 6'b110111;
parameter    ap_ST_st57_fsm_56 = 6'b111000;
parameter    ap_ST_st58_fsm_57 = 6'b111001;
parameter    ap_ST_st59_fsm_58 = 6'b111010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3D7929ED = 32'b111101011110010010100111101101;
parameter    ap_const_lv32_3E193AF7 = 32'b111110000110010011101011110111;
parameter    ap_const_lv32_3EBC7736 = 32'b111110101111000111011100110110;
parameter    ap_const_lv32_3E19389B = 32'b111110000110010011100010011011;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_436 = 11'b10000110110;
parameter    ap_const_lv11_77E = 11'b11101111110;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_true = 1'b1;


gaussian_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_159_p0 ),
    .din1( grp_fu_159_p1 ),
    .ce( grp_fu_159_ce ),
    .dout( grp_fu_159_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 2 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_163_p0 ),
    .din1( grp_fu_163_p1 ),
    .ce( grp_fu_163_ce ),
    .dout( grp_fu_163_p2 )
);

gaussian_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 3 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
gaussian_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_168_p0 ),
    .din1( grp_fu_168_p1 ),
    .ce( grp_fu_168_ce ),
    .dout( grp_fu_168_p2 )
);

gaussian_fptoui_32ns_64_4 #(
    .ID( 4 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
gaussian_fptoui_32ns_64_4_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_176_p0 ),
    .ce( grp_fu_176_ce ),
    .dout( grp_fu_176_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 5 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_179_p0 ),
    .ce( grp_fu_179_ce ),
    .dout( grp_fu_179_p1 )
);

gaussian_sitofp_64ns_32_6 #(
    .ID( 6 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
gaussian_sitofp_64ns_32_6_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_182_p0 ),
    .ce( grp_fu_182_ce ),
    .dout( grp_fu_182_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(exitcond1_fu_240_p2 == ap_const_lv1_0))) begin
        indvar1_i_reg_135 <= i_reg_531;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        indvar1_i_reg_135 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_fu_222_p2))) begin
        indvar_i_reg_147 <= ap_const_lv11_0;
    end else if ((ap_ST_st59_fsm_58 == ap_CS_fsm)) begin
        indvar_i_reg_147 <= j_reg_546;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_531 <= i_fu_216_p2;
        tmp_i_12_reg_525 <= tmp_i_12_fu_210_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        in_load_7_reg_678 <= in_r_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st21_fsm_20 == ap_CS_fsm)) begin
        in_load_8_reg_688 <= in_r_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        j_reg_546 <= j_fu_234_p2;
        tmp6_i_reg_541 <= tmp6_i_fu_228_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        p_addr1_reg_658 <= p_addr1_fu_469_p2;
        p_addr4_reg_653 <= p_addr4_fu_464_p2;
        p_addr7_reg_648 <= p_addr7_fu_459_p2;
        tmp_8_reg_633[0] <= tmp_8_fu_409_p1[0];
tmp_8_reg_633[1] <= tmp_8_fu_409_p1[1];
tmp_8_reg_633[2] <= tmp_8_fu_409_p1[2];
tmp_8_reg_633[3] <= tmp_8_fu_409_p1[3];
tmp_8_reg_633[4] <= tmp_8_fu_409_p1[4];
tmp_8_reg_633[5] <= tmp_8_fu_409_p1[5];
tmp_8_reg_633[6] <= tmp_8_fu_409_p1[6];
tmp_8_reg_633[7] <= tmp_8_fu_409_p1[7];
tmp_8_reg_633[8] <= tmp_8_fu_409_p1[8];
tmp_8_reg_633[9] <= tmp_8_fu_409_p1[9];
tmp_8_reg_633[10] <= tmp_8_fu_409_p1[10];
tmp_8_reg_633[11] <= tmp_8_fu_409_p1[11];
tmp_8_reg_633[12] <= tmp_8_fu_409_p1[12];
tmp_8_reg_633[13] <= tmp_8_fu_409_p1[13];
tmp_8_reg_633[14] <= tmp_8_fu_409_p1[14];
tmp_8_reg_633[15] <= tmp_8_fu_409_p1[15];
tmp_8_reg_633[16] <= tmp_8_fu_409_p1[16];
tmp_8_reg_633[17] <= tmp_8_fu_409_p1[17];
tmp_8_reg_633[18] <= tmp_8_fu_409_p1[18];
tmp_8_reg_633[19] <= tmp_8_fu_409_p1[19];
tmp_8_reg_633[20] <= tmp_8_fu_409_p1[20];
tmp_8_reg_633[21] <= tmp_8_fu_409_p1[21];
tmp_8_reg_633[22] <= tmp_8_fu_409_p1[22];
tmp_8_reg_633[23] <= tmp_8_fu_409_p1[23];
tmp_8_reg_633[24] <= tmp_8_fu_409_p1[24];
tmp_8_reg_633[25] <= tmp_8_fu_409_p1[25];
tmp_8_reg_633[26] <= tmp_8_fu_409_p1[26];
tmp_8_reg_633[27] <= tmp_8_fu_409_p1[27];
tmp_8_reg_633[28] <= tmp_8_fu_409_p1[28];
tmp_8_reg_633[29] <= tmp_8_fu_409_p1[29];
tmp_8_reg_633[30] <= tmp_8_fu_409_p1[30];
tmp_8_reg_633[31] <= tmp_8_fu_409_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        p_addr8_cast_reg_612[7] <= p_addr8_cast_fu_378_p1[7];
p_addr8_cast_reg_612[8] <= p_addr8_cast_fu_378_p1[8];
p_addr8_cast_reg_612[9] <= p_addr8_cast_fu_378_p1[9];
p_addr8_cast_reg_612[10] <= p_addr8_cast_fu_378_p1[10];
p_addr8_cast_reg_612[11] <= p_addr8_cast_fu_378_p1[11];
p_addr8_cast_reg_612[12] <= p_addr8_cast_fu_378_p1[12];
p_addr8_cast_reg_612[13] <= p_addr8_cast_fu_378_p1[13];
p_addr8_cast_reg_612[14] <= p_addr8_cast_fu_378_p1[14];
p_addr8_cast_reg_612[15] <= p_addr8_cast_fu_378_p1[15];
p_addr8_cast_reg_612[16] <= p_addr8_cast_fu_378_p1[16];
p_addr8_cast_reg_612[17] <= p_addr8_cast_fu_378_p1[17];
p_addr8_cast_reg_612[18] <= p_addr8_cast_fu_378_p1[18];
p_addr8_cast_reg_612[19] <= p_addr8_cast_fu_378_p1[19];
p_addr8_cast_reg_612[20] <= p_addr8_cast_fu_378_p1[20];
p_addr8_cast_reg_612[21] <= p_addr8_cast_fu_378_p1[21];
p_addr8_cast_reg_612[22] <= p_addr8_cast_fu_378_p1[22];
p_addr8_cast_reg_612[23] <= p_addr8_cast_fu_378_p1[23];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond1_fu_240_p2 == ap_const_lv1_0))) begin
        p_addr_cast_reg_560[7] <= p_addr_cast_fu_280_p1[7];
p_addr_cast_reg_560[8] <= p_addr_cast_fu_280_p1[8];
p_addr_cast_reg_560[9] <= p_addr_cast_fu_280_p1[9];
p_addr_cast_reg_560[10] <= p_addr_cast_fu_280_p1[10];
p_addr_cast_reg_560[11] <= p_addr_cast_fu_280_p1[11];
p_addr_cast_reg_560[12] <= p_addr_cast_fu_280_p1[12];
p_addr_cast_reg_560[13] <= p_addr_cast_fu_280_p1[13];
p_addr_cast_reg_560[14] <= p_addr_cast_fu_280_p1[14];
p_addr_cast_reg_560[15] <= p_addr_cast_fu_280_p1[15];
p_addr_cast_reg_560[16] <= p_addr_cast_fu_280_p1[16];
p_addr_cast_reg_560[17] <= p_addr_cast_fu_280_p1[17];
p_addr_cast_reg_560[18] <= p_addr_cast_fu_280_p1[18];
p_addr_cast_reg_560[19] <= p_addr_cast_fu_280_p1[19];
p_addr_cast_reg_560[20] <= p_addr_cast_fu_280_p1[20];
p_addr_cast_reg_560[21] <= p_addr_cast_fu_280_p1[21];
p_addr_cast_reg_560[22] <= p_addr_cast_fu_280_p1[22];
p_addr_cast_reg_560[23] <= p_addr_cast_fu_280_p1[23];
        tmp_4_i_trn_cast_reg_554[0] <= tmp_4_i_trn_cast_fu_246_p1[0];
tmp_4_i_trn_cast_reg_554[1] <= tmp_4_i_trn_cast_fu_246_p1[1];
tmp_4_i_trn_cast_reg_554[2] <= tmp_4_i_trn_cast_fu_246_p1[2];
tmp_4_i_trn_cast_reg_554[3] <= tmp_4_i_trn_cast_fu_246_p1[3];
tmp_4_i_trn_cast_reg_554[4] <= tmp_4_i_trn_cast_fu_246_p1[4];
tmp_4_i_trn_cast_reg_554[5] <= tmp_4_i_trn_cast_fu_246_p1[5];
tmp_4_i_trn_cast_reg_554[6] <= tmp_4_i_trn_cast_fu_246_p1[6];
tmp_4_i_trn_cast_reg_554[7] <= tmp_4_i_trn_cast_fu_246_p1[7];
tmp_4_i_trn_cast_reg_554[8] <= tmp_4_i_trn_cast_fu_246_p1[8];
tmp_4_i_trn_cast_reg_554[9] <= tmp_4_i_trn_cast_fu_246_p1[9];
tmp_4_i_trn_cast_reg_554[10] <= tmp_4_i_trn_cast_fu_246_p1[10];
        tmp_8_i_trn_cast_reg_570[0] <= tmp_8_i_trn_cast_fu_299_p1[0];
tmp_8_i_trn_cast_reg_570[1] <= tmp_8_i_trn_cast_fu_299_p1[1];
tmp_8_i_trn_cast_reg_570[2] <= tmp_8_i_trn_cast_fu_299_p1[2];
tmp_8_i_trn_cast_reg_570[3] <= tmp_8_i_trn_cast_fu_299_p1[3];
tmp_8_i_trn_cast_reg_570[4] <= tmp_8_i_trn_cast_fu_299_p1[4];
tmp_8_i_trn_cast_reg_570[5] <= tmp_8_i_trn_cast_fu_299_p1[5];
tmp_8_i_trn_cast_reg_570[6] <= tmp_8_i_trn_cast_fu_299_p1[6];
tmp_8_i_trn_cast_reg_570[7] <= tmp_8_i_trn_cast_fu_299_p1[7];
tmp_8_i_trn_cast_reg_570[8] <= tmp_8_i_trn_cast_fu_299_p1[8];
tmp_8_i_trn_cast_reg_570[9] <= tmp_8_i_trn_cast_fu_299_p1[9];
tmp_8_i_trn_cast_reg_570[10] <= tmp_8_i_trn_cast_fu_299_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | (ap_ST_st9_fsm_8 == ap_CS_fsm) | (ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st20_fsm_19 == ap_CS_fsm))) begin
        reg_185 <= in_r_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm))) begin
        reg_189 <= in_r_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st10_fsm_9 == ap_CS_fsm) | (ap_ST_st15_fsm_14 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st30_fsm_29 == ap_CS_fsm) | (ap_ST_st35_fsm_34 == ap_CS_fsm) | (ap_ST_st40_fsm_39 == ap_CS_fsm) | (ap_ST_st45_fsm_44 == ap_CS_fsm))) begin
        reg_193 <= grp_fu_179_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st14_fsm_13 == ap_CS_fsm) | (ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st29_fsm_28 == ap_CS_fsm) | (ap_ST_st34_fsm_33 == ap_CS_fsm) | (ap_ST_st39_fsm_38 == ap_CS_fsm) | (ap_ST_st44_fsm_43 == ap_CS_fsm) | (ap_ST_st49_fsm_48 == ap_CS_fsm))) begin
        reg_198 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st24_fsm_23 == ap_CS_fsm) | (ap_ST_st29_fsm_28 == ap_CS_fsm) | (ap_ST_st34_fsm_33 == ap_CS_fsm) | (ap_ST_st39_fsm_38 == ap_CS_fsm) | (ap_ST_st44_fsm_43 == ap_CS_fsm) | (ap_ST_st49_fsm_48 == ap_CS_fsm) | (ap_ST_st54_fsm_53 == ap_CS_fsm))) begin
        reg_204 <= grp_fu_159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_13 == ap_CS_fsm)) begin
        tmp_10_i_reg_623 <= grp_fu_168_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        tmp_12_i_trn_cast_reg_591[0] <= tmp_12_i_trn_cast_fu_328_p1[0];
tmp_12_i_trn_cast_reg_591[1] <= tmp_12_i_trn_cast_fu_328_p1[1];
tmp_12_i_trn_cast_reg_591[2] <= tmp_12_i_trn_cast_fu_328_p1[2];
tmp_12_i_trn_cast_reg_591[3] <= tmp_12_i_trn_cast_fu_328_p1[3];
tmp_12_i_trn_cast_reg_591[4] <= tmp_12_i_trn_cast_fu_328_p1[4];
tmp_12_i_trn_cast_reg_591[5] <= tmp_12_i_trn_cast_fu_328_p1[5];
tmp_12_i_trn_cast_reg_591[6] <= tmp_12_i_trn_cast_fu_328_p1[6];
tmp_12_i_trn_cast_reg_591[7] <= tmp_12_i_trn_cast_fu_328_p1[7];
tmp_12_i_trn_cast_reg_591[8] <= tmp_12_i_trn_cast_fu_328_p1[8];
tmp_12_i_trn_cast_reg_591[9] <= tmp_12_i_trn_cast_fu_328_p1[9];
tmp_12_i_trn_cast_reg_591[10] <= tmp_12_i_trn_cast_fu_328_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st58_fsm_57 == ap_CS_fsm)) begin
        tmp_14_reg_713 <= tmp_14_fu_521_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        tmp_i_reg_602 <= grp_fu_182_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond_fu_222_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_222_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or exitcond_fu_222_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond_fu_222_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// grp_fu_159_p0 assign process. ///
always @ (ap_CS_fsm or reg_198 or reg_204)
begin
    if (((ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st30_fsm_29 == ap_CS_fsm) | (ap_ST_st35_fsm_34 == ap_CS_fsm) | (ap_ST_st40_fsm_39 == ap_CS_fsm) | (ap_ST_st45_fsm_44 == ap_CS_fsm) | (ap_ST_st50_fsm_49 == ap_CS_fsm))) begin
        grp_fu_159_p0 = reg_204;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        grp_fu_159_p0 = reg_198;
    end else begin
        grp_fu_159_p0 = reg_204;
    end
end

/// grp_fu_159_p1 assign process. ///
always @ (ap_CS_fsm or reg_198 or tmp_10_i_reg_623)
begin
    if (((ap_ST_st20_fsm_19 == ap_CS_fsm) | (ap_ST_st25_fsm_24 == ap_CS_fsm) | (ap_ST_st30_fsm_29 == ap_CS_fsm) | (ap_ST_st35_fsm_34 == ap_CS_fsm) | (ap_ST_st40_fsm_39 == ap_CS_fsm) | (ap_ST_st45_fsm_44 == ap_CS_fsm) | (ap_ST_st50_fsm_49 == ap_CS_fsm))) begin
        grp_fu_159_p1 = reg_198;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        grp_fu_159_p1 = tmp_10_i_reg_623;
    end else begin
        grp_fu_159_p1 = tmp_10_i_reg_623;
    end
end

/// grp_fu_163_p1 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st31_fsm_30 == ap_CS_fsm)) begin
        grp_fu_163_p1 = ap_const_lv32_3E19389B;
    end else if ((ap_ST_st26_fsm_25 == ap_CS_fsm)) begin
        grp_fu_163_p1 = ap_const_lv32_3EBC7736;
    end else if (((ap_ST_st21_fsm_20 == ap_CS_fsm) | (ap_ST_st41_fsm_40 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_const_lv32_3E193AF7;
    end else if (((ap_ST_st11_fsm_10 == ap_CS_fsm) | (ap_ST_st16_fsm_15 == ap_CS_fsm) | (ap_ST_st36_fsm_35 == ap_CS_fsm) | (ap_ST_st46_fsm_45 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_const_lv32_3D7929ED;
    end else begin
        grp_fu_163_p1 = ap_const_lv32_3E19389B;
    end
end

/// grp_fu_179_p0 assign process. ///
always @ (ap_CS_fsm or tmp_6_i3_fu_318_p1 or tmp_14_i5_fu_345_p1 or tmp_18_i6_fu_396_p1 or tmp_22_i7_fu_490_p1 or tmp_26_i8_fu_503_p1 or tmp_30_i9_fu_508_p1 or tmp_34_i1_fu_513_p1 or tmp_38_i1_fu_517_p1)
begin
    if ((ap_ST_st40_fsm_39 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_38_i1_fu_517_p1;
    end else if ((ap_ST_st35_fsm_34 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_34_i1_fu_513_p1;
    end else if ((ap_ST_st30_fsm_29 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_30_i9_fu_508_p1;
    end else if ((ap_ST_st25_fsm_24 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_26_i8_fu_503_p1;
    end else if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_22_i7_fu_490_p1;
    end else if ((ap_ST_st15_fsm_14 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_18_i6_fu_396_p1;
    end else if ((ap_ST_st10_fsm_9 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_14_i5_fu_345_p1;
    end else if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        grp_fu_179_p0 = tmp_6_i3_fu_318_p1;
    end else begin
        grp_fu_179_p0 = tmp_38_i1_fu_517_p1;
    end
end

/// in_r_address0 assign process. ///
always @ (ap_CS_fsm or tmp_8_fu_409_p1 or tmp_2_fu_294_p1 or tmp_4_fu_340_p1 or tmp_7_fu_391_p1 or tmp_11_fu_477_p1 or tmp_13_fu_498_p1)
begin
    if ((ap_ST_st20_fsm_19 == ap_CS_fsm)) begin
        in_r_address0 = tmp_13_fu_498_p1;
    end else if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        in_r_address0 = tmp_11_fu_477_p1;
    end else if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        in_r_address0 = tmp_8_fu_409_p1;
    end else if ((ap_ST_st13_fsm_12 == ap_CS_fsm)) begin
        in_r_address0 = tmp_7_fu_391_p1;
    end else if ((ap_ST_st8_fsm_7 == ap_CS_fsm)) begin
        in_r_address0 = tmp_4_fu_340_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_r_address0 = tmp_2_fu_294_p1;
    end else begin
        in_r_address0 = tmp_13_fu_498_p1;
    end
end

/// in_r_address1 assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_313_p1 or tmp_9_fu_422_p1 or tmp_12_fu_485_p1)
begin
    if ((ap_ST_st19_fsm_18 == ap_CS_fsm)) begin
        in_r_address1 = tmp_12_fu_485_p1;
    end else if ((ap_ST_st18_fsm_17 == ap_CS_fsm)) begin
        in_r_address1 = tmp_9_fu_422_p1;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        in_r_address1 = tmp_3_fu_313_p1;
    end else begin
        in_r_address1 = tmp_12_fu_485_p1;
    end
end

/// in_r_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_240_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | (ap_ST_st20_fsm_19 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond1_fu_240_p2 == ap_const_lv1_0)) | (ap_ST_st8_fsm_7 == ap_CS_fsm) | (ap_ST_st13_fsm_12 == ap_CS_fsm) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
        in_r_ce0 = ap_const_logic_1;
    end else begin
        in_r_ce0 = ap_const_logic_0;
    end
end

/// in_r_ce1 assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_240_p2)
begin
    if (((ap_ST_st19_fsm_18 == ap_CS_fsm) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (exitcond1_fu_240_p2 == ap_const_lv1_0)) | (ap_ST_st18_fsm_17 == ap_CS_fsm))) begin
        in_r_ce1 = ap_const_logic_1;
    end else begin
        in_r_ce1 = ap_const_logic_0;
    end
end

/// out_r_ce0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st59_fsm_58 == ap_CS_fsm)) begin
        out_r_ce0 = ap_const_logic_1;
    end else begin
        out_r_ce0 = ap_const_logic_0;
    end
end

/// out_r_we0 assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st59_fsm_58 == ap_CS_fsm)) begin
        out_r_we0 = ap_const_logic_1;
    end else begin
        out_r_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond1_fu_240_p2 or exitcond_fu_222_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if (~(ap_const_lv1_0 == exitcond_fu_222_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((exitcond1_fu_240_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_st7_fsm_6;
        ap_ST_st7_fsm_6 : 
            ap_NS_fsm = ap_ST_st8_fsm_7;
        ap_ST_st8_fsm_7 : 
            ap_NS_fsm = ap_ST_st9_fsm_8;
        ap_ST_st9_fsm_8 : 
            ap_NS_fsm = ap_ST_st10_fsm_9;
        ap_ST_st10_fsm_9 : 
            ap_NS_fsm = ap_ST_st11_fsm_10;
        ap_ST_st11_fsm_10 : 
            ap_NS_fsm = ap_ST_st12_fsm_11;
        ap_ST_st12_fsm_11 : 
            ap_NS_fsm = ap_ST_st13_fsm_12;
        ap_ST_st13_fsm_12 : 
            ap_NS_fsm = ap_ST_st14_fsm_13;
        ap_ST_st14_fsm_13 : 
            ap_NS_fsm = ap_ST_st15_fsm_14;
        ap_ST_st15_fsm_14 : 
            ap_NS_fsm = ap_ST_st16_fsm_15;
        ap_ST_st16_fsm_15 : 
            ap_NS_fsm = ap_ST_st17_fsm_16;
        ap_ST_st17_fsm_16 : 
            ap_NS_fsm = ap_ST_st18_fsm_17;
        ap_ST_st18_fsm_17 : 
            ap_NS_fsm = ap_ST_st19_fsm_18;
        ap_ST_st19_fsm_18 : 
            ap_NS_fsm = ap_ST_st20_fsm_19;
        ap_ST_st20_fsm_19 : 
            ap_NS_fsm = ap_ST_st21_fsm_20;
        ap_ST_st21_fsm_20 : 
            ap_NS_fsm = ap_ST_st22_fsm_21;
        ap_ST_st22_fsm_21 : 
            ap_NS_fsm = ap_ST_st23_fsm_22;
        ap_ST_st23_fsm_22 : 
            ap_NS_fsm = ap_ST_st24_fsm_23;
        ap_ST_st24_fsm_23 : 
            ap_NS_fsm = ap_ST_st25_fsm_24;
        ap_ST_st25_fsm_24 : 
            ap_NS_fsm = ap_ST_st26_fsm_25;
        ap_ST_st26_fsm_25 : 
            ap_NS_fsm = ap_ST_st27_fsm_26;
        ap_ST_st27_fsm_26 : 
            ap_NS_fsm = ap_ST_st28_fsm_27;
        ap_ST_st28_fsm_27 : 
            ap_NS_fsm = ap_ST_st29_fsm_28;
        ap_ST_st29_fsm_28 : 
            ap_NS_fsm = ap_ST_st30_fsm_29;
        ap_ST_st30_fsm_29 : 
            ap_NS_fsm = ap_ST_st31_fsm_30;
        ap_ST_st31_fsm_30 : 
            ap_NS_fsm = ap_ST_st32_fsm_31;
        ap_ST_st32_fsm_31 : 
            ap_NS_fsm = ap_ST_st33_fsm_32;
        ap_ST_st33_fsm_32 : 
            ap_NS_fsm = ap_ST_st34_fsm_33;
        ap_ST_st34_fsm_33 : 
            ap_NS_fsm = ap_ST_st35_fsm_34;
        ap_ST_st35_fsm_34 : 
            ap_NS_fsm = ap_ST_st36_fsm_35;
        ap_ST_st36_fsm_35 : 
            ap_NS_fsm = ap_ST_st37_fsm_36;
        ap_ST_st37_fsm_36 : 
            ap_NS_fsm = ap_ST_st38_fsm_37;
        ap_ST_st38_fsm_37 : 
            ap_NS_fsm = ap_ST_st39_fsm_38;
        ap_ST_st39_fsm_38 : 
            ap_NS_fsm = ap_ST_st40_fsm_39;
        ap_ST_st40_fsm_39 : 
            ap_NS_fsm = ap_ST_st41_fsm_40;
        ap_ST_st41_fsm_40 : 
            ap_NS_fsm = ap_ST_st42_fsm_41;
        ap_ST_st42_fsm_41 : 
            ap_NS_fsm = ap_ST_st43_fsm_42;
        ap_ST_st43_fsm_42 : 
            ap_NS_fsm = ap_ST_st44_fsm_43;
        ap_ST_st44_fsm_43 : 
            ap_NS_fsm = ap_ST_st45_fsm_44;
        ap_ST_st45_fsm_44 : 
            ap_NS_fsm = ap_ST_st46_fsm_45;
        ap_ST_st46_fsm_45 : 
            ap_NS_fsm = ap_ST_st47_fsm_46;
        ap_ST_st47_fsm_46 : 
            ap_NS_fsm = ap_ST_st48_fsm_47;
        ap_ST_st48_fsm_47 : 
            ap_NS_fsm = ap_ST_st49_fsm_48;
        ap_ST_st49_fsm_48 : 
            ap_NS_fsm = ap_ST_st50_fsm_49;
        ap_ST_st50_fsm_49 : 
            ap_NS_fsm = ap_ST_st51_fsm_50;
        ap_ST_st51_fsm_50 : 
            ap_NS_fsm = ap_ST_st52_fsm_51;
        ap_ST_st52_fsm_51 : 
            ap_NS_fsm = ap_ST_st53_fsm_52;
        ap_ST_st53_fsm_52 : 
            ap_NS_fsm = ap_ST_st54_fsm_53;
        ap_ST_st54_fsm_53 : 
            ap_NS_fsm = ap_ST_st55_fsm_54;
        ap_ST_st55_fsm_54 : 
            ap_NS_fsm = ap_ST_st56_fsm_55;
        ap_ST_st56_fsm_55 : 
            ap_NS_fsm = ap_ST_st57_fsm_56;
        ap_ST_st57_fsm_56 : 
            ap_NS_fsm = ap_ST_st58_fsm_57;
        ap_ST_st58_fsm_57 : 
            ap_NS_fsm = ap_ST_st59_fsm_58;
        ap_ST_st59_fsm_58 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign exitcond1_fu_240_p2 = (indvar_i_reg_147 == ap_const_lv11_77E? 1'b1: 1'b0);
assign exitcond_fu_222_p2 = (indvar1_i_reg_135 == ap_const_lv11_436? 1'b1: 1'b0);
assign grp_fu_159_ce = ap_const_logic_1;
assign grp_fu_163_ce = ap_const_logic_1;
assign grp_fu_163_p0 = reg_193;
assign grp_fu_168_ce = ap_const_logic_1;
assign grp_fu_168_p0 = tmp_i_reg_602;
assign grp_fu_168_p1 = ap_const_lv32_3E193AF7;
assign grp_fu_176_ce = ap_const_logic_1;
assign grp_fu_176_p0 = reg_204;
assign grp_fu_179_ce = ap_const_logic_1;
assign grp_fu_182_ce = ap_const_logic_1;
assign grp_fu_182_p0 = $unsigned(reg_189);
assign i_fu_216_p2 = (indvar1_i_reg_135 + ap_const_lv11_1);
assign j_fu_234_p2 = (indvar_i_reg_147 + ap_const_lv11_1);
assign out_r_address0 = tmp_8_reg_633;
assign out_r_d0 = tmp_14_reg_713;
assign p_addr10_fu_414_p2 = (p_addr8_cast_reg_612 + tmp_12_i_trn_cast_reg_591);
assign p_addr11_fu_401_p2 = (p_addr8_cast_reg_612 + tmp_8_i_trn_cast_reg_570);
assign p_addr1_fu_469_p0 = p_addr6_cast_fu_455_p1;
assign p_addr1_fu_469_p2 = (p_addr1_fu_469_p0 + tmp_12_i_trn_cast_reg_591);
assign p_addr2_fu_284_p0 = p_addr_cast_fu_280_p1;
assign p_addr2_fu_284_p2 = (p_addr2_fu_284_p0 + tmp_4_i_trn_cast_fu_246_p1);
assign p_addr3_fu_303_p0 = p_addr_cast_fu_280_p1;
assign p_addr3_fu_303_p2 = (p_addr3_fu_303_p0 + tmp_8_i_trn_cast_fu_299_p1);
assign p_addr4_fu_464_p0 = p_addr6_cast_fu_455_p1;
assign p_addr4_fu_464_p2 = (p_addr4_fu_464_p0 + tmp_8_i_trn_cast_reg_570);
assign p_addr5_fu_331_p2 = (p_addr_cast_reg_560 + tmp_12_i_trn_cast_fu_328_p1);
assign p_addr6_cast_fu_455_p1 = $signed(p_addr6_fu_449_p2);
assign p_addr6_fu_449_p2 = (p_shl4_cast_fu_434_p1 - p_shl5_cast_fu_445_p1);
assign p_addr7_fu_459_p0 = p_addr6_cast_fu_455_p1;
assign p_addr7_fu_459_p2 = (p_addr7_fu_459_p0 + tmp_4_i_trn_cast_reg_554);
assign p_addr8_cast_fu_378_p1 = $signed(p_addr8_fu_372_p2);
assign p_addr8_fu_372_p2 = (p_shl2_cast_fu_357_p1 - p_shl3_cast_fu_368_p1);
assign p_addr9_fu_382_p0 = $signed(p_addr8_fu_372_p2);
assign p_addr9_fu_382_p2 = (p_addr9_fu_382_p0 + tmp_4_i_trn_cast_reg_554);
assign p_addr_cast_fu_280_p1 = $signed(p_addr_fu_274_p2);
assign p_addr_fu_274_p2 = (p_shl_cast_fu_258_p1 - p_shl1_cast_fu_270_p1);
assign p_shl1_cast_fu_270_p1 = $unsigned(tmp_1_fu_262_p3);
assign p_shl2_cast_fu_357_p1 = $unsigned(tmp_5_fu_350_p3);
assign p_shl3_cast_fu_368_p1 = $unsigned(tmp_6_fu_361_p3);
assign p_shl4_cast_fu_434_p1 = $unsigned(tmp_s_fu_427_p3);
assign p_shl5_cast_fu_445_p1 = $unsigned(tmp_10_fu_438_p3);
assign p_shl_cast_fu_258_p1 = $unsigned(tmp_fu_250_p3);
assign tmp6_i_fu_228_p2 = (indvar_i_reg_147 + ap_const_lv11_2);
assign tmp_10_fu_438_p3 = {{tmp_i_12_reg_525}, {ap_const_lv7_0}};
assign tmp_11_fu_477_p0 = $signed(p_addr7_reg_648);
assign tmp_11_fu_477_p1 = $unsigned(tmp_11_fu_477_p0);
assign tmp_12_fu_485_p0 = $signed(p_addr4_reg_653);
assign tmp_12_fu_485_p1 = $unsigned(tmp_12_fu_485_p0);
assign tmp_12_i_trn_cast_fu_328_p1 = $unsigned(tmp6_i_reg_541);
assign tmp_13_fu_498_p0 = $signed(p_addr1_reg_658);
assign tmp_13_fu_498_p1 = $unsigned(tmp_13_fu_498_p0);
assign tmp_14_fu_521_p1 = grp_fu_176_p1[15:0];
assign tmp_14_i5_fu_345_p1 = $unsigned(reg_185);
assign tmp_18_i6_fu_396_p1 = $unsigned(reg_185);
assign tmp_1_fu_262_p3 = {{indvar1_i_reg_135}, {ap_const_lv7_0}};
assign tmp_22_i7_fu_490_p1 = $unsigned(reg_185);
assign tmp_26_i8_fu_503_p1 = $unsigned(reg_189);
assign tmp_2_fu_294_p0 = $signed(p_addr2_fu_284_p2);
assign tmp_2_fu_294_p1 = $unsigned(tmp_2_fu_294_p0);
assign tmp_30_i9_fu_508_p1 = $unsigned(reg_185);
assign tmp_34_i1_fu_513_p1 = $unsigned(in_load_7_reg_678);
assign tmp_38_i1_fu_517_p1 = $unsigned(in_load_8_reg_688);
assign tmp_3_fu_313_p0 = $signed(p_addr3_fu_303_p2);
assign tmp_3_fu_313_p1 = $unsigned(tmp_3_fu_313_p0);
assign tmp_4_fu_340_p0 = $signed(p_addr5_fu_331_p2);
assign tmp_4_fu_340_p1 = $unsigned(tmp_4_fu_340_p0);
assign tmp_4_i_trn_cast_fu_246_p1 = $unsigned(indvar_i_reg_147);
assign tmp_5_fu_350_p3 = {{i_reg_531}, {ap_const_lv11_0}};
assign tmp_6_fu_361_p3 = {{i_reg_531}, {ap_const_lv7_0}};
assign tmp_6_i3_fu_318_p1 = $unsigned(reg_185);
assign tmp_7_fu_391_p0 = $signed(p_addr9_fu_382_p2);
assign tmp_7_fu_391_p1 = $unsigned(tmp_7_fu_391_p0);
assign tmp_8_fu_409_p0 = $signed(p_addr11_fu_401_p2);
assign tmp_8_fu_409_p1 = $unsigned(tmp_8_fu_409_p0);
assign tmp_8_i_trn_cast_fu_299_p1 = $unsigned(j_fu_234_p2);
assign tmp_9_fu_422_p0 = $signed(p_addr10_fu_414_p2);
assign tmp_9_fu_422_p1 = $unsigned(tmp_9_fu_422_p0);
assign tmp_fu_250_p3 = {{indvar1_i_reg_135}, {ap_const_lv11_0}};
assign tmp_i_12_fu_210_p2 = (indvar1_i_reg_135 + ap_const_lv11_2);
assign tmp_s_fu_427_p3 = {{tmp_i_12_reg_525}, {ap_const_lv11_0}};
always @ (posedge ap_clk)
begin
    tmp_4_i_trn_cast_reg_554[23:11] <= 13'b0000000000000;
    p_addr_cast_reg_560[6:0] <= 7'b0000000;
    tmp_8_i_trn_cast_reg_570[23:11] <= 13'b0000000000000;
    tmp_12_i_trn_cast_reg_591[23:11] <= 13'b0000000000000;
    p_addr8_cast_reg_612[6:0] <= 7'b0000000;
    tmp_8_reg_633[63:32] <= 32'b00000000000000000000000000000000;
end



endmodule //gaussian

