Generated by: lqns, version 5.11
Copyright the Real-Time and Distributed Systems Group,
Department of Systems and Computer Engineering
Carleton University, Ottawa, Ontario, Canada. K1S 5B6

Invoked as: lqns --pragma=mva=schweitzer --pragma=multiserver=rolia --pragma=interlocking=none --output=/media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A18_case13/random_22_hem/delay.out /media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A18_case13/random_22_hem/delay.lqn
Input:  /media/computer/41ab10b4-327c-48ac-a39a-31dfcc633fbc/misc/tuning_data/lqnverif_final100//model_A18_case13/random_22_hem/delay.lqn
Sun Nov  4 06:47:09 2018


Convergence test value: 9.46915e-05
Number of iterations:   23

Pragmas:
    interlocking=none
    multiserver=rolia
    mva=schweitzer

Solver: computer1 Linux 4.13.0-32-generic
    User:        0:00:00.02
    System:      0:00:00.00
    Elapsed:     0:00:00.02
    MaxRSS:     4876

    Submodels:  10
    MVA Core():          230
    MVA Step():         2178
    MVA Wait():       775266

Processor identifiers and scheduling algorithms:

Processor Name  Type    Copies  Scheduling Rate
c00             Inf       1     DELAY
delayP          Inf       1     DELAY
NF5280M4_6_1129 Uni       1     PS 0.676643
NF5280M4_6_1130 Mult(3)   1     PS 0.676643
NF5280M4_6_1131 Mult(4)   1     PS 0.676643
NF5280M4_6_1132 Uni       1     PS 0.676643
NF5280M4_6_1133 Mult(3)   1     PS 0.676643
NF5280M4_6_1134 Mult(2)   1     PS 0.676643
NF5280M4_6_1135 Mult(3)   1     PS 0.676643
NF5280M4_6_1136 Mult(3)   1     PS 0.676643
NF5280M4_6_1137 Mult(3)   1     PS 0.676643
NF5280M4_6_1138 Mult(3)   1     PS 0.676643
NF5280M4_6_1139 Mult(3)   1     PS 0.676643
NF5280M4_6_1140 Mult(2)   1     PS 0.676643
NF5280M4_6_1141 Mult(3)   1     PS 0.676643
NF5280M4_6_1142 Mult(4)   1     PS 0.676643
NF5280M4_6_1143 Mult(3)   1     PS 0.676643
NF5280M4_6_1144 Mult(4)   1     PS 0.676643
NF5280M4_6_1145 Mult(3)   1     PS 0.676643
NF5280M4_6_1146 Mult(3)   1     PS 0.676643
NF5280M4_6_1147 Mult(2)   1     PS 0.676643
NF5280M4_6_1148 Mult(4)   1     PS 0.676643
NF5280M4_6_1149 Mult(2)   1     PS 0.676643
NF5280M4_6_1150 Mult(2)   1     PS 0.676643
NF5280M4_6_1151 Mult(4)   1     PS 0.676643
NF5280M4_6_1152 Mult(2)   1     PS 0.676643


Task information:

Task Name       Type    Copies  Processor Name  Pri Entry List
c00             Ref(54)   1     c00                c00             
t05             Mult(54)  1     NF5280M4_6_1129    t05             
t10             Mult(54)  1     NF5280M4_6_1130    t10             
t15_3           Mult(54)  1     NF5280M4_6_1131    t15_3           
t06             Mult(54)  1     NF5280M4_6_1132    t06             
t08             Mult(54)  1     NF5280M4_6_1133    t08             
t11             Mult(54)  1     NF5280M4_6_1134    t11             
t04             Mult(54)  1     NF5280M4_6_1135    t04             
t17_1           Mult(54)  1     NF5280M4_6_1136    t17_1           
t16_1           Mult(54)  1     NF5280M4_6_1137    t16_1           
t16_2           Mult(54)  1     NF5280M4_6_1138    t16_2           
t12             Mult(54)  1     NF5280M4_6_1139    t12             
t02             Mult(54)  1     NF5280M4_6_1140    t02             
t17_2           Mult(54)  1     NF5280M4_6_1141    t17_2           
t15_2           Mult(54)  1     NF5280M4_6_1142    t15_2           
t09             Mult(54)  1     NF5280M4_6_1143    t09             
t14_2           Mult(54)  1     NF5280M4_6_1144    t14_2           
t16_3           Mult(54)  1     NF5280M4_6_1145    t16_3           
t01             Mult(54)  1     NF5280M4_6_1146    t01             
t00             Mult(54)  1     NF5280M4_6_1147    t00             
t15_1           Mult(54)  1     NF5280M4_6_1148    t15_1           
t13             Mult(54)  1     NF5280M4_6_1149    t13             
t03             Mult(54)  1     NF5280M4_6_1150    t03             
t14_1           Mult(54)  1     NF5280M4_6_1151    t14_1           
t07             Mult(54)  1     NF5280M4_6_1152    t07             
delay_c00_t10   Inf       1     delayP             delay_c00_t10   
delay_c00_t01   Inf       1     delayP             delay_c00_t01   
delay_c00_t00   Inf       1     delayP             delay_c00_t00   


Entry execution demands:

Task Name       Entry Name      Phase 1     
c00             c00             0           
t05             t05             0.561421    
t10             t10             1.25719     
t15_3           t15_3           1.84145     
t06             t06             0.161342    
t08             t08             1.24114     
t11             t11             1.1523      
t04             t04             1.46845     
t17_1           t17_1           1.2693      
t16_1           t16_1           1.2564      
t16_2           t16_2           1.2564      
t12             t12             1.08666     
t02             t02             0.909736    
t17_2           t17_2           1.2693      
t15_2           t15_2           1.84145     
t09             t09             0.339876    
t14_2           t14_2           1.8648      
t16_3           t16_3           1.2564      
t01             t01             1.77032     
t00             t00             1.0179      
t15_1           t15_1           1.84145     
t13             t13             1.13417     
t03             t03             0.645714    
t14_1           t14_1           1.8648      
t07             t07             0.836664    
delay_c00_t10   delay_c00_t10   250         
delay_c00_t01   delay_c00_t01   250         
delay_c00_t00   delay_c00_t00   250         


Mean number of rendezvous from entry to entry:

Task Name       Source Entry    Target Entry    Phase 1     
c00             c00             delay_c00_t10   3.37619     
                c00             delay_c00_t01   1.18401     
                c00             delay_c00_t00   5.48486     
t10             t10             t14_2           0.51165     
                t10             t14_1           0.51165     
t06             t06             t08             1.30846     
                t06             t07             2.54274     
t08             t08             t10             2.54969     
                t08             t11             1.27693     
                t08             t09             1.05949     
t12             t12             t14_2           1.97742     
                t12             t13             1.39051     
                t12             t14_1           1.97742     
t02             t02             t06             0.933505    
t09             t09             t12             3.46033     
t14_2           t14_2           t15_3           0.530793    
                t14_2           t17_1           0.498242    
                t14_2           t16_1           0.58844     
                t14_2           t16_2           0.58844     
                t14_2           t17_2           0.498242    
                t14_2           t15_2           0.530793    
                t14_2           t16_3           0.58844     
                t14_2           t15_1           0.530793    
t01             t01             t05             0.692474    
                t01             t06             1.6473      
                t01             t02             2.21758     
                t01             t03             0.778117    
t00             t00             t04             0.56592     
                t00             t03             1.28038     
t14_1           t14_1           t15_3           0.530793    
                t14_1           t17_1           0.498242    
                t14_1           t16_1           0.58844     
                t14_1           t16_2           0.58844     
                t14_1           t17_2           0.498242    
                t14_1           t15_2           0.530793    
                t14_1           t16_3           0.58844     
                t14_1           t15_1           0.530793    
delay_c00_t10   delay_c00_t10   t10             1           
delay_c00_t01   delay_c00_t01   t01             1           
delay_c00_t00   delay_c00_t00   t00             1           


Phase type flags:
All phases are stochastic.


Squared coefficient of variation of execution segments:
All executable segments are exponential.


Open arrival rates per entry:
All open arrival rates are 0.


Type 1 throughput bounds: 

Task Name       Entry Name      Throughput  
c00             c00             0.013682    
t05             t05             65.0826     
t10             t10             3.75527     
t15_3           t15_3           19.8424     
t06             t06             0.175136    
t08             t08             0.2317      
t11             t11             31.7094     
t04             t04             24.8825     
t17_1           t17_1           28.7865     
t16_1           t16_1           29.0821     
t16_2           t16_2           29.0821     
t12             t12             1.0319      
t02             t02             0.186739    
t17_2           t17_2           28.7865     
t15_2           t15_2           19.8424     
t09             t09             0.297383    
t14_2           t14_2           4.41296     
t16_3           t16_3           29.0821     
t01             t01             0.0468297   
t00             t00             13.6559     
t15_1           t15_1           19.8424     
t13             t13             32.2163     
t03             t03             56.5865     
t14_1           t14_1           4.41296     
t07             t07             43.6719     
delay_c00_t10   delay_c00_t10   0.00378244  
delay_c00_t01   delay_c00_t01   0.000712701 
delay_c00_t00   delay_c00_t00   0.00393772  


Mean delay for a rendezvous:

Task Name       Source Entry    Target Entry    Phase 1     
c00             c00             delay_c00_t10   0           
                c00             delay_c00_t01   0.0113933   
                c00             delay_c00_t00   0           
t10             t10             t14_2           0           
                t10             t14_1           0           
t06             t06             t08             0           
                t06             t07             0           
t08             t08             t10             0           
                t08             t11             0           
                t08             t09             0           
t12             t12             t14_2           0           
                t12             t13             0           
                t12             t14_1           0           
t02             t02             t06             0           
t09             t09             t12             0           
t14_2           t14_2           t15_3           0           
                t14_2           t17_1           0           
                t14_2           t16_1           0           
                t14_2           t16_2           0           
                t14_2           t17_2           0           
                t14_2           t15_2           0           
                t14_2           t16_3           0           
                t14_2           t15_1           0           
t01             t01             t05             0           
                t01             t06             0           
                t01             t02             0           
                t01             t03             0           
t00             t00             t04             0           
                t00             t03             0           
t14_1           t14_1           t15_3           0           
                t14_1           t17_1           0           
                t14_1           t16_1           0           
                t14_1           t16_2           0           
                t14_1           t17_2           0           
                t14_1           t15_2           0           
                t14_1           t16_3           0           
                t14_1           t15_1           0           
delay_c00_t10   delay_c00_t10   t10             0           
delay_c00_t01   delay_c00_t01   t01             0           
delay_c00_t00   delay_c00_t00   t00             0           


Service times:

Task Name       Entry Name      Phase 1     
c00             c00             4090.16     
t05             t05             0.837094    
t10             t10             15.8333     
t15_3           t15_3           3.01442     
t06             t06             340.315     
t08             t08             257.632     
t11             t11             1.70395     
t04             t04             2.16914     
t17_1           t17_1           2.04882     
t16_1           t16_1           2.20571     
t16_2           t16_2           2.20571     
t12             t12             58.0872     
t02             t02             318.87      
t17_2           t17_2           2.04882     
t15_2           t15_2           3.01442     
t09             t09             201.402     
t14_2           t14_2           13.669      
t16_3           t16_3           2.20571     
t01             t01             1270.69     
t00             t00             3.95004     
t15_1           t15_1           3.01442     
t13             t13             1.78161     
t03             t03             0.95405     
t14_1           t14_1           13.669      
t07             t07             1.23766     
delay_c00_t10   delay_c00_t10   265.825     
delay_c00_t01   delay_c00_t01   1520.08     
delay_c00_t00   delay_c00_t00   253.948     


Service time variance (per phase)
and squared coefficient of variation (over all phases):

Task Name       Entry Name      Phase 1     coeff of var **2
c00             c00             1.83494e+07 1.09684     
t05             t05             0.688482    0.982525    
t10             t10             417.659     1.66602     
t15_3           t15_3           7.49213     0.824511    
t06             t06             405945      3.50514     
t08             t08             157116      2.36713     
t11             t11             2.9001      0.99885     
t04             t04             4.70977     1.00097     
t17_1           t17_1           3.54883     0.845431    
t16_1           t16_1           3.56949     0.733684    
t16_2           t16_2           3.56949     0.733684    
t12             t12             2633.69     0.780554    
t02             t02             588622      5.78906     
t17_2           t17_2           3.54883     0.845431    
t15_2           t15_2           7.49213     0.824511    
t09             t09             61340.3     1.51223     
t14_2           t14_2           85.3756     0.456941    
t16_3           t16_3           3.56949     0.733684    
t01             t01             3.20576e+06 1.98542     
t00             t00             17.4703     1.11969     
t15_1           t15_1           7.49213     0.824511    
t13             t13             2.82067     0.888644    
t03             t03             0.910671    1.00051     
t14_1           t14_1           85.3756     0.456941    
t07             t07             1.52892     0.998108    
delay_c00_t10   delay_c00_t10   71331.2     1.00945     
delay_c00_t01   delay_c00_t01   7.12959e+06 3.08554     
delay_c00_t00   delay_c00_t00   64522.7     1.00051     


Throughputs and utilizations per phase:

Task Name       Entry Name      Throughput  Phase 1     Total       
c00             c00             0.0132024   54.0001     54.0001
t05             t05             0.0108247   0.0090613   0.0090613
t10             t10             0.238437    3.77525     3.77525
t15_3           t15_3           0.714667    2.15431     2.15431
t06             t06             0.0581105   19.7759     19.7759
t08             t08             0.0760349   19.589      19.589
t11             t11             0.0970903   0.165437    0.165437
t04             t04             0.0409802   0.0888919   0.0888919
t17_1           t17_1           0.670839    1.37443     1.37443
t16_1           t16_1           0.792283    1.74755     1.74755
t16_2           t16_2           0.792283    1.74755     1.74755
t12             t12             0.278753    16.192      16.192
t02             t02             0.0346651   11.0537     11.0537
t17_2           t17_2           0.670839    1.37443     1.37443
t15_2           t15_2           0.714667    2.15431     2.15431
t09             t09             0.0805574   16.2244     16.2244
t14_2           t14_2           0.673206    9.20206     9.20206
t16_3           t16_3           0.792283    1.74755     1.74755
t01             t01             0.0156319   19.8633     19.8633
t00             t00             0.0724135   0.286036    0.286036
t15_1           t15_1           0.714667    2.15431     2.15431
t13             t13             0.387608    0.690565    0.690565
t03             t03             0.10488     0.100061    0.100061
t14_1           t14_1           0.673206    9.20206     9.20206
t07             t07             0.147759    0.182876    0.182876
delay_c00_t10   delay_c00_t10   0.044574    11.8489     11.8489
delay_c00_t01   delay_c00_t01   0.0156318   23.7617     23.7617
delay_c00_t00   delay_c00_t00   0.0724136   18.3893     18.3893


Utilization and waiting per phase for processor:  c00

Task Name       Pri n   Entry Name      Utilization Phase 1     
c00             0   54  c00             0           0           


Utilization and waiting per phase for processor:  delayP

Task Name       Pri n   Entry Name      Utilization Phase 1     
delay_c00_t10   0   1   delay_c00_t10   11.1435     0           
delay_c00_t01   0   1   delay_c00_t01   3.90796     0           
delay_c00_t00   0   1   delay_c00_t00   18.1034     0           
Processor Total:                        33.1548


Utilization and waiting per phase for processor:  NF5280M4_6_1129

Task Name       Pri n   Entry Name      Utilization Phase 1     
t05             0   54  t05             0.00898142  0.00737907  


Utilization and waiting per phase for processor:  NF5280M4_6_1130

Task Name       Pri n   Entry Name      Utilization Phase 1     
t10             0   54  t10             0.443011    0.00154265  


Utilization and waiting per phase for processor:  NF5280M4_6_1131

Task Name       Pri n   Entry Name      Utilization Phase 1     
t15_3           0   54  t15_3           1.94493     0.292973    


Utilization and waiting per phase for processor:  NF5280M4_6_1132

Task Name       Pri n   Entry Name      Utilization Phase 1     
t06             0   54  t06             0.0138562   0.00328806  


Utilization and waiting per phase for processor:  NF5280M4_6_1133

Task Name       Pri n   Entry Name      Utilization Phase 1     
t08             0   54  t08             0.139468    0           


Utilization and waiting per phase for processor:  NF5280M4_6_1134

Task Name       Pri n   Entry Name      Utilization Phase 1     
t11             0   54  t11             0.165341    0.000980103 


Utilization and waiting per phase for processor:  NF5280M4_6_1135

Task Name       Pri n   Entry Name      Utilization Phase 1     
t04             0   54  t04             0.0889352   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1136

Task Name       Pri n   Entry Name      Utilization Phase 1     
t17_1           0   54  t17_1           1.25841     0.172939    


Utilization and waiting per phase for processor:  NF5280M4_6_1137

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_1           0   54  t16_1           1.47112     0.348896    


Utilization and waiting per phase for processor:  NF5280M4_6_1138

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_2           0   54  t16_2           1.47112     0.348896    


Utilization and waiting per phase for processor:  NF5280M4_6_1139

Task Name       Pri n   Entry Name      Utilization Phase 1     
t12             0   54  t12             0.447666    0.00064958  


Utilization and waiting per phase for processor:  NF5280M4_6_1140

Task Name       Pri n   Entry Name      Utilization Phase 1     
t02             0   54  t02             0.0466066   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1141

Task Name       Pri n   Entry Name      Utilization Phase 1     
t17_2           0   54  t17_2           1.25841     0.172939    


Utilization and waiting per phase for processor:  NF5280M4_6_1142

Task Name       Pri n   Entry Name      Utilization Phase 1     
t15_2           0   54  t15_2           1.94493     0.292973    


Utilization and waiting per phase for processor:  NF5280M4_6_1143

Task Name       Pri n   Entry Name      Utilization Phase 1     
t09             0   54  t09             0.0404638   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1144

Task Name       Pri n   Entry Name      Utilization Phase 1     
t14_2           0   54  t14_2           1.85532     0.219482    


Utilization and waiting per phase for processor:  NF5280M4_6_1145

Task Name       Pri n   Entry Name      Utilization Phase 1     
t16_3           0   54  t16_3           1.47112     0.348896    


Utilization and waiting per phase for processor:  NF5280M4_6_1146

Task Name       Pri n   Entry Name      Utilization Phase 1     
t01             0   54  t01             0.0408981   0           


Utilization and waiting per phase for processor:  NF5280M4_6_1147

Task Name       Pri n   Entry Name      Utilization Phase 1     
t00             0   54  t00             0.108934    0           


Utilization and waiting per phase for processor:  NF5280M4_6_1148

Task Name       Pri n   Entry Name      Utilization Phase 1     
t15_1           0   54  t15_1           1.94493     0.292973    


Utilization and waiting per phase for processor:  NF5280M4_6_1149

Task Name       Pri n   Entry Name      Utilization Phase 1     
t13             0   54  t13             0.649697    0.105436    


Utilization and waiting per phase for processor:  NF5280M4_6_1150

Task Name       Pri n   Entry Name      Utilization Phase 1     
t03             0   54  t03             0.100086    0           


Utilization and waiting per phase for processor:  NF5280M4_6_1151

Task Name       Pri n   Entry Name      Utilization Phase 1     
t14_1           0   54  t14_1           1.85532     0.219482    


Utilization and waiting per phase for processor:  NF5280M4_6_1152

Task Name       Pri n   Entry Name      Utilization Phase 1     
t07             0   54  t07             0.182703    0.00117169  
