Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 28 17:41:28 2018
| Host         : DESKTOP-K0IDMNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file matrixmul_timing_summary_routed.rpt -pb matrixmul_timing_summary_routed.pb -rpx matrixmul_timing_summary_routed.rpx -warn_on_violation
| Design       : matrixmul
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 75 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.598        0.000                      0                 1751        0.049        0.000                      0                 1751        4.500        0.000                       0                   725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.598        0.000                      0                 1751        0.049        0.000                      0                 1751        4.500        0.000                       0                   725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_376_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 4.615ns (63.968%)  route 2.600ns (36.032%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[16]
                         net (fo=3, routed)           1.068     8.188    grp_fu_295_p3[16]
    SLICE_X33Y47         FDRE                                         r  tmp_6_reg_376_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X33Y47         FDRE                                         r  tmp_6_reg_376_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)       -0.103    10.786    tmp_6_reg_376_reg[16]
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_1_payload_B_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 4.615ns (64.395%)  route 2.552ns (35.605%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[10]
                         net (fo=3, routed)           1.020     8.140    grp_fu_295_p3[10]
    SLICE_X35Y48         FDRE                                         r  AB_1_payload_B_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X35Y48         FDRE                                         r  AB_1_payload_B_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.105    10.784    AB_1_payload_B_reg[10]
  -------------------------------------------------------------------
                         required time                         10.784    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_376_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 4.615ns (64.514%)  route 2.538ns (35.486%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[12]
                         net (fo=3, routed)           1.007     8.126    grp_fu_295_p3[12]
    SLICE_X33Y47         FDRE                                         r  tmp_6_reg_376_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X33Y47         FDRE                                         r  tmp_6_reg_376_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)       -0.103    10.786    tmp_6_reg_376_reg[12]
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_1_payload_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 4.615ns (64.373%)  route 2.554ns (35.627%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[2]
                         net (fo=3, routed)           1.022     8.142    grp_fu_295_p3[2]
    SLICE_X35Y46         FDRE                                         r  AB_1_payload_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X35Y46         FDRE                                         r  AB_1_payload_B_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.058    10.831    AB_1_payload_B_reg[2]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_1_payload_B_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 4.615ns (64.460%)  route 2.545ns (35.540%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[25])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[25]
                         net (fo=3, routed)           1.013     8.133    grp_fu_295_p3[25]
    SLICE_X35Y48         FDRE                                         r  AB_1_payload_B_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X35Y48         FDRE                                         r  AB_1_payload_B_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.058    10.831    AB_1_payload_B_reg[25]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_376_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 4.615ns (64.819%)  route 2.505ns (35.181%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[10])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[10]
                         net (fo=3, routed)           0.973     8.093    grp_fu_295_p3[10]
    SLICE_X32Y47         FDRE                                         r  tmp_6_reg_376_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X32Y47         FDRE                                         r  tmp_6_reg_376_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)       -0.058    10.831    tmp_6_reg_376_reg[10]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_6_reg_376_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 4.615ns (64.677%)  route 2.520ns (35.323%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[27])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[27]
                         net (fo=3, routed)           0.989     8.108    grp_fu_295_p3[27]
    SLICE_X32Y49         FDRE                                         r  tmp_6_reg_376_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X32Y49         FDRE                                         r  tmp_6_reg_376_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)       -0.028    10.861    tmp_6_reg_376_reg[27]
  -------------------------------------------------------------------
                         required time                         10.861    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_1_payload_A_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 4.615ns (65.458%)  route 2.435ns (34.542%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[12])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[12]
                         net (fo=3, routed)           0.904     8.023    grp_fu_295_p3[12]
    SLICE_X34Y47         FDRE                                         r  AB_1_payload_A_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X34Y47         FDRE                                         r  AB_1_payload_A_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)       -0.043    10.846    AB_1_payload_A_reg[12]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_1_payload_B_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 4.615ns (65.859%)  route 2.392ns (34.141%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[23])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[23]
                         net (fo=3, routed)           0.861     7.980    grp_fu_295_p3[23]
    SLICE_X35Y46         FDRE                                         r  AB_1_payload_B_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X35Y46         FDRE                                         r  AB_1_payload_B_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.081    10.808    AB_1_payload_B_reg[23]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 B_0_payload_B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_1_payload_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 4.615ns (65.868%)  route 2.391ns (34.132%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.973     0.973    ap_clk
    SLICE_X38Y45         FDRE                                         r  B_0_payload_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  B_0_payload_B_reg[6]/Q
                         net (fo=1, routed)           0.834     2.285    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/Q[6]
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.296     2.581 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_10/O
                         net (fo=1, routed)           0.698     3.279    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/grp_fu_295_p0[6]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841     7.120 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/P[3]
                         net (fo=3, routed)           0.860     7.979    grp_fu_295_p3[3]
    SLICE_X35Y47         FDRE                                         r  AB_1_payload_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.924    10.924    ap_clk
    SLICE_X35Y47         FDRE                                         r  AB_1_payload_B_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.061    10.828    AB_1_payload_B_reg[3]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  2.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.992%)  route 0.158ns (43.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X32Y46         FDRE                                         r  tmp_6_reg_376_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_6_reg_376_reg[26]/Q
                         net (fo=1, routed)           0.050     0.624    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][26]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.669 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_17/O
                         net (fo=1, routed)           0.108     0.777    tmp_U/matrixmul_tmp_ram_U/tmp_d0[26]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.940%)  route 0.158ns (43.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X32Y49         FDRE                                         r  tmp_6_reg_376_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_6_reg_376_reg[27]/Q
                         net (fo=1, routed)           0.051     0.625    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][27]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.670 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_16/O
                         net (fo=1, routed)           0.107     0.777    tmp_U/matrixmul_tmp_ram_U/tmp_d0[27]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.343%)  route 0.199ns (51.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X33Y45         FDRE                                         r  tmp_6_reg_376_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tmp_6_reg_376_reg[18]/Q
                         net (fo=1, routed)           0.091     0.642    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][18]
    SLICE_X32Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.687 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_25/O
                         net (fo=1, routed)           0.108     0.795    tmp_U/matrixmul_tmp_ram_U/tmp_d0[18]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.413%)  route 0.242ns (56.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X33Y47         FDRE                                         r  tmp_6_reg_376_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tmp_6_reg_376_reg[12]/Q
                         net (fo=1, routed)           0.136     0.687    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][12]
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.732 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_31/O
                         net (fo=1, routed)           0.106     0.839    tmp_U/matrixmul_tmp_ram_U/tmp_d0[12]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.143%)  route 0.245ns (56.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X33Y47         FDRE                                         r  tmp_6_reg_376_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tmp_6_reg_376_reg[30]/Q
                         net (fo=1, routed)           0.138     0.689    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][30]
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.734 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_13/O
                         net (fo=1, routed)           0.107     0.841    tmp_U/matrixmul_tmp_ram_U/tmp_d0[30]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 matrixmul_AXILiteS_s_axi_U/int_ln_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixmul_AXILiteS_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    matrixmul_AXILiteS_s_axi_U/ap_clk
    SLICE_X33Y53         FDRE                                         r  matrixmul_AXILiteS_s_axi_U/int_ln_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  matrixmul_AXILiteS_s_axi_U/int_ln_reg[12]/Q
                         net (fo=3, routed)           0.076     0.627    matrixmul_AXILiteS_s_axi_U/ln[12]
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.672 r  matrixmul_AXILiteS_s_axi_U/rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.672    matrixmul_AXILiteS_s_axi_U/rdata[12]
    SLICE_X32Y53         FDRE                                         r  matrixmul_AXILiteS_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    matrixmul_AXILiteS_s_axi_U/ap_clk
    SLICE_X32Y53         FDRE                                         r  matrixmul_AXILiteS_s_axi_U/rdata_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.121     0.553    matrixmul_AXILiteS_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.518%)  route 0.240ns (53.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X32Y45         FDRE                                         r  tmp_6_reg_376_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_6_reg_376_reg[22]/Q
                         net (fo=1, routed)           0.135     0.709    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][22]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.754 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_21/O
                         net (fo=1, routed)           0.105     0.859    tmp_U/matrixmul_tmp_ram_U/tmp_d0[22]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.426%)  route 0.241ns (53.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X32Y48         FDRE                                         r  tmp_6_reg_376_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_6_reg_376_reg[29]/Q
                         net (fo=1, routed)           0.082     0.656    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][29]
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.045     0.701 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_14/O
                         net (fo=1, routed)           0.159     0.860    tmp_U/matrixmul_tmp_ram_U/tmp_d0[29]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tmp_6_reg_376_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.232%)  route 0.243ns (53.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X32Y49         FDRE                                         r  tmp_6_reg_376_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  tmp_6_reg_376_reg[9]/Q
                         net (fo=1, routed)           0.137     0.711    tmp_U/matrixmul_tmp_ram_U/tmp_6_reg_376_reg[31][9]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  tmp_U/matrixmul_tmp_ram_U/ram_reg_i_34/O
                         net (fo=1, routed)           0.106     0.862    tmp_U/matrixmul_tmp_ram_U/tmp_d0[9]
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    tmp_U/matrixmul_tmp_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.728    tmp_U/matrixmul_tmp_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 k_1_reg_371_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_151_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.410     0.410    ap_clk
    SLICE_X41Y57         FDRE                                         r  k_1_reg_371_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k_1_reg_371_reg[12]/Q
                         net (fo=1, routed)           0.099     0.650    k_1_reg_371[12]
    SLICE_X42Y57         FDRE                                         r  k_reg_151_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=724, unset)          0.432     0.432    ap_clk
    SLICE_X42Y57         FDRE                                         r  k_reg_151_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.076     0.508    k_reg_151_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   tmp_U/matrixmul_tmp_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y46  AB_1_payload_A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y48  AB_1_payload_A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y47  AB_1_payload_A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y47  AB_1_payload_A_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y48  AB_1_payload_A_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y48  AB_1_payload_A_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y48  AB_1_payload_A_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y47  AB_1_payload_A_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y48  AB_1_payload_A_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  AB_1_payload_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  AB_1_payload_A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  AB_1_payload_A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48  AB_1_payload_A_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48  AB_1_payload_A_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y48  AB_1_payload_A_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  AB_1_payload_A_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  AB_1_payload_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46  AB_1_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  AB_1_payload_A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  AB_1_payload_A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  AB_1_payload_A_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  AB_1_payload_A_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48  AB_1_payload_A_reg[13]/C



