# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../domaci5.srcs/sources_1/new/flip.vhd" \
"../../../../domaci5.srcs/sources_1/new/flip_tb.vhd" \

# Do not sort compile order
nosort
