INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/RGB_LED_SUITE/RGB_LED_SUITE.srcs/sources_1/new/led8_to_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led8_to_1mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/RGB_LED_SUITE/RGB_LED_SUITE.srcs/sim_1/new/LED8_1mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED8_1mux_tb
