
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004578  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404578  00404578  00014578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20400000  00404580  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000168  204009b4  00404f34  000209b4  2**2
                  ALLOC
  4 .stack        00002004  20400b1c  0040509c  000209b4  2**0
                  ALLOC
  5 .heap         00000200  20402b20  004070a0  000209b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001826c  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000033f2  00000000  00000000  00038ca7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005901  00000000  00000000  0003c099  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c00  00000000  00000000  0004199a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c10  00000000  00000000  0004259a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001ff39  00000000  00000000  000431aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d2a2  00000000  00000000  000630e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c721  00000000  00000000  00070385  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000025cc  00000000  00000000  000fcaa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	20 2b 40 20 35 12 40 00 33 12 40 00 33 12 40 00      +@ 5.@.3.@.3.@.
  400010:	33 12 40 00 33 12 40 00 33 12 40 00 00 00 00 00     3.@.3.@.3.@.....
	...
  40002c:	33 12 40 00 33 12 40 00 00 00 00 00 33 12 40 00     3.@.3.@.....3.@.
  40003c:	33 12 40 00 33 12 40 00 33 12 40 00 33 12 40 00     3.@.3.@.3.@.3.@.
  40004c:	33 12 40 00 33 12 40 00 33 12 40 00 33 12 40 00     3.@.3.@.3.@.3.@.
  40005c:	33 12 40 00 33 12 40 00 00 00 00 00 25 0f 40 00     3.@.3.@.....%.@.
  40006c:	39 0f 40 00 4d 0f 40 00 33 12 40 00 33 12 40 00     9.@.M.@.3.@.3.@.
  40007c:	33 12 40 00 61 0f 40 00 75 0f 40 00 33 12 40 00     3.@.a.@.u.@.3.@.
  40008c:	33 12 40 00 33 12 40 00 33 12 40 00 33 12 40 00     3.@.3.@.3.@.3.@.
  40009c:	33 12 40 00 7d 03 40 00 33 12 40 00 33 12 40 00     3.@.}.@.3.@.3.@.
  4000ac:	33 12 40 00 33 12 40 00 41 0e 40 00 33 12 40 00     3.@.3.@.A.@.3.@.
  4000bc:	33 12 40 00 33 12 40 00 33 12 40 00 33 12 40 00     3.@.3.@.3.@.3.@.
  4000cc:	33 12 40 00 00 00 00 00 33 12 40 00 00 00 00 00     3.@.....3.@.....
  4000dc:	33 12 40 00 55 0e 40 00 33 12 40 00 33 12 40 00     3.@.U.@.3.@.3.@.
  4000ec:	33 12 40 00 33 12 40 00 33 12 40 00 33 12 40 00     3.@.3.@.3.@.3.@.
  4000fc:	33 12 40 00 33 12 40 00 33 12 40 00 33 12 40 00     3.@.3.@.3.@.3.@.
  40010c:	33 12 40 00 33 12 40 00 00 00 00 00 00 00 00 00     3.@.3.@.........
  40011c:	00 00 00 00 33 12 40 00 33 12 40 00 33 12 40 00     ....3.@.3.@.3.@.
  40012c:	33 12 40 00 33 12 40 00 00 00 00 00 33 12 40 00     3.@.3.@.....3.@.
  40013c:	33 12 40 00                                         3.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b4 	.word	0x204009b4
  40015c:	00000000 	.word	0x00000000
  400160:	00404580 	.word	0x00404580

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404580 	.word	0x00404580
  4001a0:	204009b8 	.word	0x204009b8
  4001a4:	00404580 	.word	0x00404580
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Temp_callback+0x14>)
  4001ae:	220b      	movs	r2, #11
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 * \brief AFEC interrupt callback function.
 */

static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Temp_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d0 	.word	0x204009d0
  4001c8:	204009d4 	.word	0x204009d4

004001cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ce:	b083      	sub	sp, #12
  4001d0:	4605      	mov	r5, r0
  4001d2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001d4:	2300      	movs	r3, #0
  4001d6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001d8:	4b2a      	ldr	r3, [pc, #168]	; (400284 <usart_serial_getchar+0xb8>)
  4001da:	4298      	cmp	r0, r3
  4001dc:	d013      	beq.n	400206 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b2a      	ldr	r3, [pc, #168]	; (400288 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d018      	beq.n	400216 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001e4:	4b29      	ldr	r3, [pc, #164]	; (40028c <usart_serial_getchar+0xc0>)
  4001e6:	4298      	cmp	r0, r3
  4001e8:	d01d      	beq.n	400226 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4001ea:	4b29      	ldr	r3, [pc, #164]	; (400290 <usart_serial_getchar+0xc4>)
  4001ec:	429d      	cmp	r5, r3
  4001ee:	d022      	beq.n	400236 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4001f0:	4b28      	ldr	r3, [pc, #160]	; (400294 <usart_serial_getchar+0xc8>)
  4001f2:	429d      	cmp	r5, r3
  4001f4:	d027      	beq.n	400246 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4001f6:	4b28      	ldr	r3, [pc, #160]	; (400298 <usart_serial_getchar+0xcc>)
  4001f8:	429d      	cmp	r5, r3
  4001fa:	d02e      	beq.n	40025a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4001fc:	4b27      	ldr	r3, [pc, #156]	; (40029c <usart_serial_getchar+0xd0>)
  4001fe:	429d      	cmp	r5, r3
  400200:	d035      	beq.n	40026e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400202:	b003      	add	sp, #12
  400204:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400206:	461f      	mov	r7, r3
  400208:	4e25      	ldr	r6, [pc, #148]	; (4002a0 <usart_serial_getchar+0xd4>)
  40020a:	4621      	mov	r1, r4
  40020c:	4638      	mov	r0, r7
  40020e:	47b0      	blx	r6
  400210:	2800      	cmp	r0, #0
  400212:	d1fa      	bne.n	40020a <usart_serial_getchar+0x3e>
  400214:	e7e9      	b.n	4001ea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400216:	461f      	mov	r7, r3
  400218:	4e21      	ldr	r6, [pc, #132]	; (4002a0 <usart_serial_getchar+0xd4>)
  40021a:	4621      	mov	r1, r4
  40021c:	4638      	mov	r0, r7
  40021e:	47b0      	blx	r6
  400220:	2800      	cmp	r0, #0
  400222:	d1fa      	bne.n	40021a <usart_serial_getchar+0x4e>
  400224:	e7e4      	b.n	4001f0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e1d      	ldr	r6, [pc, #116]	; (4002a0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x5e>
  400234:	e7df      	b.n	4001f6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e19      	ldr	r6, [pc, #100]	; (4002a0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x6e>
  400244:	e7da      	b.n	4001fc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400246:	461e      	mov	r6, r3
  400248:	4d16      	ldr	r5, [pc, #88]	; (4002a4 <usart_serial_getchar+0xd8>)
  40024a:	a901      	add	r1, sp, #4
  40024c:	4630      	mov	r0, r6
  40024e:	47a8      	blx	r5
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400254:	9b01      	ldr	r3, [sp, #4]
  400256:	7023      	strb	r3, [r4, #0]
  400258:	e7d3      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d11      	ldr	r5, [pc, #68]	; (4002a4 <usart_serial_getchar+0xd8>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
  40026c:	e7c9      	b.n	400202 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40026e:	461e      	mov	r6, r3
  400270:	4d0c      	ldr	r5, [pc, #48]	; (4002a4 <usart_serial_getchar+0xd8>)
  400272:	a901      	add	r1, sp, #4
  400274:	4630      	mov	r0, r6
  400276:	47a8      	blx	r5
  400278:	2800      	cmp	r0, #0
  40027a:	d1fa      	bne.n	400272 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40027c:	9b01      	ldr	r3, [sp, #4]
  40027e:	7023      	strb	r3, [r4, #0]
}
  400280:	e7bf      	b.n	400202 <usart_serial_getchar+0x36>
  400282:	bf00      	nop
  400284:	400e0800 	.word	0x400e0800
  400288:	400e0a00 	.word	0x400e0a00
  40028c:	400e1a00 	.word	0x400e1a00
  400290:	400e1c00 	.word	0x400e1c00
  400294:	40024000 	.word	0x40024000
  400298:	40028000 	.word	0x40028000
  40029c:	4002c000 	.word	0x4002c000
  4002a0:	0040110f 	.word	0x0040110f
  4002a4:	0040121b 	.word	0x0040121b

004002a8 <usart_serial_putchar>:
{
  4002a8:	b570      	push	{r4, r5, r6, lr}
  4002aa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002ac:	4b2a      	ldr	r3, [pc, #168]	; (400358 <usart_serial_putchar+0xb0>)
  4002ae:	4298      	cmp	r0, r3
  4002b0:	d013      	beq.n	4002da <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002b2:	4b2a      	ldr	r3, [pc, #168]	; (40035c <usart_serial_putchar+0xb4>)
  4002b4:	4298      	cmp	r0, r3
  4002b6:	d019      	beq.n	4002ec <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002b8:	4b29      	ldr	r3, [pc, #164]	; (400360 <usart_serial_putchar+0xb8>)
  4002ba:	4298      	cmp	r0, r3
  4002bc:	d01f      	beq.n	4002fe <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002be:	4b29      	ldr	r3, [pc, #164]	; (400364 <usart_serial_putchar+0xbc>)
  4002c0:	4298      	cmp	r0, r3
  4002c2:	d025      	beq.n	400310 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002c4:	4b28      	ldr	r3, [pc, #160]	; (400368 <usart_serial_putchar+0xc0>)
  4002c6:	4298      	cmp	r0, r3
  4002c8:	d02b      	beq.n	400322 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ca:	4b28      	ldr	r3, [pc, #160]	; (40036c <usart_serial_putchar+0xc4>)
  4002cc:	4298      	cmp	r0, r3
  4002ce:	d031      	beq.n	400334 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002d0:	4b27      	ldr	r3, [pc, #156]	; (400370 <usart_serial_putchar+0xc8>)
  4002d2:	4298      	cmp	r0, r3
  4002d4:	d037      	beq.n	400346 <usart_serial_putchar+0x9e>
	return 0;
  4002d6:	2000      	movs	r0, #0
}
  4002d8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002da:	461e      	mov	r6, r3
  4002dc:	4d25      	ldr	r5, [pc, #148]	; (400374 <usart_serial_putchar+0xcc>)
  4002de:	4621      	mov	r1, r4
  4002e0:	4630      	mov	r0, r6
  4002e2:	47a8      	blx	r5
  4002e4:	2800      	cmp	r0, #0
  4002e6:	d1fa      	bne.n	4002de <usart_serial_putchar+0x36>
		return 1;
  4002e8:	2001      	movs	r0, #1
  4002ea:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ec:	461e      	mov	r6, r3
  4002ee:	4d21      	ldr	r5, [pc, #132]	; (400374 <usart_serial_putchar+0xcc>)
  4002f0:	4621      	mov	r1, r4
  4002f2:	4630      	mov	r0, r6
  4002f4:	47a8      	blx	r5
  4002f6:	2800      	cmp	r0, #0
  4002f8:	d1fa      	bne.n	4002f0 <usart_serial_putchar+0x48>
		return 1;
  4002fa:	2001      	movs	r0, #1
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d1c      	ldr	r5, [pc, #112]	; (400374 <usart_serial_putchar+0xcc>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x5a>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400310:	461e      	mov	r6, r3
  400312:	4d18      	ldr	r5, [pc, #96]	; (400374 <usart_serial_putchar+0xcc>)
  400314:	4621      	mov	r1, r4
  400316:	4630      	mov	r0, r6
  400318:	47a8      	blx	r5
  40031a:	2800      	cmp	r0, #0
  40031c:	d1fa      	bne.n	400314 <usart_serial_putchar+0x6c>
		return 1;
  40031e:	2001      	movs	r0, #1
  400320:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400322:	461e      	mov	r6, r3
  400324:	4d14      	ldr	r5, [pc, #80]	; (400378 <usart_serial_putchar+0xd0>)
  400326:	4621      	mov	r1, r4
  400328:	4630      	mov	r0, r6
  40032a:	47a8      	blx	r5
  40032c:	2800      	cmp	r0, #0
  40032e:	d1fa      	bne.n	400326 <usart_serial_putchar+0x7e>
		return 1;
  400330:	2001      	movs	r0, #1
  400332:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400334:	461e      	mov	r6, r3
  400336:	4d10      	ldr	r5, [pc, #64]	; (400378 <usart_serial_putchar+0xd0>)
  400338:	4621      	mov	r1, r4
  40033a:	4630      	mov	r0, r6
  40033c:	47a8      	blx	r5
  40033e:	2800      	cmp	r0, #0
  400340:	d1fa      	bne.n	400338 <usart_serial_putchar+0x90>
		return 1;
  400342:	2001      	movs	r0, #1
  400344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400346:	461e      	mov	r6, r3
  400348:	4d0b      	ldr	r5, [pc, #44]	; (400378 <usart_serial_putchar+0xd0>)
  40034a:	4621      	mov	r1, r4
  40034c:	4630      	mov	r0, r6
  40034e:	47a8      	blx	r5
  400350:	2800      	cmp	r0, #0
  400352:	d1fa      	bne.n	40034a <usart_serial_putchar+0xa2>
		return 1;
  400354:	2001      	movs	r0, #1
  400356:	bd70      	pop	{r4, r5, r6, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	400e0a00 	.word	0x400e0a00
  400360:	400e1a00 	.word	0x400e1a00
  400364:	400e1c00 	.word	0x400e1c00
  400368:	40024000 	.word	0x40024000
  40036c:	40028000 	.word	0x40028000
  400370:	4002c000 	.word	0x4002c000
  400374:	004010fd 	.word	0x004010fd
  400378:	00401205 	.word	0x00401205

0040037c <TC1_Handler>:
void TC1_Handler(void){
  40037c:	b530      	push	{r4, r5, lr}
  40037e:	b08d      	sub	sp, #52	; 0x34
	ul_dummy = tc_get_status(TC0, 1);
  400380:	2101      	movs	r1, #1
  400382:	4822      	ldr	r0, [pc, #136]	; (40040c <TC1_Handler+0x90>)
  400384:	4b22      	ldr	r3, [pc, #136]	; (400410 <TC1_Handler+0x94>)
  400386:	4798      	blx	r3
  400388:	900b      	str	r0, [sp, #44]	; 0x2c
	UNUSED(ul_dummy);
  40038a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	rtc_get_date(RTC, &ano, &mes, &dia, &semana);
  40038c:	4c21      	ldr	r4, [pc, #132]	; (400414 <TC1_Handler+0x98>)
  40038e:	ab04      	add	r3, sp, #16
  400390:	9300      	str	r3, [sp, #0]
  400392:	ab07      	add	r3, sp, #28
  400394:	aa06      	add	r2, sp, #24
  400396:	a905      	add	r1, sp, #20
  400398:	4620      	mov	r0, r4
  40039a:	4d1f      	ldr	r5, [pc, #124]	; (400418 <TC1_Handler+0x9c>)
  40039c:	47a8      	blx	r5
	rtc_get_time(RTC, &hora, &minuto, &segundo);
  40039e:	ab08      	add	r3, sp, #32
  4003a0:	aa09      	add	r2, sp, #36	; 0x24
  4003a2:	a90a      	add	r1, sp, #40	; 0x28
  4003a4:	4620      	mov	r0, r4
  4003a6:	4c1d      	ldr	r4, [pc, #116]	; (40041c <TC1_Handler+0xa0>)
  4003a8:	47a0      	blx	r4
	afec->AFEC_CR = AFEC_CR_START;
  4003aa:	2202      	movs	r2, #2
  4003ac:	4b1c      	ldr	r3, [pc, #112]	; (400420 <TC1_Handler+0xa4>)
  4003ae:	601a      	str	r2, [r3, #0]
	if(is_conversion_done == true) {
  4003b0:	4b1c      	ldr	r3, [pc, #112]	; (400424 <TC1_Handler+0xa8>)
  4003b2:	781b      	ldrb	r3, [r3, #0]
  4003b4:	b90b      	cbnz	r3, 4003ba <TC1_Handler+0x3e>
}
  4003b6:	b00d      	add	sp, #52	; 0x34
  4003b8:	bd30      	pop	{r4, r5, pc}
		is_conversion_done = false;
  4003ba:	2200      	movs	r2, #0
  4003bc:	4b19      	ldr	r3, [pc, #100]	; (400424 <TC1_Handler+0xa8>)
  4003be:	701a      	strb	r2, [r3, #0]
		printf("%dh%d %d-%d-%d : Temperatura Interna %dC : %d \r\n", hora, minuto, dia, mes, ano, (int) convert_adc_to_temp(g_ul_value));
  4003c0:	4b19      	ldr	r3, [pc, #100]	; (400428 <TC1_Handler+0xac>)
  4003c2:	681b      	ldr	r3, [r3, #0]
	ul_vol = ADC_value * VOLT_REF / MAX_DIGITAL;
  4003c4:	f640 42e4 	movw	r2, #3300	; 0xce4
  4003c8:	fb02 f203 	mul.w	r2, r2, r3
  4003cc:	4b17      	ldr	r3, [pc, #92]	; (40042c <TC1_Handler+0xb0>)
  4003ce:	fba3 1302 	umull	r1, r3, r3, r2
  4003d2:	1ad2      	subs	r2, r2, r3
  4003d4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  4003d8:	0adb      	lsrs	r3, r3, #11
  ul_temp = (ul_vol - 720)  * 100 / 233 + 27;
  4003da:	f5a3 7234 	sub.w	r2, r3, #720	; 0x2d0
  4003de:	2364      	movs	r3, #100	; 0x64
  4003e0:	fb03 f302 	mul.w	r3, r3, r2
  4003e4:	4a12      	ldr	r2, [pc, #72]	; (400430 <TC1_Handler+0xb4>)
  4003e6:	fb82 1203 	smull	r1, r2, r2, r3
  4003ea:	441a      	add	r2, r3
  4003ec:	17db      	asrs	r3, r3, #31
  4003ee:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
  4003f2:	331b      	adds	r3, #27
		printf("%dh%d %d-%d-%d : Temperatura Interna %dC : %d \r\n", hora, minuto, dia, mes, ano, (int) convert_adc_to_temp(g_ul_value));
  4003f4:	9302      	str	r3, [sp, #8]
  4003f6:	9b05      	ldr	r3, [sp, #20]
  4003f8:	9301      	str	r3, [sp, #4]
  4003fa:	9b06      	ldr	r3, [sp, #24]
  4003fc:	9300      	str	r3, [sp, #0]
  4003fe:	9b07      	ldr	r3, [sp, #28]
  400400:	9a09      	ldr	r2, [sp, #36]	; 0x24
  400402:	990a      	ldr	r1, [sp, #40]	; 0x28
  400404:	480b      	ldr	r0, [pc, #44]	; (400434 <TC1_Handler+0xb8>)
  400406:	4c0c      	ldr	r4, [pc, #48]	; (400438 <TC1_Handler+0xbc>)
  400408:	47a0      	blx	r4
}
  40040a:	e7d4      	b.n	4003b6 <TC1_Handler+0x3a>
  40040c:	4000c000 	.word	0x4000c000
  400410:	004008bf 	.word	0x004008bf
  400414:	400e1860 	.word	0x400e1860
  400418:	00400761 	.word	0x00400761
  40041c:	00400677 	.word	0x00400677
  400420:	4003c000 	.word	0x4003c000
  400424:	204009d4 	.word	0x204009d4
  400428:	204009d0 	.word	0x204009d0
  40042c:	00100101 	.word	0x00100101
  400430:	8ca29c05 	.word	0x8ca29c05
  400434:	00404354 	.word	0x00404354
  400438:	00401535 	.word	0x00401535

0040043c <TC1_init>:
}
 
void TC1_init(void){
  40043c:	b530      	push	{r4, r5, lr}
  40043e:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC1);
  400440:	2018      	movs	r0, #24
  400442:	4b14      	ldr	r3, [pc, #80]	; (400494 <TC1_init+0x58>)
  400444:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400446:	4d14      	ldr	r5, [pc, #80]	; (400498 <TC1_init+0x5c>)
  400448:	9500      	str	r5, [sp, #0]
  40044a:	ab02      	add	r3, sp, #8
  40044c:	aa03      	add	r2, sp, #12
  40044e:	4629      	mov	r1, r5
  400450:	2001      	movs	r0, #1
  400452:	4c12      	ldr	r4, [pc, #72]	; (40049c <TC1_init+0x60>)
  400454:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
  400456:	4c12      	ldr	r4, [pc, #72]	; (4004a0 <TC1_init+0x64>)
  400458:	9a02      	ldr	r2, [sp, #8]
  40045a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40045e:	2101      	movs	r1, #1
  400460:	4620      	mov	r0, r4
  400462:	4b10      	ldr	r3, [pc, #64]	; (4004a4 <TC1_init+0x68>)
  400464:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / FREQ);
  400466:	9a03      	ldr	r2, [sp, #12]
  400468:	fbb5 f2f2 	udiv	r2, r5, r2
  40046c:	2101      	movs	r1, #1
  40046e:	4620      	mov	r0, r4
  400470:	4b0d      	ldr	r3, [pc, #52]	; (4004a8 <TC1_init+0x6c>)
  400472:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400474:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400478:	4b0c      	ldr	r3, [pc, #48]	; (4004ac <TC1_init+0x70>)
  40047a:	601a      	str	r2, [r3, #0]

	/* Configura e ativa interrupçcão no TC canal 0 */
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  40047c:	2210      	movs	r2, #16
  40047e:	2101      	movs	r1, #1
  400480:	4620      	mov	r0, r4
  400482:	4b0b      	ldr	r3, [pc, #44]	; (4004b0 <TC1_init+0x74>)
  400484:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC0, 1);
  400486:	2101      	movs	r1, #1
  400488:	4620      	mov	r0, r4
  40048a:	4b0a      	ldr	r3, [pc, #40]	; (4004b4 <TC1_init+0x78>)
  40048c:	4798      	blx	r3
}
  40048e:	b005      	add	sp, #20
  400490:	bd30      	pop	{r4, r5, pc}
  400492:	bf00      	nop
  400494:	004010a9 	.word	0x004010a9
  400498:	11e1a300 	.word	0x11e1a300
  40049c:	004008c7 	.word	0x004008c7
  4004a0:	4000c000 	.word	0x4000c000
  4004a4:	0040088d 	.word	0x0040088d
  4004a8:	004008af 	.word	0x004008af
  4004ac:	e000e100 	.word	0xe000e100
  4004b0:	004008b7 	.word	0x004008b7
  4004b4:	004008a7 	.word	0x004008a7

004004b8 <RTC_init>:
void RTC_init(){
  4004b8:	b530      	push	{r4, r5, lr}
  4004ba:	b083      	sub	sp, #12
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4004bc:	2002      	movs	r0, #2
  4004be:	4b0c      	ldr	r3, [pc, #48]	; (4004f0 <RTC_init+0x38>)
  4004c0:	4798      	blx	r3
	
	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  4004c2:	4c0c      	ldr	r4, [pc, #48]	; (4004f4 <RTC_init+0x3c>)
  4004c4:	2100      	movs	r1, #0
  4004c6:	4620      	mov	r0, r4
  4004c8:	4b0b      	ldr	r3, [pc, #44]	; (4004f8 <RTC_init+0x40>)
  4004ca:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(RTC, YEAR, MOUNTH, DAY, WEEK);
  4004cc:	230d      	movs	r3, #13
  4004ce:	9300      	str	r3, [sp, #0]
  4004d0:	231b      	movs	r3, #27
  4004d2:	2203      	movs	r2, #3
  4004d4:	f240 71e1 	movw	r1, #2017	; 0x7e1
  4004d8:	4620      	mov	r0, r4
  4004da:	4d08      	ldr	r5, [pc, #32]	; (4004fc <RTC_init+0x44>)
  4004dc:	47a8      	blx	r5
	rtc_set_time(RTC, HOUR, MINUTE, SECOND);	
  4004de:	2300      	movs	r3, #0
  4004e0:	2206      	movs	r2, #6
  4004e2:	2109      	movs	r1, #9
  4004e4:	4620      	mov	r0, r4
  4004e6:	4c06      	ldr	r4, [pc, #24]	; (400500 <RTC_init+0x48>)
  4004e8:	47a0      	blx	r4
}
  4004ea:	b003      	add	sp, #12
  4004ec:	bd30      	pop	{r4, r5, pc}
  4004ee:	bf00      	nop
  4004f0:	004010a9 	.word	0x004010a9
  4004f4:	400e1860 	.word	0x400e1860
  4004f8:	00400661 	.word	0x00400661
  4004fc:	004007d5 	.word	0x004007d5
  400500:	004006d1 	.word	0x004006d1

00400504 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400504:	b580      	push	{r7, lr}
  400506:	b090      	sub	sp, #64	; 0x40

	/* Initialize the SAM system. */
	sysclk_init();
  400508:	4b38      	ldr	r3, [pc, #224]	; (4005ec <main+0xe8>)
  40050a:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40050c:	200a      	movs	r0, #10
  40050e:	4c38      	ldr	r4, [pc, #224]	; (4005f0 <main+0xec>)
  400510:	47a0      	blx	r4
  400512:	200b      	movs	r0, #11
  400514:	47a0      	blx	r4
  400516:	200c      	movs	r0, #12
  400518:	47a0      	blx	r4
  40051a:	2010      	movs	r0, #16
  40051c:	47a0      	blx	r4
  40051e:	2011      	movs	r0, #17
  400520:	47a0      	blx	r4
	ioport_init();
	board_init();
  400522:	4b34      	ldr	r3, [pc, #208]	; (4005f4 <main+0xf0>)
  400524:	4798      	blx	r3
  400526:	200e      	movs	r0, #14
  400528:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40052a:	4e33      	ldr	r6, [pc, #204]	; (4005f8 <main+0xf4>)
  40052c:	4b33      	ldr	r3, [pc, #204]	; (4005fc <main+0xf8>)
  40052e:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400530:	4a33      	ldr	r2, [pc, #204]	; (400600 <main+0xfc>)
  400532:	4b34      	ldr	r3, [pc, #208]	; (400604 <main+0x100>)
  400534:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400536:	4a34      	ldr	r2, [pc, #208]	; (400608 <main+0x104>)
  400538:	4b34      	ldr	r3, [pc, #208]	; (40060c <main+0x108>)
  40053a:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40053c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400540:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  400542:	23c0      	movs	r3, #192	; 0xc0
  400544:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  400546:	f44f 6700 	mov.w	r7, #2048	; 0x800
  40054a:	9703      	str	r7, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  40054c:	2500      	movs	r5, #0
  40054e:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400550:	9505      	str	r5, [sp, #20]
  400552:	200e      	movs	r0, #14
  400554:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  400556:	4a2e      	ldr	r2, [pc, #184]	; (400610 <main+0x10c>)
  400558:	a901      	add	r1, sp, #4
  40055a:	4630      	mov	r0, r6
  40055c:	4b2d      	ldr	r3, [pc, #180]	; (400614 <main+0x110>)
  40055e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400560:	4630      	mov	r0, r6
  400562:	4b2d      	ldr	r3, [pc, #180]	; (400618 <main+0x114>)
  400564:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400566:	4630      	mov	r0, r6
  400568:	4b2c      	ldr	r3, [pc, #176]	; (40061c <main+0x118>)
  40056a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40056c:	4e2c      	ldr	r6, [pc, #176]	; (400620 <main+0x11c>)
  40056e:	6833      	ldr	r3, [r6, #0]
  400570:	4629      	mov	r1, r5
  400572:	6898      	ldr	r0, [r3, #8]
  400574:	4c2b      	ldr	r4, [pc, #172]	; (400624 <main+0x120>)
  400576:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400578:	6833      	ldr	r3, [r6, #0]
  40057a:	4629      	mov	r1, r5
  40057c:	6858      	ldr	r0, [r3, #4]
  40057e:	47a0      	blx	r4

	/* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  400580:	4829      	ldr	r0, [pc, #164]	; (400628 <main+0x124>)
  400582:	4b2a      	ldr	r3, [pc, #168]	; (40062c <main+0x128>)
  400584:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  400586:	4c2a      	ldr	r4, [pc, #168]	; (400630 <main+0x12c>)
  400588:	4620      	mov	r0, r4
  40058a:	4b2a      	ldr	r3, [pc, #168]	; (400634 <main+0x130>)
  40058c:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  40058e:	a80a      	add	r0, sp, #40	; 0x28
  400590:	4b29      	ldr	r3, [pc, #164]	; (400638 <main+0x134>)
  400592:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  400594:	a90a      	add	r1, sp, #40	; 0x28
  400596:	4620      	mov	r0, r4
  400598:	4b28      	ldr	r3, [pc, #160]	; (40063c <main+0x138>)
  40059a:	4798      	blx	r3
	reg = afec->AFEC_MR;
  40059c:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  40059e:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  4005a2:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  4005a4:	2301      	movs	r3, #1
  4005a6:	4a26      	ldr	r2, [pc, #152]	; (400640 <main+0x13c>)
  4005a8:	210b      	movs	r1, #11
  4005aa:	4620      	mov	r0, r4
  4005ac:	4e25      	ldr	r6, [pc, #148]	; (400644 <main+0x140>)
  4005ae:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  4005b0:	a809      	add	r0, sp, #36	; 0x24
  4005b2:	4b25      	ldr	r3, [pc, #148]	; (400648 <main+0x144>)
  4005b4:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4005b6:	f88d 5025 	strb.w	r5, [sp, #37]	; 0x25
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  4005ba:	aa09      	add	r2, sp, #36	; 0x24
  4005bc:	210b      	movs	r1, #11
  4005be:	4620      	mov	r0, r4
  4005c0:	4b22      	ldr	r3, [pc, #136]	; (40064c <main+0x148>)
  4005c2:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4005c4:	230b      	movs	r3, #11
  4005c6:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4005c8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4005cc:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4005ce:	a807      	add	r0, sp, #28
  4005d0:	4b1f      	ldr	r3, [pc, #124]	; (400650 <main+0x14c>)
  4005d2:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  4005d4:	a907      	add	r1, sp, #28
  4005d6:	4620      	mov	r0, r4
  4005d8:	4b1e      	ldr	r3, [pc, #120]	; (400654 <main+0x150>)
  4005da:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4005dc:	6167      	str	r7, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  4005de:	2302      	movs	r3, #2
  4005e0:	6023      	str	r3, [r4, #0]

  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
	afec_start_software_conversion(AFEC0);

	TC1_init();
  4005e2:	4b1d      	ldr	r3, [pc, #116]	; (400658 <main+0x154>)
  4005e4:	4798      	blx	r3
	RTC_init();
  4005e6:	4b1d      	ldr	r3, [pc, #116]	; (40065c <main+0x158>)
  4005e8:	4798      	blx	r3
  4005ea:	e7fe      	b.n	4005ea <main+0xe6>
  4005ec:	00400939 	.word	0x00400939
  4005f0:	004010a9 	.word	0x004010a9
  4005f4:	00400a35 	.word	0x00400a35
  4005f8:	40028000 	.word	0x40028000
  4005fc:	20400a94 	.word	0x20400a94
  400600:	004002a9 	.word	0x004002a9
  400604:	20400a90 	.word	0x20400a90
  400608:	004001cd 	.word	0x004001cd
  40060c:	20400a8c 	.word	0x20400a8c
  400610:	08f0d180 	.word	0x08f0d180
  400614:	004011a5 	.word	0x004011a5
  400618:	004011f9 	.word	0x004011f9
  40061c:	004011ff 	.word	0x004011ff
  400620:	20400008 	.word	0x20400008
  400624:	00401671 	.word	0x00401671
  400628:	00404388 	.word	0x00404388
  40062c:	00401661 	.word	0x00401661
  400630:	4003c000 	.word	0x4003c000
  400634:	00400e69 	.word	0x00400e69
  400638:	00400c99 	.word	0x00400c99
  40063c:	00400ce9 	.word	0x00400ce9
  400640:	004001ad 	.word	0x004001ad
  400644:	00400de9 	.word	0x00400de9
  400648:	00400cc9 	.word	0x00400cc9
  40064c:	00400c55 	.word	0x00400c55
  400650:	00400cd3 	.word	0x00400cd3
  400654:	00400c85 	.word	0x00400c85
  400658:	0040043d 	.word	0x0040043d
  40065c:	004004b9 	.word	0x004004b9

00400660 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400660:	b921      	cbnz	r1, 40066c <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400662:	6843      	ldr	r3, [r0, #4]
  400664:	f023 0301 	bic.w	r3, r3, #1
  400668:	6043      	str	r3, [r0, #4]
  40066a:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40066c:	6843      	ldr	r3, [r0, #4]
  40066e:	f043 0301 	orr.w	r3, r3, #1
  400672:	6043      	str	r3, [r0, #4]
  400674:	4770      	bx	lr

00400676 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400676:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400678:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40067a:	6884      	ldr	r4, [r0, #8]
  40067c:	42a5      	cmp	r5, r4
  40067e:	d003      	beq.n	400688 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400680:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400682:	6884      	ldr	r4, [r0, #8]
  400684:	42ac      	cmp	r4, r5
  400686:	d1fb      	bne.n	400680 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  400688:	b161      	cbz	r1, 4006a4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40068a:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40068e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400692:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400696:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40069a:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40069e:	bf18      	it	ne
  4006a0:	300c      	addne	r0, #12
  4006a2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4006a4:	b142      	cbz	r2, 4006b8 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4006a6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4006aa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4006ae:	f3c4 2003 	ubfx	r0, r4, #8, #4
  4006b2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4006b6:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4006b8:	b143      	cbz	r3, 4006cc <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4006ba:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4006be:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4006c2:	f004 040f 	and.w	r4, r4, #15
  4006c6:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4006ca:	601c      	str	r4, [r3, #0]
	}
}
  4006cc:	bc30      	pop	{r4, r5}
  4006ce:	4770      	bx	lr

004006d0 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4006d0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4006d2:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4006d4:	f014 0f01 	tst.w	r4, #1
  4006d8:	d005      	beq.n	4006e6 <rtc_set_time+0x16>
  4006da:	290c      	cmp	r1, #12
  4006dc:	d903      	bls.n	4006e6 <rtc_set_time+0x16>
			ul_hour -= 12;
  4006de:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4006e0:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4006e4:	e000      	b.n	4006e8 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4006e6:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4006e8:	4c1c      	ldr	r4, [pc, #112]	; (40075c <rtc_set_time+0x8c>)
  4006ea:	fba4 5603 	umull	r5, r6, r4, r3
  4006ee:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4006f0:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4006f4:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4006f8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4006fc:	fba4 6502 	umull	r6, r5, r4, r2
  400700:	08ed      	lsrs	r5, r5, #3
  400702:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400706:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40070a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40070e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400712:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400714:	fba4 4201 	umull	r4, r2, r4, r1
  400718:	08d2      	lsrs	r2, r2, #3
  40071a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40071e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400722:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400726:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	f013 0f04 	tst.w	r3, #4
  400730:	d0fb      	beq.n	40072a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400732:	6803      	ldr	r3, [r0, #0]
  400734:	f043 0301 	orr.w	r3, r3, #1
  400738:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40073a:	6983      	ldr	r3, [r0, #24]
  40073c:	f013 0f01 	tst.w	r3, #1
  400740:	d0fb      	beq.n	40073a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400742:	2301      	movs	r3, #1
  400744:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400746:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400748:	6803      	ldr	r3, [r0, #0]
  40074a:	f023 0301 	bic.w	r3, r3, #1
  40074e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400750:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400752:	f000 0001 	and.w	r0, r0, #1
  400756:	bcf0      	pop	{r4, r5, r6, r7}
  400758:	4770      	bx	lr
  40075a:	bf00      	nop
  40075c:	cccccccd 	.word	0xcccccccd

00400760 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400760:	b4f0      	push	{r4, r5, r6, r7}
  400762:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400764:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400766:	68c4      	ldr	r4, [r0, #12]
  400768:	42a5      	cmp	r5, r4
  40076a:	d003      	beq.n	400774 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  40076c:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40076e:	68c4      	ldr	r4, [r0, #12]
  400770:	42ac      	cmp	r4, r5
  400772:	d1fb      	bne.n	40076c <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400774:	b199      	cbz	r1, 40079e <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400776:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40077a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40077e:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400782:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400786:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40078a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  40078e:	f004 000f 	and.w	r0, r4, #15
  400792:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400796:	2564      	movs	r5, #100	; 0x64
  400798:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40079c:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  40079e:	b142      	cbz	r2, 4007b2 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007a0:	f3c4 5000 	ubfx	r0, r4, #20, #1
  4007a4:	0081      	lsls	r1, r0, #2
  4007a6:	4408      	add	r0, r1
  4007a8:	f3c4 4103 	ubfx	r1, r4, #16, #4
  4007ac:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  4007b0:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  4007b2:	b143      	cbz	r3, 4007c6 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4007b4:	f3c4 7201 	ubfx	r2, r4, #28, #2
  4007b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4007bc:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4007c0:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4007c4:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4007c6:	b116      	cbz	r6, 4007ce <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4007c8:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4007cc:	6034      	str	r4, [r6, #0]
	}
}
  4007ce:	bcf0      	pop	{r4, r5, r6, r7}
  4007d0:	4770      	bx	lr
	...

004007d4 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4007d4:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007d6:	4d2a      	ldr	r5, [pc, #168]	; (400880 <rtc_set_date+0xac>)
  4007d8:	fba5 4603 	umull	r4, r6, r5, r3
  4007dc:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4007de:	9c03      	ldr	r4, [sp, #12]
  4007e0:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007e2:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4007e6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4007ea:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007ee:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4007f2:	fba5 6402 	umull	r6, r4, r5, r2
  4007f6:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4007f8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4007fc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400800:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400804:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400808:	4b1e      	ldr	r3, [pc, #120]	; (400884 <rtc_set_date+0xb0>)
  40080a:	fba3 4301 	umull	r4, r3, r3, r1
  40080e:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400810:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400814:	4b1c      	ldr	r3, [pc, #112]	; (400888 <rtc_set_date+0xb4>)
  400816:	fba3 4301 	umull	r4, r3, r3, r1
  40081a:	095b      	lsrs	r3, r3, #5
  40081c:	fba5 6403 	umull	r6, r4, r5, r3
  400820:	08e4      	lsrs	r4, r4, #3
  400822:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400826:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40082a:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40082c:	fba5 4301 	umull	r4, r3, r5, r1
  400830:	08db      	lsrs	r3, r3, #3
  400832:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  400836:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40083a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40083e:	fba5 1503 	umull	r1, r5, r5, r3
  400842:	08ed      	lsrs	r5, r5, #3
  400844:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400848:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40084c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400850:	6983      	ldr	r3, [r0, #24]
  400852:	f013 0f04 	tst.w	r3, #4
  400856:	d0fb      	beq.n	400850 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400858:	6803      	ldr	r3, [r0, #0]
  40085a:	f043 0302 	orr.w	r3, r3, #2
  40085e:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400860:	6983      	ldr	r3, [r0, #24]
  400862:	f013 0f01 	tst.w	r3, #1
  400866:	d0fb      	beq.n	400860 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400868:	2301      	movs	r3, #1
  40086a:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  40086c:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40086e:	6803      	ldr	r3, [r0, #0]
  400870:	f023 0302 	bic.w	r3, r3, #2
  400874:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  400876:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400878:	f000 0002 	and.w	r0, r0, #2
  40087c:	bc70      	pop	{r4, r5, r6}
  40087e:	4770      	bx	lr
  400880:	cccccccd 	.word	0xcccccccd
  400884:	10624dd3 	.word	0x10624dd3
  400888:	51eb851f 	.word	0x51eb851f

0040088c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40088c:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40088e:	0189      	lsls	r1, r1, #6
  400890:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400892:	2402      	movs	r4, #2
  400894:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400896:	f04f 31ff 	mov.w	r1, #4294967295
  40089a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40089c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40089e:	605a      	str	r2, [r3, #4]
}
  4008a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008a4:	4770      	bx	lr

004008a6 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4008a6:	0189      	lsls	r1, r1, #6
  4008a8:	2305      	movs	r3, #5
  4008aa:	5043      	str	r3, [r0, r1]
  4008ac:	4770      	bx	lr

004008ae <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4008ae:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4008b2:	61ca      	str	r2, [r1, #28]
  4008b4:	4770      	bx	lr

004008b6 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008b6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4008ba:	624a      	str	r2, [r1, #36]	; 0x24
  4008bc:	4770      	bx	lr

004008be <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4008be:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4008c2:	6a08      	ldr	r0, [r1, #32]
}
  4008c4:	4770      	bx	lr

004008c6 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4008c6:	b4f0      	push	{r4, r5, r6, r7}
  4008c8:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008ca:	2402      	movs	r4, #2
  4008cc:	9401      	str	r4, [sp, #4]
  4008ce:	2408      	movs	r4, #8
  4008d0:	9402      	str	r4, [sp, #8]
  4008d2:	2420      	movs	r4, #32
  4008d4:	9403      	str	r4, [sp, #12]
  4008d6:	2480      	movs	r4, #128	; 0x80
  4008d8:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4008da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4008dc:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008de:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4008e0:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4008e4:	d814      	bhi.n	400910 <tc_find_mck_divisor+0x4a>
  4008e6:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4008e8:	42a0      	cmp	r0, r4
  4008ea:	d217      	bcs.n	40091c <tc_find_mck_divisor+0x56>
  4008ec:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4008ee:	af01      	add	r7, sp, #4
  4008f0:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4008f4:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4008f8:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4008fa:	4284      	cmp	r4, r0
  4008fc:	d30a      	bcc.n	400914 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4008fe:	4286      	cmp	r6, r0
  400900:	d90d      	bls.n	40091e <tc_find_mck_divisor+0x58>
			ul_index++) {
  400902:	3501      	adds	r5, #1
	for (ul_index = 0;
  400904:	2d05      	cmp	r5, #5
  400906:	d1f3      	bne.n	4008f0 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400908:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40090a:	b006      	add	sp, #24
  40090c:	bcf0      	pop	{r4, r5, r6, r7}
  40090e:	4770      	bx	lr
			return 0;
  400910:	2000      	movs	r0, #0
  400912:	e7fa      	b.n	40090a <tc_find_mck_divisor+0x44>
  400914:	2000      	movs	r0, #0
  400916:	e7f8      	b.n	40090a <tc_find_mck_divisor+0x44>
	return 1;
  400918:	2001      	movs	r0, #1
  40091a:	e7f6      	b.n	40090a <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40091c:	2500      	movs	r5, #0
	if (p_uldiv) {
  40091e:	b12a      	cbz	r2, 40092c <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400920:	a906      	add	r1, sp, #24
  400922:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400926:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40092a:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40092c:	2b00      	cmp	r3, #0
  40092e:	d0f3      	beq.n	400918 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400930:	601d      	str	r5, [r3, #0]
	return 1;
  400932:	2001      	movs	r0, #1
  400934:	e7e9      	b.n	40090a <tc_find_mck_divisor+0x44>
	...

00400938 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400938:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40093a:	4810      	ldr	r0, [pc, #64]	; (40097c <sysclk_init+0x44>)
  40093c:	4b10      	ldr	r3, [pc, #64]	; (400980 <sysclk_init+0x48>)
  40093e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400940:	213e      	movs	r1, #62	; 0x3e
  400942:	2000      	movs	r0, #0
  400944:	4b0f      	ldr	r3, [pc, #60]	; (400984 <sysclk_init+0x4c>)
  400946:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400948:	4c0f      	ldr	r4, [pc, #60]	; (400988 <sysclk_init+0x50>)
  40094a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40094c:	2800      	cmp	r0, #0
  40094e:	d0fc      	beq.n	40094a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400950:	4b0e      	ldr	r3, [pc, #56]	; (40098c <sysclk_init+0x54>)
  400952:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400954:	4a0e      	ldr	r2, [pc, #56]	; (400990 <sysclk_init+0x58>)
  400956:	4b0f      	ldr	r3, [pc, #60]	; (400994 <sysclk_init+0x5c>)
  400958:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40095a:	4c0f      	ldr	r4, [pc, #60]	; (400998 <sysclk_init+0x60>)
  40095c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40095e:	2800      	cmp	r0, #0
  400960:	d0fc      	beq.n	40095c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400962:	2002      	movs	r0, #2
  400964:	4b0d      	ldr	r3, [pc, #52]	; (40099c <sysclk_init+0x64>)
  400966:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400968:	2000      	movs	r0, #0
  40096a:	4b0d      	ldr	r3, [pc, #52]	; (4009a0 <sysclk_init+0x68>)
  40096c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40096e:	4b0d      	ldr	r3, [pc, #52]	; (4009a4 <sysclk_init+0x6c>)
  400970:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400972:	4802      	ldr	r0, [pc, #8]	; (40097c <sysclk_init+0x44>)
  400974:	4b02      	ldr	r3, [pc, #8]	; (400980 <sysclk_init+0x48>)
  400976:	4798      	blx	r3
  400978:	bd10      	pop	{r4, pc}
  40097a:	bf00      	nop
  40097c:	11e1a300 	.word	0x11e1a300
  400980:	00401409 	.word	0x00401409
  400984:	00401025 	.word	0x00401025
  400988:	00401079 	.word	0x00401079
  40098c:	00401089 	.word	0x00401089
  400990:	20183f01 	.word	0x20183f01
  400994:	400e0600 	.word	0x400e0600
  400998:	00401099 	.word	0x00401099
  40099c:	00400f89 	.word	0x00400f89
  4009a0:	00400fc1 	.word	0x00400fc1
  4009a4:	004012fd 	.word	0x004012fd

004009a8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4009a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4009ac:	b980      	cbnz	r0, 4009d0 <_read+0x28>
  4009ae:	460c      	mov	r4, r1
  4009b0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4009b2:	2a00      	cmp	r2, #0
  4009b4:	dd0f      	ble.n	4009d6 <_read+0x2e>
  4009b6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4009b8:	4e08      	ldr	r6, [pc, #32]	; (4009dc <_read+0x34>)
  4009ba:	4d09      	ldr	r5, [pc, #36]	; (4009e0 <_read+0x38>)
  4009bc:	6830      	ldr	r0, [r6, #0]
  4009be:	4621      	mov	r1, r4
  4009c0:	682b      	ldr	r3, [r5, #0]
  4009c2:	4798      	blx	r3
		ptr++;
  4009c4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4009c6:	42bc      	cmp	r4, r7
  4009c8:	d1f8      	bne.n	4009bc <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4009ca:	4640      	mov	r0, r8
  4009cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4009d0:	f04f 38ff 	mov.w	r8, #4294967295
  4009d4:	e7f9      	b.n	4009ca <_read+0x22>
	for (; len > 0; --len) {
  4009d6:	4680      	mov	r8, r0
  4009d8:	e7f7      	b.n	4009ca <_read+0x22>
  4009da:	bf00      	nop
  4009dc:	20400a94 	.word	0x20400a94
  4009e0:	20400a8c 	.word	0x20400a8c

004009e4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4009e4:	3801      	subs	r0, #1
  4009e6:	2802      	cmp	r0, #2
  4009e8:	d815      	bhi.n	400a16 <_write+0x32>
{
  4009ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009ee:	460e      	mov	r6, r1
  4009f0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4009f2:	b19a      	cbz	r2, 400a1c <_write+0x38>
  4009f4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4009f6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400a30 <_write+0x4c>
  4009fa:	4f0c      	ldr	r7, [pc, #48]	; (400a2c <_write+0x48>)
  4009fc:	f8d8 0000 	ldr.w	r0, [r8]
  400a00:	f815 1b01 	ldrb.w	r1, [r5], #1
  400a04:	683b      	ldr	r3, [r7, #0]
  400a06:	4798      	blx	r3
  400a08:	2800      	cmp	r0, #0
  400a0a:	db0a      	blt.n	400a22 <_write+0x3e>
  400a0c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400a0e:	3c01      	subs	r4, #1
  400a10:	d1f4      	bne.n	4009fc <_write+0x18>
  400a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400a16:	f04f 30ff 	mov.w	r0, #4294967295
  400a1a:	4770      	bx	lr
	for (; len != 0; --len) {
  400a1c:	4610      	mov	r0, r2
  400a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400a22:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a2a:	bf00      	nop
  400a2c:	20400a90 	.word	0x20400a90
  400a30:	20400a94 	.word	0x20400a94

00400a34 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a3a:	4b5c      	ldr	r3, [pc, #368]	; (400bac <board_init+0x178>)
  400a3c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a42:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a46:	4b5a      	ldr	r3, [pc, #360]	; (400bb0 <board_init+0x17c>)
  400a48:	2200      	movs	r2, #0
  400a4a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a4e:	695a      	ldr	r2, [r3, #20]
  400a50:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a54:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a5a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a5e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a62:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a66:	f007 0007 	and.w	r0, r7, #7
  400a6a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400a6c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400a70:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400a74:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400a78:	f3bf 8f4f 	dsb	sy
  400a7c:	f04f 34ff 	mov.w	r4, #4294967295
  400a80:	fa04 fc00 	lsl.w	ip, r4, r0
  400a84:	fa06 f000 	lsl.w	r0, r6, r0
  400a88:	fa04 f40e 	lsl.w	r4, r4, lr
  400a8c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a90:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a92:	463a      	mov	r2, r7
  400a94:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a96:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a9a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a9e:	3a01      	subs	r2, #1
  400aa0:	4423      	add	r3, r4
  400aa2:	f1b2 3fff 	cmp.w	r2, #4294967295
  400aa6:	d1f6      	bne.n	400a96 <board_init+0x62>
        } while(sets--);
  400aa8:	3e01      	subs	r6, #1
  400aaa:	4460      	add	r0, ip
  400aac:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ab0:	d1ef      	bne.n	400a92 <board_init+0x5e>
  400ab2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400ab6:	4b3e      	ldr	r3, [pc, #248]	; (400bb0 <board_init+0x17c>)
  400ab8:	695a      	ldr	r2, [r3, #20]
  400aba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400abe:	615a      	str	r2, [r3, #20]
  400ac0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ac8:	4a3a      	ldr	r2, [pc, #232]	; (400bb4 <board_init+0x180>)
  400aca:	493b      	ldr	r1, [pc, #236]	; (400bb8 <board_init+0x184>)
  400acc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ace:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400ad2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ad4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ad8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400adc:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ae0:	f022 0201 	bic.w	r2, r2, #1
  400ae4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ae8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400aec:	f022 0201 	bic.w	r2, r2, #1
  400af0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400af4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400af8:	f3bf 8f6f 	isb	sy
  400afc:	200a      	movs	r0, #10
  400afe:	4c2f      	ldr	r4, [pc, #188]	; (400bbc <board_init+0x188>)
  400b00:	47a0      	blx	r4
  400b02:	200b      	movs	r0, #11
  400b04:	47a0      	blx	r4
  400b06:	200c      	movs	r0, #12
  400b08:	47a0      	blx	r4
  400b0a:	2010      	movs	r0, #16
  400b0c:	47a0      	blx	r4
  400b0e:	2011      	movs	r0, #17
  400b10:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b12:	4b2b      	ldr	r3, [pc, #172]	; (400bc0 <board_init+0x18c>)
  400b14:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b18:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b1e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b20:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b24:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b28:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b2a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b2e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b34:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b36:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b3e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b42:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b44:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b4a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b4c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b50:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b54:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400b58:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b5c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b62:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b64:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b6a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b6c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b70:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b72:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b74:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400b78:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b7a:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b7c:	4a11      	ldr	r2, [pc, #68]	; (400bc4 <board_init+0x190>)
  400b7e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b82:	f043 0310 	orr.w	r3, r3, #16
  400b86:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400b8a:	4b0f      	ldr	r3, [pc, #60]	; (400bc8 <board_init+0x194>)
  400b8c:	2210      	movs	r2, #16
  400b8e:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b94:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b96:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400b9c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b9e:	4311      	orrs	r1, r2
  400ba0:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400ba2:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400ba4:	4311      	orrs	r1, r2
  400ba6:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ba8:	605a      	str	r2, [r3, #4]
  400baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bac:	400e1850 	.word	0x400e1850
  400bb0:	e000ed00 	.word	0xe000ed00
  400bb4:	400e0c00 	.word	0x400e0c00
  400bb8:	5a00080c 	.word	0x5a00080c
  400bbc:	004010a9 	.word	0x004010a9
  400bc0:	400e1200 	.word	0x400e1200
  400bc4:	40088000 	.word	0x40088000
  400bc8:	400e1000 	.word	0x400e1000

00400bcc <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400bcc:	b570      	push	{r4, r5, r6, lr}
  400bce:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400bd0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400bd2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400bd4:	4013      	ands	r3, r2
  400bd6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400bd8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400bda:	4e1c      	ldr	r6, [pc, #112]	; (400c4c <afec_process_callback+0x80>)
  400bdc:	4d1c      	ldr	r5, [pc, #112]	; (400c50 <afec_process_callback+0x84>)
  400bde:	42a8      	cmp	r0, r5
  400be0:	bf14      	ite	ne
  400be2:	2000      	movne	r0, #0
  400be4:	2001      	moveq	r0, #1
  400be6:	0105      	lsls	r5, r0, #4
  400be8:	e00b      	b.n	400c02 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400bea:	2c0e      	cmp	r4, #14
  400bec:	d81e      	bhi.n	400c2c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400bee:	9a01      	ldr	r2, [sp, #4]
  400bf0:	f104 010c 	add.w	r1, r4, #12
  400bf4:	2301      	movs	r3, #1
  400bf6:	408b      	lsls	r3, r1
  400bf8:	4213      	tst	r3, r2
  400bfa:	d110      	bne.n	400c1e <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400bfc:	3401      	adds	r4, #1
  400bfe:	2c10      	cmp	r4, #16
  400c00:	d022      	beq.n	400c48 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400c02:	2c0b      	cmp	r4, #11
  400c04:	d8f1      	bhi.n	400bea <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400c06:	9a01      	ldr	r2, [sp, #4]
  400c08:	2301      	movs	r3, #1
  400c0a:	40a3      	lsls	r3, r4
  400c0c:	4213      	tst	r3, r2
  400c0e:	d0f5      	beq.n	400bfc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c10:	192b      	adds	r3, r5, r4
  400c12:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c16:	2b00      	cmp	r3, #0
  400c18:	d0f0      	beq.n	400bfc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c1a:	4798      	blx	r3
  400c1c:	e7ee      	b.n	400bfc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c1e:	192b      	adds	r3, r5, r4
  400c20:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c24:	2b00      	cmp	r3, #0
  400c26:	d0e9      	beq.n	400bfc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c28:	4798      	blx	r3
  400c2a:	e7e7      	b.n	400bfc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400c2c:	9a01      	ldr	r2, [sp, #4]
  400c2e:	f104 010f 	add.w	r1, r4, #15
  400c32:	2301      	movs	r3, #1
  400c34:	408b      	lsls	r3, r1
  400c36:	4213      	tst	r3, r2
  400c38:	d0e0      	beq.n	400bfc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400c3a:	192b      	adds	r3, r5, r4
  400c3c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400c40:	2b00      	cmp	r3, #0
  400c42:	d0db      	beq.n	400bfc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400c44:	4798      	blx	r3
  400c46:	e7d9      	b.n	400bfc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400c48:	b002      	add	sp, #8
  400c4a:	bd70      	pop	{r4, r5, r6, pc}
  400c4c:	20400a98 	.word	0x20400a98
  400c50:	40064000 	.word	0x40064000

00400c54 <afec_ch_set_config>:
{
  400c54:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400c56:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400c58:	2301      	movs	r3, #1
  400c5a:	408b      	lsls	r3, r1
  400c5c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400c60:	7815      	ldrb	r5, [r2, #0]
  400c62:	2d00      	cmp	r5, #0
  400c64:	bf08      	it	eq
  400c66:	2300      	moveq	r3, #0
  400c68:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400c6a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400c6c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400c6e:	004b      	lsls	r3, r1, #1
  400c70:	2103      	movs	r1, #3
  400c72:	4099      	lsls	r1, r3
  400c74:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400c78:	7851      	ldrb	r1, [r2, #1]
  400c7a:	4099      	lsls	r1, r3
  400c7c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400c7e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400c80:	bc30      	pop	{r4, r5}
  400c82:	4770      	bx	lr

00400c84 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400c84:	784b      	ldrb	r3, [r1, #1]
  400c86:	780a      	ldrb	r2, [r1, #0]
  400c88:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400c8a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400c8c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400c8e:	884b      	ldrh	r3, [r1, #2]
  400c90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400c94:	6743      	str	r3, [r0, #116]	; 0x74
  400c96:	4770      	bx	lr

00400c98 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400c98:	2200      	movs	r2, #0
  400c9a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400c9c:	4b08      	ldr	r3, [pc, #32]	; (400cc0 <afec_get_config_defaults+0x28>)
  400c9e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400ca0:	4b08      	ldr	r3, [pc, #32]	; (400cc4 <afec_get_config_defaults+0x2c>)
  400ca2:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400ca4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400ca8:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400caa:	2302      	movs	r3, #2
  400cac:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400cae:	2301      	movs	r3, #1
  400cb0:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400cb2:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400cb4:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400cb6:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400cb8:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400cba:	7583      	strb	r3, [r0, #22]
  400cbc:	4770      	bx	lr
  400cbe:	bf00      	nop
  400cc0:	11e1a300 	.word	0x11e1a300
  400cc4:	005b8d80 	.word	0x005b8d80

00400cc8 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400cc8:	2300      	movs	r3, #0
  400cca:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ccc:	2301      	movs	r3, #1
  400cce:	7043      	strb	r3, [r0, #1]
  400cd0:	4770      	bx	lr

00400cd2 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400cd2:	2300      	movs	r3, #0
  400cd4:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400cd6:	2320      	movs	r3, #32
  400cd8:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400cda:	23ff      	movs	r3, #255	; 0xff
  400cdc:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400cde:	f640 73ff 	movw	r3, #4095	; 0xfff
  400ce2:	8083      	strh	r3, [r0, #4]
  400ce4:	4770      	bx	lr
	...

00400ce8 <afec_init>:
	return afec->AFEC_ISR;
  400ce8:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400cea:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400cee:	d001      	beq.n	400cf4 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400cf0:	2019      	movs	r0, #25
  400cf2:	4770      	bx	lr
{
  400cf4:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400cf6:	2301      	movs	r3, #1
  400cf8:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400cfa:	7ccb      	ldrb	r3, [r1, #19]
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	bf18      	it	ne
  400d00:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400d04:	684b      	ldr	r3, [r1, #4]
  400d06:	688c      	ldr	r4, [r1, #8]
  400d08:	fbb3 f3f4 	udiv	r3, r3, r4
  400d0c:	3b01      	subs	r3, #1
  400d0e:	021b      	lsls	r3, r3, #8
  400d10:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d12:	68cc      	ldr	r4, [r1, #12]
  400d14:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400d18:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400d1a:	7c0c      	ldrb	r4, [r1, #16]
  400d1c:	0624      	lsls	r4, r4, #24
  400d1e:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d22:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400d24:	7c4c      	ldrb	r4, [r1, #17]
  400d26:	0724      	lsls	r4, r4, #28
  400d28:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400d2c:	4323      	orrs	r3, r4
  400d2e:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400d30:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d32:	7d0b      	ldrb	r3, [r1, #20]
  400d34:	2b00      	cmp	r3, #0
  400d36:	bf14      	ite	ne
  400d38:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400d3c:	2300      	moveq	r3, #0
  400d3e:	680a      	ldr	r2, [r1, #0]
  400d40:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400d42:	7d4a      	ldrb	r2, [r1, #21]
  400d44:	2a00      	cmp	r2, #0
  400d46:	bf14      	ite	ne
  400d48:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400d4c:	2200      	moveq	r2, #0
			(config->resolution) |
  400d4e:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400d50:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400d52:	7d8b      	ldrb	r3, [r1, #22]
  400d54:	021b      	lsls	r3, r3, #8
  400d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400d5a:	f043 030c 	orr.w	r3, r3, #12
  400d5e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400d62:	4b0f      	ldr	r3, [pc, #60]	; (400da0 <afec_init+0xb8>)
  400d64:	4298      	cmp	r0, r3
  400d66:	d006      	beq.n	400d76 <afec_init+0x8e>
	if(afec == AFEC1) {
  400d68:	4b0e      	ldr	r3, [pc, #56]	; (400da4 <afec_init+0xbc>)
  400d6a:	4298      	cmp	r0, r3
  400d6c:	d00d      	beq.n	400d8a <afec_init+0xa2>
	return STATUS_OK;
  400d6e:	2000      	movs	r0, #0
}
  400d70:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d74:	4770      	bx	lr
  400d76:	4b0c      	ldr	r3, [pc, #48]	; (400da8 <afec_init+0xc0>)
  400d78:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400d7c:	2200      	movs	r2, #0
  400d7e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d82:	428b      	cmp	r3, r1
  400d84:	d1fb      	bne.n	400d7e <afec_init+0x96>
	return STATUS_OK;
  400d86:	2000      	movs	r0, #0
  400d88:	e7f2      	b.n	400d70 <afec_init+0x88>
  400d8a:	4b08      	ldr	r3, [pc, #32]	; (400dac <afec_init+0xc4>)
  400d8c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400d90:	2200      	movs	r2, #0
  400d92:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400d96:	428b      	cmp	r3, r1
  400d98:	d1fb      	bne.n	400d92 <afec_init+0xaa>
	return STATUS_OK;
  400d9a:	2000      	movs	r0, #0
  400d9c:	e7e8      	b.n	400d70 <afec_init+0x88>
  400d9e:	bf00      	nop
  400da0:	4003c000 	.word	0x4003c000
  400da4:	40064000 	.word	0x40064000
  400da8:	20400a94 	.word	0x20400a94
  400dac:	20400ad8 	.word	0x20400ad8

00400db0 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400db0:	4b0c      	ldr	r3, [pc, #48]	; (400de4 <afec_enable_interrupt+0x34>)
  400db2:	4299      	cmp	r1, r3
  400db4:	d007      	beq.n	400dc6 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400db6:	290b      	cmp	r1, #11
  400db8:	d80b      	bhi.n	400dd2 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400dba:	d006      	beq.n	400dca <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400dbc:	2301      	movs	r3, #1
  400dbe:	fa03 f101 	lsl.w	r1, r3, r1
  400dc2:	6241      	str	r1, [r0, #36]	; 0x24
  400dc4:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400dc6:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400dc8:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400dca:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400dce:	6243      	str	r3, [r0, #36]	; 0x24
  400dd0:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400dd2:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400dd4:	bf94      	ite	ls
  400dd6:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400dd8:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400dda:	2301      	movs	r3, #1
  400ddc:	fa03 f101 	lsl.w	r1, r3, r1
  400de0:	6241      	str	r1, [r0, #36]	; 0x24
  400de2:	4770      	bx	lr
  400de4:	47000fff 	.word	0x47000fff

00400de8 <afec_set_callback>:
{
  400de8:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400dea:	4c11      	ldr	r4, [pc, #68]	; (400e30 <afec_set_callback+0x48>)
  400dec:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400dee:	bf0c      	ite	eq
  400df0:	2410      	moveq	r4, #16
  400df2:	2400      	movne	r4, #0
  400df4:	440c      	add	r4, r1
  400df6:	4d0f      	ldr	r5, [pc, #60]	; (400e34 <afec_set_callback+0x4c>)
  400df8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400dfc:	d10a      	bne.n	400e14 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400dfe:	4a0e      	ldr	r2, [pc, #56]	; (400e38 <afec_set_callback+0x50>)
  400e00:	f44f 7480 	mov.w	r4, #256	; 0x100
  400e04:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e08:	015b      	lsls	r3, r3, #5
  400e0a:	b2db      	uxtb	r3, r3
  400e0c:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e10:	6054      	str	r4, [r2, #4]
  400e12:	e009      	b.n	400e28 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e14:	4a08      	ldr	r2, [pc, #32]	; (400e38 <afec_set_callback+0x50>)
  400e16:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400e1a:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400e1e:	015b      	lsls	r3, r3, #5
  400e20:	b2db      	uxtb	r3, r3
  400e22:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e26:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400e28:	4b04      	ldr	r3, [pc, #16]	; (400e3c <afec_set_callback+0x54>)
  400e2a:	4798      	blx	r3
  400e2c:	bd38      	pop	{r3, r4, r5, pc}
  400e2e:	bf00      	nop
  400e30:	40064000 	.word	0x40064000
  400e34:	20400a98 	.word	0x20400a98
  400e38:	e000e100 	.word	0xe000e100
  400e3c:	00400db1 	.word	0x00400db1

00400e40 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400e40:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400e42:	4802      	ldr	r0, [pc, #8]	; (400e4c <AFEC0_Handler+0xc>)
  400e44:	4b02      	ldr	r3, [pc, #8]	; (400e50 <AFEC0_Handler+0x10>)
  400e46:	4798      	blx	r3
  400e48:	bd08      	pop	{r3, pc}
  400e4a:	bf00      	nop
  400e4c:	4003c000 	.word	0x4003c000
  400e50:	00400bcd 	.word	0x00400bcd

00400e54 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400e54:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400e56:	4802      	ldr	r0, [pc, #8]	; (400e60 <AFEC1_Handler+0xc>)
  400e58:	4b02      	ldr	r3, [pc, #8]	; (400e64 <AFEC1_Handler+0x10>)
  400e5a:	4798      	blx	r3
  400e5c:	bd08      	pop	{r3, pc}
  400e5e:	bf00      	nop
  400e60:	40064000 	.word	0x40064000
  400e64:	00400bcd 	.word	0x00400bcd

00400e68 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400e68:	b500      	push	{lr}
  400e6a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400e6c:	4b13      	ldr	r3, [pc, #76]	; (400ebc <afec_enable+0x54>)
  400e6e:	4298      	cmp	r0, r3
  400e70:	bf0c      	ite	eq
  400e72:	2028      	moveq	r0, #40	; 0x28
  400e74:	201d      	movne	r0, #29
  400e76:	4b12      	ldr	r3, [pc, #72]	; (400ec0 <afec_enable+0x58>)
  400e78:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400e7a:	4b12      	ldr	r3, [pc, #72]	; (400ec4 <afec_enable+0x5c>)
  400e7c:	789b      	ldrb	r3, [r3, #2]
  400e7e:	2bff      	cmp	r3, #255	; 0xff
  400e80:	d01a      	beq.n	400eb8 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e82:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e86:	fab3 f383 	clz	r3, r3
  400e8a:	095b      	lsrs	r3, r3, #5
  400e8c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400e8e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400e90:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e94:	2200      	movs	r2, #0
  400e96:	4b0c      	ldr	r3, [pc, #48]	; (400ec8 <afec_enable+0x60>)
  400e98:	701a      	strb	r2, [r3, #0]
	return flags;
  400e9a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400e9c:	4a09      	ldr	r2, [pc, #36]	; (400ec4 <afec_enable+0x5c>)
  400e9e:	7893      	ldrb	r3, [r2, #2]
  400ea0:	3301      	adds	r3, #1
  400ea2:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400ea4:	b129      	cbz	r1, 400eb2 <afec_enable+0x4a>
		cpu_irq_enable();
  400ea6:	2201      	movs	r2, #1
  400ea8:	4b07      	ldr	r3, [pc, #28]	; (400ec8 <afec_enable+0x60>)
  400eaa:	701a      	strb	r2, [r3, #0]
  400eac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400eb0:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400eb2:	b003      	add	sp, #12
  400eb4:	f85d fb04 	ldr.w	pc, [sp], #4
  400eb8:	e7fe      	b.n	400eb8 <afec_enable+0x50>
  400eba:	bf00      	nop
  400ebc:	40064000 	.word	0x40064000
  400ec0:	004010a9 	.word	0x004010a9
  400ec4:	20400a84 	.word	0x20400a84
  400ec8:	20400000 	.word	0x20400000

00400ecc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ecc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ece:	4770      	bx	lr

00400ed0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ed0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ed2:	4770      	bx	lr

00400ed4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ed8:	4604      	mov	r4, r0
  400eda:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400edc:	4b0e      	ldr	r3, [pc, #56]	; (400f18 <pio_handler_process+0x44>)
  400ede:	4798      	blx	r3
  400ee0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ee2:	4620      	mov	r0, r4
  400ee4:	4b0d      	ldr	r3, [pc, #52]	; (400f1c <pio_handler_process+0x48>)
  400ee6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ee8:	4005      	ands	r5, r0
  400eea:	d013      	beq.n	400f14 <pio_handler_process+0x40>
  400eec:	4c0c      	ldr	r4, [pc, #48]	; (400f20 <pio_handler_process+0x4c>)
  400eee:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ef2:	e003      	b.n	400efc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ef4:	42b4      	cmp	r4, r6
  400ef6:	d00d      	beq.n	400f14 <pio_handler_process+0x40>
  400ef8:	3410      	adds	r4, #16
		while (status != 0) {
  400efa:	b15d      	cbz	r5, 400f14 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400efc:	6820      	ldr	r0, [r4, #0]
  400efe:	4540      	cmp	r0, r8
  400f00:	d1f8      	bne.n	400ef4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f02:	6861      	ldr	r1, [r4, #4]
  400f04:	4229      	tst	r1, r5
  400f06:	d0f5      	beq.n	400ef4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f08:	68e3      	ldr	r3, [r4, #12]
  400f0a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f0c:	6863      	ldr	r3, [r4, #4]
  400f0e:	ea25 0503 	bic.w	r5, r5, r3
  400f12:	e7ef      	b.n	400ef4 <pio_handler_process+0x20>
  400f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f18:	00400ecd 	.word	0x00400ecd
  400f1c:	00400ed1 	.word	0x00400ed1
  400f20:	204009d8 	.word	0x204009d8

00400f24 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f24:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f26:	210a      	movs	r1, #10
  400f28:	4801      	ldr	r0, [pc, #4]	; (400f30 <PIOA_Handler+0xc>)
  400f2a:	4b02      	ldr	r3, [pc, #8]	; (400f34 <PIOA_Handler+0x10>)
  400f2c:	4798      	blx	r3
  400f2e:	bd08      	pop	{r3, pc}
  400f30:	400e0e00 	.word	0x400e0e00
  400f34:	00400ed5 	.word	0x00400ed5

00400f38 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f38:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f3a:	210b      	movs	r1, #11
  400f3c:	4801      	ldr	r0, [pc, #4]	; (400f44 <PIOB_Handler+0xc>)
  400f3e:	4b02      	ldr	r3, [pc, #8]	; (400f48 <PIOB_Handler+0x10>)
  400f40:	4798      	blx	r3
  400f42:	bd08      	pop	{r3, pc}
  400f44:	400e1000 	.word	0x400e1000
  400f48:	00400ed5 	.word	0x00400ed5

00400f4c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f4e:	210c      	movs	r1, #12
  400f50:	4801      	ldr	r0, [pc, #4]	; (400f58 <PIOC_Handler+0xc>)
  400f52:	4b02      	ldr	r3, [pc, #8]	; (400f5c <PIOC_Handler+0x10>)
  400f54:	4798      	blx	r3
  400f56:	bd08      	pop	{r3, pc}
  400f58:	400e1200 	.word	0x400e1200
  400f5c:	00400ed5 	.word	0x00400ed5

00400f60 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f60:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f62:	2110      	movs	r1, #16
  400f64:	4801      	ldr	r0, [pc, #4]	; (400f6c <PIOD_Handler+0xc>)
  400f66:	4b02      	ldr	r3, [pc, #8]	; (400f70 <PIOD_Handler+0x10>)
  400f68:	4798      	blx	r3
  400f6a:	bd08      	pop	{r3, pc}
  400f6c:	400e1400 	.word	0x400e1400
  400f70:	00400ed5 	.word	0x00400ed5

00400f74 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f74:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f76:	2111      	movs	r1, #17
  400f78:	4801      	ldr	r0, [pc, #4]	; (400f80 <PIOE_Handler+0xc>)
  400f7a:	4b02      	ldr	r3, [pc, #8]	; (400f84 <PIOE_Handler+0x10>)
  400f7c:	4798      	blx	r3
  400f7e:	bd08      	pop	{r3, pc}
  400f80:	400e1600 	.word	0x400e1600
  400f84:	00400ed5 	.word	0x00400ed5

00400f88 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f88:	2803      	cmp	r0, #3
  400f8a:	d011      	beq.n	400fb0 <pmc_mck_set_division+0x28>
  400f8c:	2804      	cmp	r0, #4
  400f8e:	d012      	beq.n	400fb6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f90:	2802      	cmp	r0, #2
  400f92:	bf0c      	ite	eq
  400f94:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f98:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f9a:	4a08      	ldr	r2, [pc, #32]	; (400fbc <pmc_mck_set_division+0x34>)
  400f9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400fa2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400fa4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fa6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fa8:	f013 0f08 	tst.w	r3, #8
  400fac:	d0fb      	beq.n	400fa6 <pmc_mck_set_division+0x1e>
}
  400fae:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fb0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400fb4:	e7f1      	b.n	400f9a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fb6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400fba:	e7ee      	b.n	400f9a <pmc_mck_set_division+0x12>
  400fbc:	400e0600 	.word	0x400e0600

00400fc0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fc0:	4a17      	ldr	r2, [pc, #92]	; (401020 <pmc_switch_mck_to_pllack+0x60>)
  400fc2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400fc8:	4318      	orrs	r0, r3
  400fca:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fcc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fce:	f013 0f08 	tst.w	r3, #8
  400fd2:	d10a      	bne.n	400fea <pmc_switch_mck_to_pllack+0x2a>
  400fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fd8:	4911      	ldr	r1, [pc, #68]	; (401020 <pmc_switch_mck_to_pllack+0x60>)
  400fda:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fdc:	f012 0f08 	tst.w	r2, #8
  400fe0:	d103      	bne.n	400fea <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fe2:	3b01      	subs	r3, #1
  400fe4:	d1f9      	bne.n	400fda <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400fe6:	2001      	movs	r0, #1
  400fe8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fea:	4a0d      	ldr	r2, [pc, #52]	; (401020 <pmc_switch_mck_to_pllack+0x60>)
  400fec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fee:	f023 0303 	bic.w	r3, r3, #3
  400ff2:	f043 0302 	orr.w	r3, r3, #2
  400ff6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ff8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ffa:	f013 0f08 	tst.w	r3, #8
  400ffe:	d10a      	bne.n	401016 <pmc_switch_mck_to_pllack+0x56>
  401000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401004:	4906      	ldr	r1, [pc, #24]	; (401020 <pmc_switch_mck_to_pllack+0x60>)
  401006:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401008:	f012 0f08 	tst.w	r2, #8
  40100c:	d105      	bne.n	40101a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40100e:	3b01      	subs	r3, #1
  401010:	d1f9      	bne.n	401006 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401012:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401014:	4770      	bx	lr
	return 0;
  401016:	2000      	movs	r0, #0
  401018:	4770      	bx	lr
  40101a:	2000      	movs	r0, #0
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop
  401020:	400e0600 	.word	0x400e0600

00401024 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401024:	b9a0      	cbnz	r0, 401050 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401026:	480e      	ldr	r0, [pc, #56]	; (401060 <pmc_switch_mainck_to_xtal+0x3c>)
  401028:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40102a:	0209      	lsls	r1, r1, #8
  40102c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40102e:	4a0d      	ldr	r2, [pc, #52]	; (401064 <pmc_switch_mainck_to_xtal+0x40>)
  401030:	401a      	ands	r2, r3
  401032:	4b0d      	ldr	r3, [pc, #52]	; (401068 <pmc_switch_mainck_to_xtal+0x44>)
  401034:	4313      	orrs	r3, r2
  401036:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401038:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40103a:	4602      	mov	r2, r0
  40103c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40103e:	f013 0f01 	tst.w	r3, #1
  401042:	d0fb      	beq.n	40103c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401044:	4a06      	ldr	r2, [pc, #24]	; (401060 <pmc_switch_mainck_to_xtal+0x3c>)
  401046:	6a11      	ldr	r1, [r2, #32]
  401048:	4b08      	ldr	r3, [pc, #32]	; (40106c <pmc_switch_mainck_to_xtal+0x48>)
  40104a:	430b      	orrs	r3, r1
  40104c:	6213      	str	r3, [r2, #32]
  40104e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401050:	4903      	ldr	r1, [pc, #12]	; (401060 <pmc_switch_mainck_to_xtal+0x3c>)
  401052:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401054:	4a06      	ldr	r2, [pc, #24]	; (401070 <pmc_switch_mainck_to_xtal+0x4c>)
  401056:	401a      	ands	r2, r3
  401058:	4b06      	ldr	r3, [pc, #24]	; (401074 <pmc_switch_mainck_to_xtal+0x50>)
  40105a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40105c:	620b      	str	r3, [r1, #32]
  40105e:	4770      	bx	lr
  401060:	400e0600 	.word	0x400e0600
  401064:	ffc8fffc 	.word	0xffc8fffc
  401068:	00370001 	.word	0x00370001
  40106c:	01370000 	.word	0x01370000
  401070:	fec8fffc 	.word	0xfec8fffc
  401074:	01370002 	.word	0x01370002

00401078 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401078:	4b02      	ldr	r3, [pc, #8]	; (401084 <pmc_osc_is_ready_mainck+0xc>)
  40107a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40107c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401080:	4770      	bx	lr
  401082:	bf00      	nop
  401084:	400e0600 	.word	0x400e0600

00401088 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401088:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40108c:	4b01      	ldr	r3, [pc, #4]	; (401094 <pmc_disable_pllack+0xc>)
  40108e:	629a      	str	r2, [r3, #40]	; 0x28
  401090:	4770      	bx	lr
  401092:	bf00      	nop
  401094:	400e0600 	.word	0x400e0600

00401098 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401098:	4b02      	ldr	r3, [pc, #8]	; (4010a4 <pmc_is_locked_pllack+0xc>)
  40109a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40109c:	f000 0002 	and.w	r0, r0, #2
  4010a0:	4770      	bx	lr
  4010a2:	bf00      	nop
  4010a4:	400e0600 	.word	0x400e0600

004010a8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010a8:	283f      	cmp	r0, #63	; 0x3f
  4010aa:	d81e      	bhi.n	4010ea <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010ac:	281f      	cmp	r0, #31
  4010ae:	d80c      	bhi.n	4010ca <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010b0:	4b11      	ldr	r3, [pc, #68]	; (4010f8 <pmc_enable_periph_clk+0x50>)
  4010b2:	699a      	ldr	r2, [r3, #24]
  4010b4:	2301      	movs	r3, #1
  4010b6:	4083      	lsls	r3, r0
  4010b8:	4393      	bics	r3, r2
  4010ba:	d018      	beq.n	4010ee <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010bc:	2301      	movs	r3, #1
  4010be:	fa03 f000 	lsl.w	r0, r3, r0
  4010c2:	4b0d      	ldr	r3, [pc, #52]	; (4010f8 <pmc_enable_periph_clk+0x50>)
  4010c4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010c6:	2000      	movs	r0, #0
  4010c8:	4770      	bx	lr
		ul_id -= 32;
  4010ca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010cc:	4b0a      	ldr	r3, [pc, #40]	; (4010f8 <pmc_enable_periph_clk+0x50>)
  4010ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010d2:	2301      	movs	r3, #1
  4010d4:	4083      	lsls	r3, r0
  4010d6:	4393      	bics	r3, r2
  4010d8:	d00b      	beq.n	4010f2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010da:	2301      	movs	r3, #1
  4010dc:	fa03 f000 	lsl.w	r0, r3, r0
  4010e0:	4b05      	ldr	r3, [pc, #20]	; (4010f8 <pmc_enable_periph_clk+0x50>)
  4010e2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4010e6:	2000      	movs	r0, #0
  4010e8:	4770      	bx	lr
		return 1;
  4010ea:	2001      	movs	r0, #1
  4010ec:	4770      	bx	lr
	return 0;
  4010ee:	2000      	movs	r0, #0
  4010f0:	4770      	bx	lr
  4010f2:	2000      	movs	r0, #0
}
  4010f4:	4770      	bx	lr
  4010f6:	bf00      	nop
  4010f8:	400e0600 	.word	0x400e0600

004010fc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4010fc:	6943      	ldr	r3, [r0, #20]
  4010fe:	f013 0f02 	tst.w	r3, #2
  401102:	d002      	beq.n	40110a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401104:	61c1      	str	r1, [r0, #28]
	return 0;
  401106:	2000      	movs	r0, #0
  401108:	4770      	bx	lr
		return 1;
  40110a:	2001      	movs	r0, #1
}
  40110c:	4770      	bx	lr

0040110e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40110e:	6943      	ldr	r3, [r0, #20]
  401110:	f013 0f01 	tst.w	r3, #1
  401114:	d003      	beq.n	40111e <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401116:	6983      	ldr	r3, [r0, #24]
  401118:	700b      	strb	r3, [r1, #0]
	return 0;
  40111a:	2000      	movs	r0, #0
  40111c:	4770      	bx	lr
		return 1;
  40111e:	2001      	movs	r0, #1
}
  401120:	4770      	bx	lr

00401122 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401122:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401124:	010b      	lsls	r3, r1, #4
  401126:	4293      	cmp	r3, r2
  401128:	d914      	bls.n	401154 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40112a:	00c9      	lsls	r1, r1, #3
  40112c:	084b      	lsrs	r3, r1, #1
  40112e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401132:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401136:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401138:	1e5c      	subs	r4, r3, #1
  40113a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40113e:	428c      	cmp	r4, r1
  401140:	d901      	bls.n	401146 <usart_set_async_baudrate+0x24>
		return 1;
  401142:	2001      	movs	r0, #1
  401144:	e017      	b.n	401176 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401146:	6841      	ldr	r1, [r0, #4]
  401148:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40114c:	6041      	str	r1, [r0, #4]
  40114e:	e00c      	b.n	40116a <usart_set_async_baudrate+0x48>
		return 1;
  401150:	2001      	movs	r0, #1
  401152:	e010      	b.n	401176 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401154:	0859      	lsrs	r1, r3, #1
  401156:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40115a:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40115e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401160:	1e5c      	subs	r4, r3, #1
  401162:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401166:	428c      	cmp	r4, r1
  401168:	d8f2      	bhi.n	401150 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40116a:	0412      	lsls	r2, r2, #16
  40116c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401170:	431a      	orrs	r2, r3
  401172:	6202      	str	r2, [r0, #32]

	return 0;
  401174:	2000      	movs	r0, #0
}
  401176:	f85d 4b04 	ldr.w	r4, [sp], #4
  40117a:	4770      	bx	lr

0040117c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40117c:	4b08      	ldr	r3, [pc, #32]	; (4011a0 <usart_reset+0x24>)
  40117e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401182:	2300      	movs	r3, #0
  401184:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401186:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401188:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40118a:	2388      	movs	r3, #136	; 0x88
  40118c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40118e:	2324      	movs	r3, #36	; 0x24
  401190:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401192:	f44f 7380 	mov.w	r3, #256	; 0x100
  401196:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401198:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40119c:	6003      	str	r3, [r0, #0]
  40119e:	4770      	bx	lr
  4011a0:	55534100 	.word	0x55534100

004011a4 <usart_init_rs232>:
{
  4011a4:	b570      	push	{r4, r5, r6, lr}
  4011a6:	4605      	mov	r5, r0
  4011a8:	460c      	mov	r4, r1
  4011aa:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4011ac:	4b0f      	ldr	r3, [pc, #60]	; (4011ec <usart_init_rs232+0x48>)
  4011ae:	4798      	blx	r3
	ul_reg_val = 0;
  4011b0:	2200      	movs	r2, #0
  4011b2:	4b0f      	ldr	r3, [pc, #60]	; (4011f0 <usart_init_rs232+0x4c>)
  4011b4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4011b6:	b1a4      	cbz	r4, 4011e2 <usart_init_rs232+0x3e>
  4011b8:	4632      	mov	r2, r6
  4011ba:	6821      	ldr	r1, [r4, #0]
  4011bc:	4628      	mov	r0, r5
  4011be:	4b0d      	ldr	r3, [pc, #52]	; (4011f4 <usart_init_rs232+0x50>)
  4011c0:	4798      	blx	r3
  4011c2:	4602      	mov	r2, r0
  4011c4:	b978      	cbnz	r0, 4011e6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011c6:	6863      	ldr	r3, [r4, #4]
  4011c8:	68a1      	ldr	r1, [r4, #8]
  4011ca:	430b      	orrs	r3, r1
  4011cc:	6921      	ldr	r1, [r4, #16]
  4011ce:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4011d0:	68e1      	ldr	r1, [r4, #12]
  4011d2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4011d4:	4906      	ldr	r1, [pc, #24]	; (4011f0 <usart_init_rs232+0x4c>)
  4011d6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4011d8:	6869      	ldr	r1, [r5, #4]
  4011da:	430b      	orrs	r3, r1
  4011dc:	606b      	str	r3, [r5, #4]
}
  4011de:	4610      	mov	r0, r2
  4011e0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4011e2:	2201      	movs	r2, #1
  4011e4:	e7fb      	b.n	4011de <usart_init_rs232+0x3a>
  4011e6:	2201      	movs	r2, #1
  4011e8:	e7f9      	b.n	4011de <usart_init_rs232+0x3a>
  4011ea:	bf00      	nop
  4011ec:	0040117d 	.word	0x0040117d
  4011f0:	20400a48 	.word	0x20400a48
  4011f4:	00401123 	.word	0x00401123

004011f8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4011f8:	2340      	movs	r3, #64	; 0x40
  4011fa:	6003      	str	r3, [r0, #0]
  4011fc:	4770      	bx	lr

004011fe <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4011fe:	2310      	movs	r3, #16
  401200:	6003      	str	r3, [r0, #0]
  401202:	4770      	bx	lr

00401204 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401204:	6943      	ldr	r3, [r0, #20]
  401206:	f013 0f02 	tst.w	r3, #2
  40120a:	d004      	beq.n	401216 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  40120c:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401210:	61c1      	str	r1, [r0, #28]
	return 0;
  401212:	2000      	movs	r0, #0
  401214:	4770      	bx	lr
		return 1;
  401216:	2001      	movs	r0, #1
}
  401218:	4770      	bx	lr

0040121a <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40121a:	6943      	ldr	r3, [r0, #20]
  40121c:	f013 0f01 	tst.w	r3, #1
  401220:	d005      	beq.n	40122e <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401222:	6983      	ldr	r3, [r0, #24]
  401224:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401228:	600b      	str	r3, [r1, #0]
	return 0;
  40122a:	2000      	movs	r0, #0
  40122c:	4770      	bx	lr
		return 1;
  40122e:	2001      	movs	r0, #1
}
  401230:	4770      	bx	lr

00401232 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401232:	e7fe      	b.n	401232 <Dummy_Handler>

00401234 <Reset_Handler>:
{
  401234:	b500      	push	{lr}
  401236:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401238:	4b25      	ldr	r3, [pc, #148]	; (4012d0 <Reset_Handler+0x9c>)
  40123a:	4a26      	ldr	r2, [pc, #152]	; (4012d4 <Reset_Handler+0xa0>)
  40123c:	429a      	cmp	r2, r3
  40123e:	d010      	beq.n	401262 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401240:	4b25      	ldr	r3, [pc, #148]	; (4012d8 <Reset_Handler+0xa4>)
  401242:	4a23      	ldr	r2, [pc, #140]	; (4012d0 <Reset_Handler+0x9c>)
  401244:	429a      	cmp	r2, r3
  401246:	d20c      	bcs.n	401262 <Reset_Handler+0x2e>
  401248:	3b01      	subs	r3, #1
  40124a:	1a9b      	subs	r3, r3, r2
  40124c:	f023 0303 	bic.w	r3, r3, #3
  401250:	3304      	adds	r3, #4
  401252:	4413      	add	r3, r2
  401254:	491f      	ldr	r1, [pc, #124]	; (4012d4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401256:	f851 0b04 	ldr.w	r0, [r1], #4
  40125a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40125e:	429a      	cmp	r2, r3
  401260:	d1f9      	bne.n	401256 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401262:	4b1e      	ldr	r3, [pc, #120]	; (4012dc <Reset_Handler+0xa8>)
  401264:	4a1e      	ldr	r2, [pc, #120]	; (4012e0 <Reset_Handler+0xac>)
  401266:	429a      	cmp	r2, r3
  401268:	d20a      	bcs.n	401280 <Reset_Handler+0x4c>
  40126a:	3b01      	subs	r3, #1
  40126c:	1a9b      	subs	r3, r3, r2
  40126e:	f023 0303 	bic.w	r3, r3, #3
  401272:	3304      	adds	r3, #4
  401274:	4413      	add	r3, r2
                *pDest++ = 0;
  401276:	2100      	movs	r1, #0
  401278:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40127c:	4293      	cmp	r3, r2
  40127e:	d1fb      	bne.n	401278 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401280:	4a18      	ldr	r2, [pc, #96]	; (4012e4 <Reset_Handler+0xb0>)
  401282:	4b19      	ldr	r3, [pc, #100]	; (4012e8 <Reset_Handler+0xb4>)
  401284:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401288:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40128a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40128e:	fab3 f383 	clz	r3, r3
  401292:	095b      	lsrs	r3, r3, #5
  401294:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401296:	b672      	cpsid	i
  401298:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40129c:	2200      	movs	r2, #0
  40129e:	4b13      	ldr	r3, [pc, #76]	; (4012ec <Reset_Handler+0xb8>)
  4012a0:	701a      	strb	r2, [r3, #0]
	return flags;
  4012a2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4012a4:	4a12      	ldr	r2, [pc, #72]	; (4012f0 <Reset_Handler+0xbc>)
  4012a6:	6813      	ldr	r3, [r2, #0]
  4012a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012ac:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012b2:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  4012b6:	b129      	cbz	r1, 4012c4 <Reset_Handler+0x90>
		cpu_irq_enable();
  4012b8:	2201      	movs	r2, #1
  4012ba:	4b0c      	ldr	r3, [pc, #48]	; (4012ec <Reset_Handler+0xb8>)
  4012bc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4012be:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012c2:	b662      	cpsie	i
        __libc_init_array();
  4012c4:	4b0b      	ldr	r3, [pc, #44]	; (4012f4 <Reset_Handler+0xc0>)
  4012c6:	4798      	blx	r3
        main();
  4012c8:	4b0b      	ldr	r3, [pc, #44]	; (4012f8 <Reset_Handler+0xc4>)
  4012ca:	4798      	blx	r3
  4012cc:	e7fe      	b.n	4012cc <Reset_Handler+0x98>
  4012ce:	bf00      	nop
  4012d0:	20400000 	.word	0x20400000
  4012d4:	00404580 	.word	0x00404580
  4012d8:	204009b4 	.word	0x204009b4
  4012dc:	20400b1c 	.word	0x20400b1c
  4012e0:	204009b4 	.word	0x204009b4
  4012e4:	e000ed00 	.word	0xe000ed00
  4012e8:	00400000 	.word	0x00400000
  4012ec:	20400000 	.word	0x20400000
  4012f0:	e000ed88 	.word	0xe000ed88
  4012f4:	004014e5 	.word	0x004014e5
  4012f8:	00400505 	.word	0x00400505

004012fc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4012fc:	4b3b      	ldr	r3, [pc, #236]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  4012fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401300:	f003 0303 	and.w	r3, r3, #3
  401304:	2b01      	cmp	r3, #1
  401306:	d01d      	beq.n	401344 <SystemCoreClockUpdate+0x48>
  401308:	b183      	cbz	r3, 40132c <SystemCoreClockUpdate+0x30>
  40130a:	2b02      	cmp	r3, #2
  40130c:	d036      	beq.n	40137c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40130e:	4b37      	ldr	r3, [pc, #220]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  401310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401312:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401316:	2b70      	cmp	r3, #112	; 0x70
  401318:	d05f      	beq.n	4013da <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40131a:	4b34      	ldr	r3, [pc, #208]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  40131c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40131e:	4934      	ldr	r1, [pc, #208]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  401320:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401324:	680b      	ldr	r3, [r1, #0]
  401326:	40d3      	lsrs	r3, r2
  401328:	600b      	str	r3, [r1, #0]
  40132a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40132c:	4b31      	ldr	r3, [pc, #196]	; (4013f4 <SystemCoreClockUpdate+0xf8>)
  40132e:	695b      	ldr	r3, [r3, #20]
  401330:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401334:	bf14      	ite	ne
  401336:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40133a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40133e:	4b2c      	ldr	r3, [pc, #176]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  401340:	601a      	str	r2, [r3, #0]
  401342:	e7e4      	b.n	40130e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401344:	4b29      	ldr	r3, [pc, #164]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  401346:	6a1b      	ldr	r3, [r3, #32]
  401348:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40134c:	d003      	beq.n	401356 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40134e:	4a2a      	ldr	r2, [pc, #168]	; (4013f8 <SystemCoreClockUpdate+0xfc>)
  401350:	4b27      	ldr	r3, [pc, #156]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  401352:	601a      	str	r2, [r3, #0]
  401354:	e7db      	b.n	40130e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401356:	4a29      	ldr	r2, [pc, #164]	; (4013fc <SystemCoreClockUpdate+0x100>)
  401358:	4b25      	ldr	r3, [pc, #148]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  40135a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40135c:	4b23      	ldr	r3, [pc, #140]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  40135e:	6a1b      	ldr	r3, [r3, #32]
  401360:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401364:	2b10      	cmp	r3, #16
  401366:	d005      	beq.n	401374 <SystemCoreClockUpdate+0x78>
  401368:	2b20      	cmp	r3, #32
  40136a:	d1d0      	bne.n	40130e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40136c:	4a22      	ldr	r2, [pc, #136]	; (4013f8 <SystemCoreClockUpdate+0xfc>)
  40136e:	4b20      	ldr	r3, [pc, #128]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  401370:	601a      	str	r2, [r3, #0]
          break;
  401372:	e7cc      	b.n	40130e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401374:	4a22      	ldr	r2, [pc, #136]	; (401400 <SystemCoreClockUpdate+0x104>)
  401376:	4b1e      	ldr	r3, [pc, #120]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  401378:	601a      	str	r2, [r3, #0]
          break;
  40137a:	e7c8      	b.n	40130e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40137c:	4b1b      	ldr	r3, [pc, #108]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  40137e:	6a1b      	ldr	r3, [r3, #32]
  401380:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401384:	d016      	beq.n	4013b4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401386:	4a1c      	ldr	r2, [pc, #112]	; (4013f8 <SystemCoreClockUpdate+0xfc>)
  401388:	4b19      	ldr	r3, [pc, #100]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  40138a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40138c:	4b17      	ldr	r3, [pc, #92]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  40138e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401390:	f003 0303 	and.w	r3, r3, #3
  401394:	2b02      	cmp	r3, #2
  401396:	d1ba      	bne.n	40130e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401398:	4a14      	ldr	r2, [pc, #80]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  40139a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40139c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40139e:	4814      	ldr	r0, [pc, #80]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4013a0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4013a4:	6803      	ldr	r3, [r0, #0]
  4013a6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4013aa:	b2d2      	uxtb	r2, r2
  4013ac:	fbb3 f3f2 	udiv	r3, r3, r2
  4013b0:	6003      	str	r3, [r0, #0]
  4013b2:	e7ac      	b.n	40130e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013b4:	4a11      	ldr	r2, [pc, #68]	; (4013fc <SystemCoreClockUpdate+0x100>)
  4013b6:	4b0e      	ldr	r3, [pc, #56]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  4013b8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013ba:	4b0c      	ldr	r3, [pc, #48]	; (4013ec <SystemCoreClockUpdate+0xf0>)
  4013bc:	6a1b      	ldr	r3, [r3, #32]
  4013be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013c2:	2b10      	cmp	r3, #16
  4013c4:	d005      	beq.n	4013d2 <SystemCoreClockUpdate+0xd6>
  4013c6:	2b20      	cmp	r3, #32
  4013c8:	d1e0      	bne.n	40138c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4013ca:	4a0b      	ldr	r2, [pc, #44]	; (4013f8 <SystemCoreClockUpdate+0xfc>)
  4013cc:	4b08      	ldr	r3, [pc, #32]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  4013ce:	601a      	str	r2, [r3, #0]
          break;
  4013d0:	e7dc      	b.n	40138c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4013d2:	4a0b      	ldr	r2, [pc, #44]	; (401400 <SystemCoreClockUpdate+0x104>)
  4013d4:	4b06      	ldr	r3, [pc, #24]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  4013d6:	601a      	str	r2, [r3, #0]
          break;
  4013d8:	e7d8      	b.n	40138c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4013da:	4a05      	ldr	r2, [pc, #20]	; (4013f0 <SystemCoreClockUpdate+0xf4>)
  4013dc:	6813      	ldr	r3, [r2, #0]
  4013de:	4909      	ldr	r1, [pc, #36]	; (401404 <SystemCoreClockUpdate+0x108>)
  4013e0:	fba1 1303 	umull	r1, r3, r1, r3
  4013e4:	085b      	lsrs	r3, r3, #1
  4013e6:	6013      	str	r3, [r2, #0]
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	400e0600 	.word	0x400e0600
  4013f0:	20400004 	.word	0x20400004
  4013f4:	400e1810 	.word	0x400e1810
  4013f8:	00b71b00 	.word	0x00b71b00
  4013fc:	003d0900 	.word	0x003d0900
  401400:	007a1200 	.word	0x007a1200
  401404:	aaaaaaab 	.word	0xaaaaaaab

00401408 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401408:	4b16      	ldr	r3, [pc, #88]	; (401464 <system_init_flash+0x5c>)
  40140a:	4298      	cmp	r0, r3
  40140c:	d913      	bls.n	401436 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40140e:	4b16      	ldr	r3, [pc, #88]	; (401468 <system_init_flash+0x60>)
  401410:	4298      	cmp	r0, r3
  401412:	d915      	bls.n	401440 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401414:	4b15      	ldr	r3, [pc, #84]	; (40146c <system_init_flash+0x64>)
  401416:	4298      	cmp	r0, r3
  401418:	d916      	bls.n	401448 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40141a:	4b15      	ldr	r3, [pc, #84]	; (401470 <system_init_flash+0x68>)
  40141c:	4298      	cmp	r0, r3
  40141e:	d917      	bls.n	401450 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401420:	4b14      	ldr	r3, [pc, #80]	; (401474 <system_init_flash+0x6c>)
  401422:	4298      	cmp	r0, r3
  401424:	d918      	bls.n	401458 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401426:	4b14      	ldr	r3, [pc, #80]	; (401478 <system_init_flash+0x70>)
  401428:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40142a:	bf94      	ite	ls
  40142c:	4a13      	ldrls	r2, [pc, #76]	; (40147c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40142e:	4a14      	ldrhi	r2, [pc, #80]	; (401480 <system_init_flash+0x78>)
  401430:	4b14      	ldr	r3, [pc, #80]	; (401484 <system_init_flash+0x7c>)
  401432:	601a      	str	r2, [r3, #0]
  401434:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401436:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40143a:	4b12      	ldr	r3, [pc, #72]	; (401484 <system_init_flash+0x7c>)
  40143c:	601a      	str	r2, [r3, #0]
  40143e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401440:	4a11      	ldr	r2, [pc, #68]	; (401488 <system_init_flash+0x80>)
  401442:	4b10      	ldr	r3, [pc, #64]	; (401484 <system_init_flash+0x7c>)
  401444:	601a      	str	r2, [r3, #0]
  401446:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401448:	4a10      	ldr	r2, [pc, #64]	; (40148c <system_init_flash+0x84>)
  40144a:	4b0e      	ldr	r3, [pc, #56]	; (401484 <system_init_flash+0x7c>)
  40144c:	601a      	str	r2, [r3, #0]
  40144e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401450:	4a0f      	ldr	r2, [pc, #60]	; (401490 <system_init_flash+0x88>)
  401452:	4b0c      	ldr	r3, [pc, #48]	; (401484 <system_init_flash+0x7c>)
  401454:	601a      	str	r2, [r3, #0]
  401456:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401458:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40145c:	4b09      	ldr	r3, [pc, #36]	; (401484 <system_init_flash+0x7c>)
  40145e:	601a      	str	r2, [r3, #0]
  401460:	4770      	bx	lr
  401462:	bf00      	nop
  401464:	015ef3bf 	.word	0x015ef3bf
  401468:	02bde77f 	.word	0x02bde77f
  40146c:	041cdb3f 	.word	0x041cdb3f
  401470:	057bceff 	.word	0x057bceff
  401474:	06dac2bf 	.word	0x06dac2bf
  401478:	0839b67f 	.word	0x0839b67f
  40147c:	04000500 	.word	0x04000500
  401480:	04000600 	.word	0x04000600
  401484:	400e0c00 	.word	0x400e0c00
  401488:	04000100 	.word	0x04000100
  40148c:	04000200 	.word	0x04000200
  401490:	04000300 	.word	0x04000300

00401494 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401494:	4b0a      	ldr	r3, [pc, #40]	; (4014c0 <_sbrk+0x2c>)
  401496:	681b      	ldr	r3, [r3, #0]
  401498:	b153      	cbz	r3, 4014b0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40149a:	4b09      	ldr	r3, [pc, #36]	; (4014c0 <_sbrk+0x2c>)
  40149c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40149e:	181a      	adds	r2, r3, r0
  4014a0:	4908      	ldr	r1, [pc, #32]	; (4014c4 <_sbrk+0x30>)
  4014a2:	4291      	cmp	r1, r2
  4014a4:	db08      	blt.n	4014b8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014a6:	4610      	mov	r0, r2
  4014a8:	4a05      	ldr	r2, [pc, #20]	; (4014c0 <_sbrk+0x2c>)
  4014aa:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014ac:	4618      	mov	r0, r3
  4014ae:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014b0:	4a05      	ldr	r2, [pc, #20]	; (4014c8 <_sbrk+0x34>)
  4014b2:	4b03      	ldr	r3, [pc, #12]	; (4014c0 <_sbrk+0x2c>)
  4014b4:	601a      	str	r2, [r3, #0]
  4014b6:	e7f0      	b.n	40149a <_sbrk+0x6>
		return (caddr_t) -1;	
  4014b8:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014bc:	4770      	bx	lr
  4014be:	bf00      	nop
  4014c0:	20400a4c 	.word	0x20400a4c
  4014c4:	2045fffc 	.word	0x2045fffc
  4014c8:	20402d20 	.word	0x20402d20

004014cc <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4014cc:	f04f 30ff 	mov.w	r0, #4294967295
  4014d0:	4770      	bx	lr

004014d2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4014d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4014d6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4014d8:	2000      	movs	r0, #0
  4014da:	4770      	bx	lr

004014dc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4014dc:	2001      	movs	r0, #1
  4014de:	4770      	bx	lr

004014e0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4014e0:	2000      	movs	r0, #0
  4014e2:	4770      	bx	lr

004014e4 <__libc_init_array>:
  4014e4:	b570      	push	{r4, r5, r6, lr}
  4014e6:	4e0f      	ldr	r6, [pc, #60]	; (401524 <__libc_init_array+0x40>)
  4014e8:	4d0f      	ldr	r5, [pc, #60]	; (401528 <__libc_init_array+0x44>)
  4014ea:	1b76      	subs	r6, r6, r5
  4014ec:	10b6      	asrs	r6, r6, #2
  4014ee:	bf18      	it	ne
  4014f0:	2400      	movne	r4, #0
  4014f2:	d005      	beq.n	401500 <__libc_init_array+0x1c>
  4014f4:	3401      	adds	r4, #1
  4014f6:	f855 3b04 	ldr.w	r3, [r5], #4
  4014fa:	4798      	blx	r3
  4014fc:	42a6      	cmp	r6, r4
  4014fe:	d1f9      	bne.n	4014f4 <__libc_init_array+0x10>
  401500:	4e0a      	ldr	r6, [pc, #40]	; (40152c <__libc_init_array+0x48>)
  401502:	4d0b      	ldr	r5, [pc, #44]	; (401530 <__libc_init_array+0x4c>)
  401504:	1b76      	subs	r6, r6, r5
  401506:	f003 f825 	bl	404554 <_init>
  40150a:	10b6      	asrs	r6, r6, #2
  40150c:	bf18      	it	ne
  40150e:	2400      	movne	r4, #0
  401510:	d006      	beq.n	401520 <__libc_init_array+0x3c>
  401512:	3401      	adds	r4, #1
  401514:	f855 3b04 	ldr.w	r3, [r5], #4
  401518:	4798      	blx	r3
  40151a:	42a6      	cmp	r6, r4
  40151c:	d1f9      	bne.n	401512 <__libc_init_array+0x2e>
  40151e:	bd70      	pop	{r4, r5, r6, pc}
  401520:	bd70      	pop	{r4, r5, r6, pc}
  401522:	bf00      	nop
  401524:	00404560 	.word	0x00404560
  401528:	00404560 	.word	0x00404560
  40152c:	00404568 	.word	0x00404568
  401530:	00404560 	.word	0x00404560

00401534 <iprintf>:
  401534:	b40f      	push	{r0, r1, r2, r3}
  401536:	b500      	push	{lr}
  401538:	4907      	ldr	r1, [pc, #28]	; (401558 <iprintf+0x24>)
  40153a:	b083      	sub	sp, #12
  40153c:	ab04      	add	r3, sp, #16
  40153e:	6808      	ldr	r0, [r1, #0]
  401540:	f853 2b04 	ldr.w	r2, [r3], #4
  401544:	6881      	ldr	r1, [r0, #8]
  401546:	9301      	str	r3, [sp, #4]
  401548:	f000 fa08 	bl	40195c <_vfiprintf_r>
  40154c:	b003      	add	sp, #12
  40154e:	f85d eb04 	ldr.w	lr, [sp], #4
  401552:	b004      	add	sp, #16
  401554:	4770      	bx	lr
  401556:	bf00      	nop
  401558:	20400008 	.word	0x20400008

0040155c <memset>:
  40155c:	b470      	push	{r4, r5, r6}
  40155e:	0786      	lsls	r6, r0, #30
  401560:	d046      	beq.n	4015f0 <memset+0x94>
  401562:	1e54      	subs	r4, r2, #1
  401564:	2a00      	cmp	r2, #0
  401566:	d041      	beq.n	4015ec <memset+0x90>
  401568:	b2ca      	uxtb	r2, r1
  40156a:	4603      	mov	r3, r0
  40156c:	e002      	b.n	401574 <memset+0x18>
  40156e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401572:	d33b      	bcc.n	4015ec <memset+0x90>
  401574:	f803 2b01 	strb.w	r2, [r3], #1
  401578:	079d      	lsls	r5, r3, #30
  40157a:	d1f8      	bne.n	40156e <memset+0x12>
  40157c:	2c03      	cmp	r4, #3
  40157e:	d92e      	bls.n	4015de <memset+0x82>
  401580:	b2cd      	uxtb	r5, r1
  401582:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401586:	2c0f      	cmp	r4, #15
  401588:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40158c:	d919      	bls.n	4015c2 <memset+0x66>
  40158e:	f103 0210 	add.w	r2, r3, #16
  401592:	4626      	mov	r6, r4
  401594:	3e10      	subs	r6, #16
  401596:	2e0f      	cmp	r6, #15
  401598:	f842 5c10 	str.w	r5, [r2, #-16]
  40159c:	f842 5c0c 	str.w	r5, [r2, #-12]
  4015a0:	f842 5c08 	str.w	r5, [r2, #-8]
  4015a4:	f842 5c04 	str.w	r5, [r2, #-4]
  4015a8:	f102 0210 	add.w	r2, r2, #16
  4015ac:	d8f2      	bhi.n	401594 <memset+0x38>
  4015ae:	f1a4 0210 	sub.w	r2, r4, #16
  4015b2:	f022 020f 	bic.w	r2, r2, #15
  4015b6:	f004 040f 	and.w	r4, r4, #15
  4015ba:	3210      	adds	r2, #16
  4015bc:	2c03      	cmp	r4, #3
  4015be:	4413      	add	r3, r2
  4015c0:	d90d      	bls.n	4015de <memset+0x82>
  4015c2:	461e      	mov	r6, r3
  4015c4:	4622      	mov	r2, r4
  4015c6:	3a04      	subs	r2, #4
  4015c8:	2a03      	cmp	r2, #3
  4015ca:	f846 5b04 	str.w	r5, [r6], #4
  4015ce:	d8fa      	bhi.n	4015c6 <memset+0x6a>
  4015d0:	1f22      	subs	r2, r4, #4
  4015d2:	f022 0203 	bic.w	r2, r2, #3
  4015d6:	3204      	adds	r2, #4
  4015d8:	4413      	add	r3, r2
  4015da:	f004 0403 	and.w	r4, r4, #3
  4015de:	b12c      	cbz	r4, 4015ec <memset+0x90>
  4015e0:	b2c9      	uxtb	r1, r1
  4015e2:	441c      	add	r4, r3
  4015e4:	f803 1b01 	strb.w	r1, [r3], #1
  4015e8:	429c      	cmp	r4, r3
  4015ea:	d1fb      	bne.n	4015e4 <memset+0x88>
  4015ec:	bc70      	pop	{r4, r5, r6}
  4015ee:	4770      	bx	lr
  4015f0:	4614      	mov	r4, r2
  4015f2:	4603      	mov	r3, r0
  4015f4:	e7c2      	b.n	40157c <memset+0x20>
  4015f6:	bf00      	nop

004015f8 <_puts_r>:
  4015f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015fa:	4605      	mov	r5, r0
  4015fc:	b089      	sub	sp, #36	; 0x24
  4015fe:	4608      	mov	r0, r1
  401600:	460c      	mov	r4, r1
  401602:	f000 f8fd 	bl	401800 <strlen>
  401606:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401608:	4f14      	ldr	r7, [pc, #80]	; (40165c <_puts_r+0x64>)
  40160a:	9404      	str	r4, [sp, #16]
  40160c:	2601      	movs	r6, #1
  40160e:	1c44      	adds	r4, r0, #1
  401610:	a904      	add	r1, sp, #16
  401612:	2202      	movs	r2, #2
  401614:	9403      	str	r4, [sp, #12]
  401616:	9005      	str	r0, [sp, #20]
  401618:	68ac      	ldr	r4, [r5, #8]
  40161a:	9706      	str	r7, [sp, #24]
  40161c:	9607      	str	r6, [sp, #28]
  40161e:	9101      	str	r1, [sp, #4]
  401620:	9202      	str	r2, [sp, #8]
  401622:	b1b3      	cbz	r3, 401652 <_puts_r+0x5a>
  401624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401628:	049a      	lsls	r2, r3, #18
  40162a:	d406      	bmi.n	40163a <_puts_r+0x42>
  40162c:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40162e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401632:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401636:	81a3      	strh	r3, [r4, #12]
  401638:	6662      	str	r2, [r4, #100]	; 0x64
  40163a:	4621      	mov	r1, r4
  40163c:	4628      	mov	r0, r5
  40163e:	aa01      	add	r2, sp, #4
  401640:	f001 fb26 	bl	402c90 <__sfvwrite_r>
  401644:	2800      	cmp	r0, #0
  401646:	bf14      	ite	ne
  401648:	f04f 30ff 	movne.w	r0, #4294967295
  40164c:	200a      	moveq	r0, #10
  40164e:	b009      	add	sp, #36	; 0x24
  401650:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401652:	4628      	mov	r0, r5
  401654:	f001 f960 	bl	402918 <__sinit>
  401658:	e7e4      	b.n	401624 <_puts_r+0x2c>
  40165a:	bf00      	nop
  40165c:	004043ec 	.word	0x004043ec

00401660 <puts>:
  401660:	4b02      	ldr	r3, [pc, #8]	; (40166c <puts+0xc>)
  401662:	4601      	mov	r1, r0
  401664:	6818      	ldr	r0, [r3, #0]
  401666:	f7ff bfc7 	b.w	4015f8 <_puts_r>
  40166a:	bf00      	nop
  40166c:	20400008 	.word	0x20400008

00401670 <setbuf>:
  401670:	2900      	cmp	r1, #0
  401672:	bf0c      	ite	eq
  401674:	2202      	moveq	r2, #2
  401676:	2200      	movne	r2, #0
  401678:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40167c:	f000 b800 	b.w	401680 <setvbuf>

00401680 <setvbuf>:
  401680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401684:	4c50      	ldr	r4, [pc, #320]	; (4017c8 <setvbuf+0x148>)
  401686:	6825      	ldr	r5, [r4, #0]
  401688:	b083      	sub	sp, #12
  40168a:	4604      	mov	r4, r0
  40168c:	460f      	mov	r7, r1
  40168e:	4690      	mov	r8, r2
  401690:	461e      	mov	r6, r3
  401692:	b115      	cbz	r5, 40169a <setvbuf+0x1a>
  401694:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401696:	2b00      	cmp	r3, #0
  401698:	d077      	beq.n	40178a <setvbuf+0x10a>
  40169a:	f1b8 0f02 	cmp.w	r8, #2
  40169e:	d004      	beq.n	4016aa <setvbuf+0x2a>
  4016a0:	f1b8 0f01 	cmp.w	r8, #1
  4016a4:	d87d      	bhi.n	4017a2 <setvbuf+0x122>
  4016a6:	2e00      	cmp	r6, #0
  4016a8:	db7b      	blt.n	4017a2 <setvbuf+0x122>
  4016aa:	4621      	mov	r1, r4
  4016ac:	4628      	mov	r0, r5
  4016ae:	f001 f89f 	bl	4027f0 <_fflush_r>
  4016b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4016b4:	b141      	cbz	r1, 4016c8 <setvbuf+0x48>
  4016b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4016ba:	4299      	cmp	r1, r3
  4016bc:	d002      	beq.n	4016c4 <setvbuf+0x44>
  4016be:	4628      	mov	r0, r5
  4016c0:	f001 fa00 	bl	402ac4 <_free_r>
  4016c4:	2300      	movs	r3, #0
  4016c6:	6323      	str	r3, [r4, #48]	; 0x30
  4016c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4016cc:	2200      	movs	r2, #0
  4016ce:	61a2      	str	r2, [r4, #24]
  4016d0:	6062      	str	r2, [r4, #4]
  4016d2:	061a      	lsls	r2, r3, #24
  4016d4:	d452      	bmi.n	40177c <setvbuf+0xfc>
  4016d6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4016da:	f023 0303 	bic.w	r3, r3, #3
  4016de:	f1b8 0f02 	cmp.w	r8, #2
  4016e2:	81a3      	strh	r3, [r4, #12]
  4016e4:	d037      	beq.n	401756 <setvbuf+0xd6>
  4016e6:	ab01      	add	r3, sp, #4
  4016e8:	466a      	mov	r2, sp
  4016ea:	4621      	mov	r1, r4
  4016ec:	4628      	mov	r0, r5
  4016ee:	f001 fc7f 	bl	402ff0 <__swhatbuf_r>
  4016f2:	89a3      	ldrh	r3, [r4, #12]
  4016f4:	4318      	orrs	r0, r3
  4016f6:	81a0      	strh	r0, [r4, #12]
  4016f8:	b316      	cbz	r6, 401740 <setvbuf+0xc0>
  4016fa:	b317      	cbz	r7, 401742 <setvbuf+0xc2>
  4016fc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4016fe:	2b00      	cmp	r3, #0
  401700:	d04b      	beq.n	40179a <setvbuf+0x11a>
  401702:	9b00      	ldr	r3, [sp, #0]
  401704:	6027      	str	r7, [r4, #0]
  401706:	429e      	cmp	r6, r3
  401708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40170c:	6127      	str	r7, [r4, #16]
  40170e:	bf1c      	itt	ne
  401710:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  401714:	81a3      	strhne	r3, [r4, #12]
  401716:	f1b8 0f01 	cmp.w	r8, #1
  40171a:	bf04      	itt	eq
  40171c:	f043 0301 	orreq.w	r3, r3, #1
  401720:	81a3      	strheq	r3, [r4, #12]
  401722:	b29b      	uxth	r3, r3
  401724:	f013 0008 	ands.w	r0, r3, #8
  401728:	6166      	str	r6, [r4, #20]
  40172a:	d023      	beq.n	401774 <setvbuf+0xf4>
  40172c:	f013 0001 	ands.w	r0, r3, #1
  401730:	d02f      	beq.n	401792 <setvbuf+0x112>
  401732:	2000      	movs	r0, #0
  401734:	4276      	negs	r6, r6
  401736:	61a6      	str	r6, [r4, #24]
  401738:	60a0      	str	r0, [r4, #8]
  40173a:	b003      	add	sp, #12
  40173c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401740:	9e00      	ldr	r6, [sp, #0]
  401742:	4630      	mov	r0, r6
  401744:	f001 fcc6 	bl	4030d4 <malloc>
  401748:	4607      	mov	r7, r0
  40174a:	b368      	cbz	r0, 4017a8 <setvbuf+0x128>
  40174c:	89a3      	ldrh	r3, [r4, #12]
  40174e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401752:	81a3      	strh	r3, [r4, #12]
  401754:	e7d2      	b.n	4016fc <setvbuf+0x7c>
  401756:	2000      	movs	r0, #0
  401758:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40175c:	f043 0302 	orr.w	r3, r3, #2
  401760:	2500      	movs	r5, #0
  401762:	2101      	movs	r1, #1
  401764:	81a3      	strh	r3, [r4, #12]
  401766:	60a5      	str	r5, [r4, #8]
  401768:	6022      	str	r2, [r4, #0]
  40176a:	6122      	str	r2, [r4, #16]
  40176c:	6161      	str	r1, [r4, #20]
  40176e:	b003      	add	sp, #12
  401770:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401774:	60a0      	str	r0, [r4, #8]
  401776:	b003      	add	sp, #12
  401778:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40177c:	6921      	ldr	r1, [r4, #16]
  40177e:	4628      	mov	r0, r5
  401780:	f001 f9a0 	bl	402ac4 <_free_r>
  401784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401788:	e7a5      	b.n	4016d6 <setvbuf+0x56>
  40178a:	4628      	mov	r0, r5
  40178c:	f001 f8c4 	bl	402918 <__sinit>
  401790:	e783      	b.n	40169a <setvbuf+0x1a>
  401792:	60a6      	str	r6, [r4, #8]
  401794:	b003      	add	sp, #12
  401796:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40179a:	4628      	mov	r0, r5
  40179c:	f001 f8bc 	bl	402918 <__sinit>
  4017a0:	e7af      	b.n	401702 <setvbuf+0x82>
  4017a2:	f04f 30ff 	mov.w	r0, #4294967295
  4017a6:	e7e2      	b.n	40176e <setvbuf+0xee>
  4017a8:	f8dd 9000 	ldr.w	r9, [sp]
  4017ac:	45b1      	cmp	r9, r6
  4017ae:	d006      	beq.n	4017be <setvbuf+0x13e>
  4017b0:	4648      	mov	r0, r9
  4017b2:	f001 fc8f 	bl	4030d4 <malloc>
  4017b6:	4607      	mov	r7, r0
  4017b8:	b108      	cbz	r0, 4017be <setvbuf+0x13e>
  4017ba:	464e      	mov	r6, r9
  4017bc:	e7c6      	b.n	40174c <setvbuf+0xcc>
  4017be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4017c2:	f04f 30ff 	mov.w	r0, #4294967295
  4017c6:	e7c7      	b.n	401758 <setvbuf+0xd8>
  4017c8:	20400008 	.word	0x20400008
	...

00401800 <strlen>:
  401800:	f890 f000 	pld	[r0]
  401804:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401808:	f020 0107 	bic.w	r1, r0, #7
  40180c:	f06f 0c00 	mvn.w	ip, #0
  401810:	f010 0407 	ands.w	r4, r0, #7
  401814:	f891 f020 	pld	[r1, #32]
  401818:	f040 8049 	bne.w	4018ae <strlen+0xae>
  40181c:	f04f 0400 	mov.w	r4, #0
  401820:	f06f 0007 	mvn.w	r0, #7
  401824:	e9d1 2300 	ldrd	r2, r3, [r1]
  401828:	f891 f040 	pld	[r1, #64]	; 0x40
  40182c:	f100 0008 	add.w	r0, r0, #8
  401830:	fa82 f24c 	uadd8	r2, r2, ip
  401834:	faa4 f28c 	sel	r2, r4, ip
  401838:	fa83 f34c 	uadd8	r3, r3, ip
  40183c:	faa2 f38c 	sel	r3, r2, ip
  401840:	bb4b      	cbnz	r3, 401896 <strlen+0x96>
  401842:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401846:	fa82 f24c 	uadd8	r2, r2, ip
  40184a:	f100 0008 	add.w	r0, r0, #8
  40184e:	faa4 f28c 	sel	r2, r4, ip
  401852:	fa83 f34c 	uadd8	r3, r3, ip
  401856:	faa2 f38c 	sel	r3, r2, ip
  40185a:	b9e3      	cbnz	r3, 401896 <strlen+0x96>
  40185c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401860:	fa82 f24c 	uadd8	r2, r2, ip
  401864:	f100 0008 	add.w	r0, r0, #8
  401868:	faa4 f28c 	sel	r2, r4, ip
  40186c:	fa83 f34c 	uadd8	r3, r3, ip
  401870:	faa2 f38c 	sel	r3, r2, ip
  401874:	b97b      	cbnz	r3, 401896 <strlen+0x96>
  401876:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40187a:	f101 0120 	add.w	r1, r1, #32
  40187e:	fa82 f24c 	uadd8	r2, r2, ip
  401882:	f100 0008 	add.w	r0, r0, #8
  401886:	faa4 f28c 	sel	r2, r4, ip
  40188a:	fa83 f34c 	uadd8	r3, r3, ip
  40188e:	faa2 f38c 	sel	r3, r2, ip
  401892:	2b00      	cmp	r3, #0
  401894:	d0c6      	beq.n	401824 <strlen+0x24>
  401896:	2a00      	cmp	r2, #0
  401898:	bf04      	itt	eq
  40189a:	3004      	addeq	r0, #4
  40189c:	461a      	moveq	r2, r3
  40189e:	ba12      	rev	r2, r2
  4018a0:	fab2 f282 	clz	r2, r2
  4018a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4018a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4018ac:	4770      	bx	lr
  4018ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4018b2:	f004 0503 	and.w	r5, r4, #3
  4018b6:	f1c4 0000 	rsb	r0, r4, #0
  4018ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4018be:	f014 0f04 	tst.w	r4, #4
  4018c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4018c6:	fa0c f505 	lsl.w	r5, ip, r5
  4018ca:	ea62 0205 	orn	r2, r2, r5
  4018ce:	bf1c      	itt	ne
  4018d0:	ea63 0305 	ornne	r3, r3, r5
  4018d4:	4662      	movne	r2, ip
  4018d6:	f04f 0400 	mov.w	r4, #0
  4018da:	e7a9      	b.n	401830 <strlen+0x30>

004018dc <__sprint_r.part.0>:
  4018dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4018e2:	049c      	lsls	r4, r3, #18
  4018e4:	4693      	mov	fp, r2
  4018e6:	d52f      	bpl.n	401948 <__sprint_r.part.0+0x6c>
  4018e8:	6893      	ldr	r3, [r2, #8]
  4018ea:	6812      	ldr	r2, [r2, #0]
  4018ec:	b353      	cbz	r3, 401944 <__sprint_r.part.0+0x68>
  4018ee:	460e      	mov	r6, r1
  4018f0:	4607      	mov	r7, r0
  4018f2:	f102 0908 	add.w	r9, r2, #8
  4018f6:	e919 0420 	ldmdb	r9, {r5, sl}
  4018fa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4018fe:	d017      	beq.n	401930 <__sprint_r.part.0+0x54>
  401900:	3d04      	subs	r5, #4
  401902:	2400      	movs	r4, #0
  401904:	e001      	b.n	40190a <__sprint_r.part.0+0x2e>
  401906:	45a0      	cmp	r8, r4
  401908:	d010      	beq.n	40192c <__sprint_r.part.0+0x50>
  40190a:	4632      	mov	r2, r6
  40190c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401910:	4638      	mov	r0, r7
  401912:	f001 f875 	bl	402a00 <_fputwc_r>
  401916:	1c43      	adds	r3, r0, #1
  401918:	f104 0401 	add.w	r4, r4, #1
  40191c:	d1f3      	bne.n	401906 <__sprint_r.part.0+0x2a>
  40191e:	2300      	movs	r3, #0
  401920:	f8cb 3008 	str.w	r3, [fp, #8]
  401924:	f8cb 3004 	str.w	r3, [fp, #4]
  401928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40192c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401930:	f02a 0a03 	bic.w	sl, sl, #3
  401934:	eba3 030a 	sub.w	r3, r3, sl
  401938:	f8cb 3008 	str.w	r3, [fp, #8]
  40193c:	f109 0908 	add.w	r9, r9, #8
  401940:	2b00      	cmp	r3, #0
  401942:	d1d8      	bne.n	4018f6 <__sprint_r.part.0+0x1a>
  401944:	2000      	movs	r0, #0
  401946:	e7ea      	b.n	40191e <__sprint_r.part.0+0x42>
  401948:	f001 f9a2 	bl	402c90 <__sfvwrite_r>
  40194c:	2300      	movs	r3, #0
  40194e:	f8cb 3008 	str.w	r3, [fp, #8]
  401952:	f8cb 3004 	str.w	r3, [fp, #4]
  401956:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40195a:	bf00      	nop

0040195c <_vfiprintf_r>:
  40195c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401960:	b0ad      	sub	sp, #180	; 0xb4
  401962:	461d      	mov	r5, r3
  401964:	9101      	str	r1, [sp, #4]
  401966:	4691      	mov	r9, r2
  401968:	9308      	str	r3, [sp, #32]
  40196a:	9006      	str	r0, [sp, #24]
  40196c:	b118      	cbz	r0, 401976 <_vfiprintf_r+0x1a>
  40196e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401970:	2b00      	cmp	r3, #0
  401972:	f000 80e0 	beq.w	401b36 <_vfiprintf_r+0x1da>
  401976:	9c01      	ldr	r4, [sp, #4]
  401978:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40197c:	b281      	uxth	r1, r0
  40197e:	048b      	lsls	r3, r1, #18
  401980:	d407      	bmi.n	401992 <_vfiprintf_r+0x36>
  401982:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401984:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401988:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40198c:	81a1      	strh	r1, [r4, #12]
  40198e:	6663      	str	r3, [r4, #100]	; 0x64
  401990:	b289      	uxth	r1, r1
  401992:	070f      	lsls	r7, r1, #28
  401994:	f140 80b1 	bpl.w	401afa <_vfiprintf_r+0x19e>
  401998:	9b01      	ldr	r3, [sp, #4]
  40199a:	691b      	ldr	r3, [r3, #16]
  40199c:	2b00      	cmp	r3, #0
  40199e:	f000 80ac 	beq.w	401afa <_vfiprintf_r+0x19e>
  4019a2:	f001 011a 	and.w	r1, r1, #26
  4019a6:	290a      	cmp	r1, #10
  4019a8:	f000 80b5 	beq.w	401b16 <_vfiprintf_r+0x1ba>
  4019ac:	2300      	movs	r3, #0
  4019ae:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  4019b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4019b4:	9311      	str	r3, [sp, #68]	; 0x44
  4019b6:	9310      	str	r3, [sp, #64]	; 0x40
  4019b8:	9304      	str	r3, [sp, #16]
  4019ba:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  4019be:	46da      	mov	sl, fp
  4019c0:	f899 3000 	ldrb.w	r3, [r9]
  4019c4:	464c      	mov	r4, r9
  4019c6:	b1fb      	cbz	r3, 401a08 <_vfiprintf_r+0xac>
  4019c8:	2b25      	cmp	r3, #37	; 0x25
  4019ca:	d102      	bne.n	4019d2 <_vfiprintf_r+0x76>
  4019cc:	e01c      	b.n	401a08 <_vfiprintf_r+0xac>
  4019ce:	2b25      	cmp	r3, #37	; 0x25
  4019d0:	d003      	beq.n	4019da <_vfiprintf_r+0x7e>
  4019d2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4019d6:	2b00      	cmp	r3, #0
  4019d8:	d1f9      	bne.n	4019ce <_vfiprintf_r+0x72>
  4019da:	eba4 0509 	sub.w	r5, r4, r9
  4019de:	b19d      	cbz	r5, 401a08 <_vfiprintf_r+0xac>
  4019e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4019e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019e4:	f8ca 9000 	str.w	r9, [sl]
  4019e8:	3301      	adds	r3, #1
  4019ea:	442a      	add	r2, r5
  4019ec:	2b07      	cmp	r3, #7
  4019ee:	f8ca 5004 	str.w	r5, [sl, #4]
  4019f2:	9211      	str	r2, [sp, #68]	; 0x44
  4019f4:	9310      	str	r3, [sp, #64]	; 0x40
  4019f6:	dd7a      	ble.n	401aee <_vfiprintf_r+0x192>
  4019f8:	2a00      	cmp	r2, #0
  4019fa:	f040 848f 	bne.w	40231c <_vfiprintf_r+0x9c0>
  4019fe:	9b04      	ldr	r3, [sp, #16]
  401a00:	9210      	str	r2, [sp, #64]	; 0x40
  401a02:	442b      	add	r3, r5
  401a04:	46da      	mov	sl, fp
  401a06:	9304      	str	r3, [sp, #16]
  401a08:	7823      	ldrb	r3, [r4, #0]
  401a0a:	2b00      	cmp	r3, #0
  401a0c:	f000 83b1 	beq.w	402172 <_vfiprintf_r+0x816>
  401a10:	2000      	movs	r0, #0
  401a12:	f04f 0300 	mov.w	r3, #0
  401a16:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401a1a:	f104 0901 	add.w	r9, r4, #1
  401a1e:	7862      	ldrb	r2, [r4, #1]
  401a20:	4605      	mov	r5, r0
  401a22:	4606      	mov	r6, r0
  401a24:	4603      	mov	r3, r0
  401a26:	f04f 34ff 	mov.w	r4, #4294967295
  401a2a:	f109 0901 	add.w	r9, r9, #1
  401a2e:	f1a2 0120 	sub.w	r1, r2, #32
  401a32:	2958      	cmp	r1, #88	; 0x58
  401a34:	f200 830e 	bhi.w	402054 <_vfiprintf_r+0x6f8>
  401a38:	e8df f011 	tbh	[pc, r1, lsl #1]
  401a3c:	030c0237 	.word	0x030c0237
  401a40:	02eb030c 	.word	0x02eb030c
  401a44:	030c030c 	.word	0x030c030c
  401a48:	030c030c 	.word	0x030c030c
  401a4c:	030c030c 	.word	0x030c030c
  401a50:	02f0029e 	.word	0x02f0029e
  401a54:	0082030c 	.word	0x0082030c
  401a58:	030c0277 	.word	0x030c0277
  401a5c:	01d401cf 	.word	0x01d401cf
  401a60:	01d401d4 	.word	0x01d401d4
  401a64:	01d401d4 	.word	0x01d401d4
  401a68:	01d401d4 	.word	0x01d401d4
  401a6c:	01d401d4 	.word	0x01d401d4
  401a70:	030c030c 	.word	0x030c030c
  401a74:	030c030c 	.word	0x030c030c
  401a78:	030c030c 	.word	0x030c030c
  401a7c:	030c030c 	.word	0x030c030c
  401a80:	030c030c 	.word	0x030c030c
  401a84:	030c023f 	.word	0x030c023f
  401a88:	030c030c 	.word	0x030c030c
  401a8c:	030c030c 	.word	0x030c030c
  401a90:	030c030c 	.word	0x030c030c
  401a94:	030c030c 	.word	0x030c030c
  401a98:	0246030c 	.word	0x0246030c
  401a9c:	030c030c 	.word	0x030c030c
  401aa0:	030c030c 	.word	0x030c030c
  401aa4:	024a030c 	.word	0x024a030c
  401aa8:	030c030c 	.word	0x030c030c
  401aac:	030c0252 	.word	0x030c0252
  401ab0:	030c030c 	.word	0x030c030c
  401ab4:	030c030c 	.word	0x030c030c
  401ab8:	030c030c 	.word	0x030c030c
  401abc:	030c030c 	.word	0x030c030c
  401ac0:	01e2030c 	.word	0x01e2030c
  401ac4:	030c01f6 	.word	0x030c01f6
  401ac8:	030c030c 	.word	0x030c030c
  401acc:	01f60307 	.word	0x01f60307
  401ad0:	030c030c 	.word	0x030c030c
  401ad4:	030c0291 	.word	0x030c0291
  401ad8:	008702f5 	.word	0x008702f5
  401adc:	02c302b1 	.word	0x02c302b1
  401ae0:	02c8030c 	.word	0x02c8030c
  401ae4:	01bd030c 	.word	0x01bd030c
  401ae8:	030c030c 	.word	0x030c030c
  401aec:	02aa      	.short	0x02aa
  401aee:	f10a 0a08 	add.w	sl, sl, #8
  401af2:	9b04      	ldr	r3, [sp, #16]
  401af4:	442b      	add	r3, r5
  401af6:	9304      	str	r3, [sp, #16]
  401af8:	e786      	b.n	401a08 <_vfiprintf_r+0xac>
  401afa:	9c01      	ldr	r4, [sp, #4]
  401afc:	9806      	ldr	r0, [sp, #24]
  401afe:	4621      	mov	r1, r4
  401b00:	f000 fd62 	bl	4025c8 <__swsetup_r>
  401b04:	2800      	cmp	r0, #0
  401b06:	f040 8340 	bne.w	40218a <_vfiprintf_r+0x82e>
  401b0a:	89a1      	ldrh	r1, [r4, #12]
  401b0c:	f001 011a 	and.w	r1, r1, #26
  401b10:	290a      	cmp	r1, #10
  401b12:	f47f af4b 	bne.w	4019ac <_vfiprintf_r+0x50>
  401b16:	9901      	ldr	r1, [sp, #4]
  401b18:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401b1c:	2b00      	cmp	r3, #0
  401b1e:	f6ff af45 	blt.w	4019ac <_vfiprintf_r+0x50>
  401b22:	462b      	mov	r3, r5
  401b24:	464a      	mov	r2, r9
  401b26:	9806      	ldr	r0, [sp, #24]
  401b28:	f000 fd18 	bl	40255c <__sbprintf>
  401b2c:	9004      	str	r0, [sp, #16]
  401b2e:	9804      	ldr	r0, [sp, #16]
  401b30:	b02d      	add	sp, #180	; 0xb4
  401b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b36:	f000 feef 	bl	402918 <__sinit>
  401b3a:	e71c      	b.n	401976 <_vfiprintf_r+0x1a>
  401b3c:	4276      	negs	r6, r6
  401b3e:	9208      	str	r2, [sp, #32]
  401b40:	f043 0304 	orr.w	r3, r3, #4
  401b44:	f899 2000 	ldrb.w	r2, [r9]
  401b48:	e76f      	b.n	401a2a <_vfiprintf_r+0xce>
  401b4a:	9607      	str	r6, [sp, #28]
  401b4c:	f013 0220 	ands.w	r2, r3, #32
  401b50:	f040 845a 	bne.w	402408 <_vfiprintf_r+0xaac>
  401b54:	f013 0110 	ands.w	r1, r3, #16
  401b58:	f040 83f1 	bne.w	40233e <_vfiprintf_r+0x9e2>
  401b5c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401b60:	f000 83ed 	beq.w	40233e <_vfiprintf_r+0x9e2>
  401b64:	9808      	ldr	r0, [sp, #32]
  401b66:	460a      	mov	r2, r1
  401b68:	4601      	mov	r1, r0
  401b6a:	3104      	adds	r1, #4
  401b6c:	8806      	ldrh	r6, [r0, #0]
  401b6e:	9108      	str	r1, [sp, #32]
  401b70:	2700      	movs	r7, #0
  401b72:	f04f 0100 	mov.w	r1, #0
  401b76:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401b7a:	2500      	movs	r5, #0
  401b7c:	1c61      	adds	r1, r4, #1
  401b7e:	f000 8175 	beq.w	401e6c <_vfiprintf_r+0x510>
  401b82:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401b86:	9103      	str	r1, [sp, #12]
  401b88:	ea56 0107 	orrs.w	r1, r6, r7
  401b8c:	f040 8173 	bne.w	401e76 <_vfiprintf_r+0x51a>
  401b90:	2c00      	cmp	r4, #0
  401b92:	f040 8356 	bne.w	402242 <_vfiprintf_r+0x8e6>
  401b96:	2a00      	cmp	r2, #0
  401b98:	f040 83b2 	bne.w	402300 <_vfiprintf_r+0x9a4>
  401b9c:	f013 0301 	ands.w	r3, r3, #1
  401ba0:	9305      	str	r3, [sp, #20]
  401ba2:	f000 8447 	beq.w	402434 <_vfiprintf_r+0xad8>
  401ba6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  401baa:	2330      	movs	r3, #48	; 0x30
  401bac:	f808 3d41 	strb.w	r3, [r8, #-65]!
  401bb0:	9b05      	ldr	r3, [sp, #20]
  401bb2:	42a3      	cmp	r3, r4
  401bb4:	bfb8      	it	lt
  401bb6:	4623      	movlt	r3, r4
  401bb8:	9302      	str	r3, [sp, #8]
  401bba:	b10d      	cbz	r5, 401bc0 <_vfiprintf_r+0x264>
  401bbc:	3301      	adds	r3, #1
  401bbe:	9302      	str	r3, [sp, #8]
  401bc0:	9b03      	ldr	r3, [sp, #12]
  401bc2:	f013 0302 	ands.w	r3, r3, #2
  401bc6:	9309      	str	r3, [sp, #36]	; 0x24
  401bc8:	d002      	beq.n	401bd0 <_vfiprintf_r+0x274>
  401bca:	9b02      	ldr	r3, [sp, #8]
  401bcc:	3302      	adds	r3, #2
  401bce:	9302      	str	r3, [sp, #8]
  401bd0:	9b03      	ldr	r3, [sp, #12]
  401bd2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401bd6:	930a      	str	r3, [sp, #40]	; 0x28
  401bd8:	f040 8263 	bne.w	4020a2 <_vfiprintf_r+0x746>
  401bdc:	9b07      	ldr	r3, [sp, #28]
  401bde:	9a02      	ldr	r2, [sp, #8]
  401be0:	1a9d      	subs	r5, r3, r2
  401be2:	2d00      	cmp	r5, #0
  401be4:	f340 825d 	ble.w	4020a2 <_vfiprintf_r+0x746>
  401be8:	2d10      	cmp	r5, #16
  401bea:	f340 8477 	ble.w	4024dc <_vfiprintf_r+0xb80>
  401bee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401bf0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401bf2:	4eb9      	ldr	r6, [pc, #740]	; (401ed8 <_vfiprintf_r+0x57c>)
  401bf4:	46d6      	mov	lr, sl
  401bf6:	2710      	movs	r7, #16
  401bf8:	46a2      	mov	sl, r4
  401bfa:	4619      	mov	r1, r3
  401bfc:	9c06      	ldr	r4, [sp, #24]
  401bfe:	e007      	b.n	401c10 <_vfiprintf_r+0x2b4>
  401c00:	f101 0c02 	add.w	ip, r1, #2
  401c04:	f10e 0e08 	add.w	lr, lr, #8
  401c08:	4601      	mov	r1, r0
  401c0a:	3d10      	subs	r5, #16
  401c0c:	2d10      	cmp	r5, #16
  401c0e:	dd11      	ble.n	401c34 <_vfiprintf_r+0x2d8>
  401c10:	1c48      	adds	r0, r1, #1
  401c12:	3210      	adds	r2, #16
  401c14:	2807      	cmp	r0, #7
  401c16:	9211      	str	r2, [sp, #68]	; 0x44
  401c18:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401c1c:	9010      	str	r0, [sp, #64]	; 0x40
  401c1e:	ddef      	ble.n	401c00 <_vfiprintf_r+0x2a4>
  401c20:	2a00      	cmp	r2, #0
  401c22:	f040 8231 	bne.w	402088 <_vfiprintf_r+0x72c>
  401c26:	3d10      	subs	r5, #16
  401c28:	2d10      	cmp	r5, #16
  401c2a:	4611      	mov	r1, r2
  401c2c:	f04f 0c01 	mov.w	ip, #1
  401c30:	46de      	mov	lr, fp
  401c32:	dced      	bgt.n	401c10 <_vfiprintf_r+0x2b4>
  401c34:	4654      	mov	r4, sl
  401c36:	4661      	mov	r1, ip
  401c38:	46f2      	mov	sl, lr
  401c3a:	442a      	add	r2, r5
  401c3c:	2907      	cmp	r1, #7
  401c3e:	9211      	str	r2, [sp, #68]	; 0x44
  401c40:	f8ca 6000 	str.w	r6, [sl]
  401c44:	f8ca 5004 	str.w	r5, [sl, #4]
  401c48:	9110      	str	r1, [sp, #64]	; 0x40
  401c4a:	f300 82e6 	bgt.w	40221a <_vfiprintf_r+0x8be>
  401c4e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c52:	f10a 0a08 	add.w	sl, sl, #8
  401c56:	1c48      	adds	r0, r1, #1
  401c58:	2d00      	cmp	r5, #0
  401c5a:	f040 822a 	bne.w	4020b2 <_vfiprintf_r+0x756>
  401c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c60:	2b00      	cmp	r3, #0
  401c62:	f000 8244 	beq.w	4020ee <_vfiprintf_r+0x792>
  401c66:	3202      	adds	r2, #2
  401c68:	a90e      	add	r1, sp, #56	; 0x38
  401c6a:	2302      	movs	r3, #2
  401c6c:	2807      	cmp	r0, #7
  401c6e:	9211      	str	r2, [sp, #68]	; 0x44
  401c70:	9010      	str	r0, [sp, #64]	; 0x40
  401c72:	e88a 000a 	stmia.w	sl, {r1, r3}
  401c76:	f340 8236 	ble.w	4020e6 <_vfiprintf_r+0x78a>
  401c7a:	2a00      	cmp	r2, #0
  401c7c:	f040 838b 	bne.w	402396 <_vfiprintf_r+0xa3a>
  401c80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c82:	2b80      	cmp	r3, #128	; 0x80
  401c84:	f04f 0001 	mov.w	r0, #1
  401c88:	4611      	mov	r1, r2
  401c8a:	46da      	mov	sl, fp
  401c8c:	f040 8233 	bne.w	4020f6 <_vfiprintf_r+0x79a>
  401c90:	9b07      	ldr	r3, [sp, #28]
  401c92:	9d02      	ldr	r5, [sp, #8]
  401c94:	1b5e      	subs	r6, r3, r5
  401c96:	2e00      	cmp	r6, #0
  401c98:	f340 822d 	ble.w	4020f6 <_vfiprintf_r+0x79a>
  401c9c:	2e10      	cmp	r6, #16
  401c9e:	4d8f      	ldr	r5, [pc, #572]	; (401edc <_vfiprintf_r+0x580>)
  401ca0:	f340 842f 	ble.w	402502 <_vfiprintf_r+0xba6>
  401ca4:	46d4      	mov	ip, sl
  401ca6:	2710      	movs	r7, #16
  401ca8:	46a2      	mov	sl, r4
  401caa:	9c06      	ldr	r4, [sp, #24]
  401cac:	e007      	b.n	401cbe <_vfiprintf_r+0x362>
  401cae:	f101 0e02 	add.w	lr, r1, #2
  401cb2:	f10c 0c08 	add.w	ip, ip, #8
  401cb6:	4601      	mov	r1, r0
  401cb8:	3e10      	subs	r6, #16
  401cba:	2e10      	cmp	r6, #16
  401cbc:	dd11      	ble.n	401ce2 <_vfiprintf_r+0x386>
  401cbe:	1c48      	adds	r0, r1, #1
  401cc0:	3210      	adds	r2, #16
  401cc2:	2807      	cmp	r0, #7
  401cc4:	9211      	str	r2, [sp, #68]	; 0x44
  401cc6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401cca:	9010      	str	r0, [sp, #64]	; 0x40
  401ccc:	ddef      	ble.n	401cae <_vfiprintf_r+0x352>
  401cce:	2a00      	cmp	r2, #0
  401cd0:	f040 8296 	bne.w	402200 <_vfiprintf_r+0x8a4>
  401cd4:	3e10      	subs	r6, #16
  401cd6:	2e10      	cmp	r6, #16
  401cd8:	f04f 0e01 	mov.w	lr, #1
  401cdc:	4611      	mov	r1, r2
  401cde:	46dc      	mov	ip, fp
  401ce0:	dced      	bgt.n	401cbe <_vfiprintf_r+0x362>
  401ce2:	4654      	mov	r4, sl
  401ce4:	46e2      	mov	sl, ip
  401ce6:	4432      	add	r2, r6
  401ce8:	f1be 0f07 	cmp.w	lr, #7
  401cec:	9211      	str	r2, [sp, #68]	; 0x44
  401cee:	e88a 0060 	stmia.w	sl, {r5, r6}
  401cf2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401cf6:	f300 835b 	bgt.w	4023b0 <_vfiprintf_r+0xa54>
  401cfa:	9b05      	ldr	r3, [sp, #20]
  401cfc:	1ae4      	subs	r4, r4, r3
  401cfe:	2c00      	cmp	r4, #0
  401d00:	f10a 0a08 	add.w	sl, sl, #8
  401d04:	f10e 0001 	add.w	r0, lr, #1
  401d08:	4671      	mov	r1, lr
  401d0a:	f300 81f9 	bgt.w	402100 <_vfiprintf_r+0x7a4>
  401d0e:	9905      	ldr	r1, [sp, #20]
  401d10:	f8ca 8000 	str.w	r8, [sl]
  401d14:	440a      	add	r2, r1
  401d16:	2807      	cmp	r0, #7
  401d18:	9211      	str	r2, [sp, #68]	; 0x44
  401d1a:	f8ca 1004 	str.w	r1, [sl, #4]
  401d1e:	9010      	str	r0, [sp, #64]	; 0x40
  401d20:	f340 8255 	ble.w	4021ce <_vfiprintf_r+0x872>
  401d24:	2a00      	cmp	r2, #0
  401d26:	f040 82ee 	bne.w	402306 <_vfiprintf_r+0x9aa>
  401d2a:	9b03      	ldr	r3, [sp, #12]
  401d2c:	9210      	str	r2, [sp, #64]	; 0x40
  401d2e:	0758      	lsls	r0, r3, #29
  401d30:	d538      	bpl.n	401da4 <_vfiprintf_r+0x448>
  401d32:	9b07      	ldr	r3, [sp, #28]
  401d34:	9902      	ldr	r1, [sp, #8]
  401d36:	1a5c      	subs	r4, r3, r1
  401d38:	2c00      	cmp	r4, #0
  401d3a:	f340 82ba 	ble.w	4022b2 <_vfiprintf_r+0x956>
  401d3e:	46da      	mov	sl, fp
  401d40:	2c10      	cmp	r4, #16
  401d42:	f340 83da 	ble.w	4024fa <_vfiprintf_r+0xb9e>
  401d46:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d48:	4e63      	ldr	r6, [pc, #396]	; (401ed8 <_vfiprintf_r+0x57c>)
  401d4a:	9f06      	ldr	r7, [sp, #24]
  401d4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401d50:	2510      	movs	r5, #16
  401d52:	e006      	b.n	401d62 <_vfiprintf_r+0x406>
  401d54:	1c88      	adds	r0, r1, #2
  401d56:	f10a 0a08 	add.w	sl, sl, #8
  401d5a:	4619      	mov	r1, r3
  401d5c:	3c10      	subs	r4, #16
  401d5e:	2c10      	cmp	r4, #16
  401d60:	dd13      	ble.n	401d8a <_vfiprintf_r+0x42e>
  401d62:	1c4b      	adds	r3, r1, #1
  401d64:	3210      	adds	r2, #16
  401d66:	2b07      	cmp	r3, #7
  401d68:	9211      	str	r2, [sp, #68]	; 0x44
  401d6a:	f8ca 6000 	str.w	r6, [sl]
  401d6e:	f8ca 5004 	str.w	r5, [sl, #4]
  401d72:	9310      	str	r3, [sp, #64]	; 0x40
  401d74:	ddee      	ble.n	401d54 <_vfiprintf_r+0x3f8>
  401d76:	2a00      	cmp	r2, #0
  401d78:	f040 820b 	bne.w	402192 <_vfiprintf_r+0x836>
  401d7c:	3c10      	subs	r4, #16
  401d7e:	2c10      	cmp	r4, #16
  401d80:	f04f 0001 	mov.w	r0, #1
  401d84:	4611      	mov	r1, r2
  401d86:	46da      	mov	sl, fp
  401d88:	dceb      	bgt.n	401d62 <_vfiprintf_r+0x406>
  401d8a:	4422      	add	r2, r4
  401d8c:	2807      	cmp	r0, #7
  401d8e:	9211      	str	r2, [sp, #68]	; 0x44
  401d90:	f8ca 6000 	str.w	r6, [sl]
  401d94:	f8ca 4004 	str.w	r4, [sl, #4]
  401d98:	9010      	str	r0, [sp, #64]	; 0x40
  401d9a:	f340 8223 	ble.w	4021e4 <_vfiprintf_r+0x888>
  401d9e:	2a00      	cmp	r2, #0
  401da0:	f040 8367 	bne.w	402472 <_vfiprintf_r+0xb16>
  401da4:	9b04      	ldr	r3, [sp, #16]
  401da6:	9a07      	ldr	r2, [sp, #28]
  401da8:	9902      	ldr	r1, [sp, #8]
  401daa:	428a      	cmp	r2, r1
  401dac:	bfac      	ite	ge
  401dae:	189b      	addge	r3, r3, r2
  401db0:	185b      	addlt	r3, r3, r1
  401db2:	9304      	str	r3, [sp, #16]
  401db4:	e21f      	b.n	4021f6 <_vfiprintf_r+0x89a>
  401db6:	9607      	str	r6, [sp, #28]
  401db8:	069e      	lsls	r6, r3, #26
  401dba:	f100 8319 	bmi.w	4023f0 <_vfiprintf_r+0xa94>
  401dbe:	9908      	ldr	r1, [sp, #32]
  401dc0:	06dd      	lsls	r5, r3, #27
  401dc2:	460a      	mov	r2, r1
  401dc4:	f100 82b5 	bmi.w	402332 <_vfiprintf_r+0x9d6>
  401dc8:	0658      	lsls	r0, r3, #25
  401dca:	f140 82b2 	bpl.w	402332 <_vfiprintf_r+0x9d6>
  401dce:	880e      	ldrh	r6, [r1, #0]
  401dd0:	3104      	adds	r1, #4
  401dd2:	2700      	movs	r7, #0
  401dd4:	2201      	movs	r2, #1
  401dd6:	9108      	str	r1, [sp, #32]
  401dd8:	e6cb      	b.n	401b72 <_vfiprintf_r+0x216>
  401dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401dde:	f899 2000 	ldrb.w	r2, [r9]
  401de2:	e622      	b.n	401a2a <_vfiprintf_r+0xce>
  401de4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401de8:	2600      	movs	r6, #0
  401dea:	f819 2b01 	ldrb.w	r2, [r9], #1
  401dee:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401df2:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401df6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401dfa:	2909      	cmp	r1, #9
  401dfc:	d9f5      	bls.n	401dea <_vfiprintf_r+0x48e>
  401dfe:	e616      	b.n	401a2e <_vfiprintf_r+0xd2>
  401e00:	9908      	ldr	r1, [sp, #32]
  401e02:	9607      	str	r6, [sp, #28]
  401e04:	680a      	ldr	r2, [r1, #0]
  401e06:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401e0a:	f04f 0000 	mov.w	r0, #0
  401e0e:	460a      	mov	r2, r1
  401e10:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401e14:	3204      	adds	r2, #4
  401e16:	2001      	movs	r0, #1
  401e18:	9002      	str	r0, [sp, #8]
  401e1a:	9208      	str	r2, [sp, #32]
  401e1c:	9005      	str	r0, [sp, #20]
  401e1e:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401e22:	9303      	str	r3, [sp, #12]
  401e24:	2400      	movs	r4, #0
  401e26:	e6cb      	b.n	401bc0 <_vfiprintf_r+0x264>
  401e28:	9607      	str	r6, [sp, #28]
  401e2a:	2800      	cmp	r0, #0
  401e2c:	f040 8382 	bne.w	402534 <_vfiprintf_r+0xbd8>
  401e30:	069e      	lsls	r6, r3, #26
  401e32:	f100 82d1 	bmi.w	4023d8 <_vfiprintf_r+0xa7c>
  401e36:	06dd      	lsls	r5, r3, #27
  401e38:	f100 828d 	bmi.w	402356 <_vfiprintf_r+0x9fa>
  401e3c:	0658      	lsls	r0, r3, #25
  401e3e:	f140 828a 	bpl.w	402356 <_vfiprintf_r+0x9fa>
  401e42:	9d08      	ldr	r5, [sp, #32]
  401e44:	f9b5 6000 	ldrsh.w	r6, [r5]
  401e48:	462a      	mov	r2, r5
  401e4a:	17f7      	asrs	r7, r6, #31
  401e4c:	3204      	adds	r2, #4
  401e4e:	4630      	mov	r0, r6
  401e50:	4639      	mov	r1, r7
  401e52:	9208      	str	r2, [sp, #32]
  401e54:	2800      	cmp	r0, #0
  401e56:	f171 0200 	sbcs.w	r2, r1, #0
  401e5a:	f2c0 82ee 	blt.w	40243a <_vfiprintf_r+0xade>
  401e5e:	1c61      	adds	r1, r4, #1
  401e60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e64:	f04f 0201 	mov.w	r2, #1
  401e68:	f47f ae8b 	bne.w	401b82 <_vfiprintf_r+0x226>
  401e6c:	ea56 0107 	orrs.w	r1, r6, r7
  401e70:	f000 81e8 	beq.w	402244 <_vfiprintf_r+0x8e8>
  401e74:	9303      	str	r3, [sp, #12]
  401e76:	2a01      	cmp	r2, #1
  401e78:	f000 8225 	beq.w	4022c6 <_vfiprintf_r+0x96a>
  401e7c:	2a02      	cmp	r2, #2
  401e7e:	f040 81f5 	bne.w	40226c <_vfiprintf_r+0x910>
  401e82:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401e84:	46d8      	mov	r8, fp
  401e86:	0933      	lsrs	r3, r6, #4
  401e88:	f006 010f 	and.w	r1, r6, #15
  401e8c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401e90:	093a      	lsrs	r2, r7, #4
  401e92:	461e      	mov	r6, r3
  401e94:	4617      	mov	r7, r2
  401e96:	5c43      	ldrb	r3, [r0, r1]
  401e98:	f808 3d01 	strb.w	r3, [r8, #-1]!
  401e9c:	ea56 0307 	orrs.w	r3, r6, r7
  401ea0:	d1f1      	bne.n	401e86 <_vfiprintf_r+0x52a>
  401ea2:	ebab 0308 	sub.w	r3, fp, r8
  401ea6:	9305      	str	r3, [sp, #20]
  401ea8:	e682      	b.n	401bb0 <_vfiprintf_r+0x254>
  401eaa:	f899 2000 	ldrb.w	r2, [r9]
  401eae:	2d00      	cmp	r5, #0
  401eb0:	f47f adbb 	bne.w	401a2a <_vfiprintf_r+0xce>
  401eb4:	2001      	movs	r0, #1
  401eb6:	2520      	movs	r5, #32
  401eb8:	e5b7      	b.n	401a2a <_vfiprintf_r+0xce>
  401eba:	9607      	str	r6, [sp, #28]
  401ebc:	2800      	cmp	r0, #0
  401ebe:	f040 8336 	bne.w	40252e <_vfiprintf_r+0xbd2>
  401ec2:	f043 0310 	orr.w	r3, r3, #16
  401ec6:	e7b3      	b.n	401e30 <_vfiprintf_r+0x4d4>
  401ec8:	9607      	str	r6, [sp, #28]
  401eca:	f043 0310 	orr.w	r3, r3, #16
  401ece:	e63d      	b.n	401b4c <_vfiprintf_r+0x1f0>
  401ed0:	9607      	str	r6, [sp, #28]
  401ed2:	f043 0310 	orr.w	r3, r3, #16
  401ed6:	e76f      	b.n	401db8 <_vfiprintf_r+0x45c>
  401ed8:	00404420 	.word	0x00404420
  401edc:	00404430 	.word	0x00404430
  401ee0:	9607      	str	r6, [sp, #28]
  401ee2:	2800      	cmp	r0, #0
  401ee4:	f040 832c 	bne.w	402540 <_vfiprintf_r+0xbe4>
  401ee8:	49b0      	ldr	r1, [pc, #704]	; (4021ac <_vfiprintf_r+0x850>)
  401eea:	910b      	str	r1, [sp, #44]	; 0x2c
  401eec:	069f      	lsls	r7, r3, #26
  401eee:	f100 8297 	bmi.w	402420 <_vfiprintf_r+0xac4>
  401ef2:	9808      	ldr	r0, [sp, #32]
  401ef4:	06de      	lsls	r6, r3, #27
  401ef6:	4601      	mov	r1, r0
  401ef8:	f100 8228 	bmi.w	40234c <_vfiprintf_r+0x9f0>
  401efc:	065d      	lsls	r5, r3, #25
  401efe:	f140 8225 	bpl.w	40234c <_vfiprintf_r+0x9f0>
  401f02:	3104      	adds	r1, #4
  401f04:	8806      	ldrh	r6, [r0, #0]
  401f06:	9108      	str	r1, [sp, #32]
  401f08:	2700      	movs	r7, #0
  401f0a:	07d8      	lsls	r0, r3, #31
  401f0c:	f140 81d9 	bpl.w	4022c2 <_vfiprintf_r+0x966>
  401f10:	ea56 0107 	orrs.w	r1, r6, r7
  401f14:	f000 81d5 	beq.w	4022c2 <_vfiprintf_r+0x966>
  401f18:	2130      	movs	r1, #48	; 0x30
  401f1a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401f1e:	f043 0302 	orr.w	r3, r3, #2
  401f22:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401f26:	2202      	movs	r2, #2
  401f28:	e623      	b.n	401b72 <_vfiprintf_r+0x216>
  401f2a:	f899 2000 	ldrb.w	r2, [r9]
  401f2e:	2a2a      	cmp	r2, #42	; 0x2a
  401f30:	f109 0701 	add.w	r7, r9, #1
  401f34:	f000 82f0 	beq.w	402518 <_vfiprintf_r+0xbbc>
  401f38:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f3c:	2909      	cmp	r1, #9
  401f3e:	46b9      	mov	r9, r7
  401f40:	f04f 0400 	mov.w	r4, #0
  401f44:	f63f ad73 	bhi.w	401a2e <_vfiprintf_r+0xd2>
  401f48:	f819 2b01 	ldrb.w	r2, [r9], #1
  401f4c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401f50:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401f54:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401f58:	2909      	cmp	r1, #9
  401f5a:	d9f5      	bls.n	401f48 <_vfiprintf_r+0x5ec>
  401f5c:	e567      	b.n	401a2e <_vfiprintf_r+0xd2>
  401f5e:	f899 2000 	ldrb.w	r2, [r9]
  401f62:	2a6c      	cmp	r2, #108	; 0x6c
  401f64:	bf03      	ittte	eq
  401f66:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  401f6a:	f043 0320 	orreq.w	r3, r3, #32
  401f6e:	f109 0901 	addeq.w	r9, r9, #1
  401f72:	f043 0310 	orrne.w	r3, r3, #16
  401f76:	e558      	b.n	401a2a <_vfiprintf_r+0xce>
  401f78:	9908      	ldr	r1, [sp, #32]
  401f7a:	680e      	ldr	r6, [r1, #0]
  401f7c:	460a      	mov	r2, r1
  401f7e:	2e00      	cmp	r6, #0
  401f80:	f102 0204 	add.w	r2, r2, #4
  401f84:	f6ff adda 	blt.w	401b3c <_vfiprintf_r+0x1e0>
  401f88:	9208      	str	r2, [sp, #32]
  401f8a:	f899 2000 	ldrb.w	r2, [r9]
  401f8e:	e54c      	b.n	401a2a <_vfiprintf_r+0xce>
  401f90:	9607      	str	r6, [sp, #28]
  401f92:	2800      	cmp	r0, #0
  401f94:	f040 82da 	bne.w	40254c <_vfiprintf_r+0xbf0>
  401f98:	4985      	ldr	r1, [pc, #532]	; (4021b0 <_vfiprintf_r+0x854>)
  401f9a:	910b      	str	r1, [sp, #44]	; 0x2c
  401f9c:	e7a6      	b.n	401eec <_vfiprintf_r+0x590>
  401f9e:	9808      	ldr	r0, [sp, #32]
  401fa0:	4a83      	ldr	r2, [pc, #524]	; (4021b0 <_vfiprintf_r+0x854>)
  401fa2:	9607      	str	r6, [sp, #28]
  401fa4:	920b      	str	r2, [sp, #44]	; 0x2c
  401fa6:	6806      	ldr	r6, [r0, #0]
  401fa8:	2278      	movs	r2, #120	; 0x78
  401faa:	2130      	movs	r1, #48	; 0x30
  401fac:	3004      	adds	r0, #4
  401fae:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401fb2:	f043 0302 	orr.w	r3, r3, #2
  401fb6:	9008      	str	r0, [sp, #32]
  401fb8:	2700      	movs	r7, #0
  401fba:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401fbe:	2202      	movs	r2, #2
  401fc0:	e5d7      	b.n	401b72 <_vfiprintf_r+0x216>
  401fc2:	f043 0320 	orr.w	r3, r3, #32
  401fc6:	f899 2000 	ldrb.w	r2, [r9]
  401fca:	e52e      	b.n	401a2a <_vfiprintf_r+0xce>
  401fcc:	9908      	ldr	r1, [sp, #32]
  401fce:	9607      	str	r6, [sp, #28]
  401fd0:	f8d1 8000 	ldr.w	r8, [r1]
  401fd4:	f04f 0200 	mov.w	r2, #0
  401fd8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401fdc:	1d0e      	adds	r6, r1, #4
  401fde:	f1b8 0f00 	cmp.w	r8, #0
  401fe2:	f000 8281 	beq.w	4024e8 <_vfiprintf_r+0xb8c>
  401fe6:	1c67      	adds	r7, r4, #1
  401fe8:	f000 8260 	beq.w	4024ac <_vfiprintf_r+0xb50>
  401fec:	4622      	mov	r2, r4
  401fee:	2100      	movs	r1, #0
  401ff0:	4640      	mov	r0, r8
  401ff2:	9302      	str	r3, [sp, #8]
  401ff4:	f001 fb3c 	bl	403670 <memchr>
  401ff8:	9b02      	ldr	r3, [sp, #8]
  401ffa:	2800      	cmp	r0, #0
  401ffc:	f000 8284 	beq.w	402508 <_vfiprintf_r+0xbac>
  402000:	eba0 0208 	sub.w	r2, r0, r8
  402004:	9205      	str	r2, [sp, #20]
  402006:	9608      	str	r6, [sp, #32]
  402008:	9303      	str	r3, [sp, #12]
  40200a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40200e:	2400      	movs	r4, #0
  402010:	e5ce      	b.n	401bb0 <_vfiprintf_r+0x254>
  402012:	f043 0301 	orr.w	r3, r3, #1
  402016:	f899 2000 	ldrb.w	r2, [r9]
  40201a:	e506      	b.n	401a2a <_vfiprintf_r+0xce>
  40201c:	f899 2000 	ldrb.w	r2, [r9]
  402020:	2001      	movs	r0, #1
  402022:	252b      	movs	r5, #43	; 0x2b
  402024:	e501      	b.n	401a2a <_vfiprintf_r+0xce>
  402026:	2800      	cmp	r0, #0
  402028:	f040 8287 	bne.w	40253a <_vfiprintf_r+0xbde>
  40202c:	0699      	lsls	r1, r3, #26
  40202e:	f100 8231 	bmi.w	402494 <_vfiprintf_r+0xb38>
  402032:	06da      	lsls	r2, r3, #27
  402034:	d421      	bmi.n	40207a <_vfiprintf_r+0x71e>
  402036:	065b      	lsls	r3, r3, #25
  402038:	d51f      	bpl.n	40207a <_vfiprintf_r+0x71e>
  40203a:	9a08      	ldr	r2, [sp, #32]
  40203c:	6813      	ldr	r3, [r2, #0]
  40203e:	3204      	adds	r2, #4
  402040:	9208      	str	r2, [sp, #32]
  402042:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  402046:	801a      	strh	r2, [r3, #0]
  402048:	e4ba      	b.n	4019c0 <_vfiprintf_r+0x64>
  40204a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40204e:	f899 2000 	ldrb.w	r2, [r9]
  402052:	e4ea      	b.n	401a2a <_vfiprintf_r+0xce>
  402054:	9607      	str	r6, [sp, #28]
  402056:	2800      	cmp	r0, #0
  402058:	f040 8275 	bne.w	402546 <_vfiprintf_r+0xbea>
  40205c:	2a00      	cmp	r2, #0
  40205e:	f000 8088 	beq.w	402172 <_vfiprintf_r+0x816>
  402062:	2101      	movs	r1, #1
  402064:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  402068:	f04f 0200 	mov.w	r2, #0
  40206c:	9102      	str	r1, [sp, #8]
  40206e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  402072:	9105      	str	r1, [sp, #20]
  402074:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  402078:	e6d3      	b.n	401e22 <_vfiprintf_r+0x4c6>
  40207a:	9a08      	ldr	r2, [sp, #32]
  40207c:	6813      	ldr	r3, [r2, #0]
  40207e:	3204      	adds	r2, #4
  402080:	9208      	str	r2, [sp, #32]
  402082:	9a04      	ldr	r2, [sp, #16]
  402084:	601a      	str	r2, [r3, #0]
  402086:	e49b      	b.n	4019c0 <_vfiprintf_r+0x64>
  402088:	aa0f      	add	r2, sp, #60	; 0x3c
  40208a:	9901      	ldr	r1, [sp, #4]
  40208c:	4620      	mov	r0, r4
  40208e:	f7ff fc25 	bl	4018dc <__sprint_r.part.0>
  402092:	2800      	cmp	r0, #0
  402094:	d174      	bne.n	402180 <_vfiprintf_r+0x824>
  402096:	9910      	ldr	r1, [sp, #64]	; 0x40
  402098:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40209a:	f101 0c01 	add.w	ip, r1, #1
  40209e:	46de      	mov	lr, fp
  4020a0:	e5b3      	b.n	401c0a <_vfiprintf_r+0x2ae>
  4020a2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4020a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020a6:	1c48      	adds	r0, r1, #1
  4020a8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4020ac:	2d00      	cmp	r5, #0
  4020ae:	f43f add6 	beq.w	401c5e <_vfiprintf_r+0x302>
  4020b2:	3201      	adds	r2, #1
  4020b4:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4020b8:	2101      	movs	r1, #1
  4020ba:	2807      	cmp	r0, #7
  4020bc:	9211      	str	r2, [sp, #68]	; 0x44
  4020be:	9010      	str	r0, [sp, #64]	; 0x40
  4020c0:	f8ca 5000 	str.w	r5, [sl]
  4020c4:	f8ca 1004 	str.w	r1, [sl, #4]
  4020c8:	f340 80b6 	ble.w	402238 <_vfiprintf_r+0x8dc>
  4020cc:	2a00      	cmp	r2, #0
  4020ce:	f040 8155 	bne.w	40237c <_vfiprintf_r+0xa20>
  4020d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020d4:	2b00      	cmp	r3, #0
  4020d6:	f43f add3 	beq.w	401c80 <_vfiprintf_r+0x324>
  4020da:	ab0e      	add	r3, sp, #56	; 0x38
  4020dc:	2202      	movs	r2, #2
  4020de:	4608      	mov	r0, r1
  4020e0:	931c      	str	r3, [sp, #112]	; 0x70
  4020e2:	921d      	str	r2, [sp, #116]	; 0x74
  4020e4:	46da      	mov	sl, fp
  4020e6:	4601      	mov	r1, r0
  4020e8:	f10a 0a08 	add.w	sl, sl, #8
  4020ec:	3001      	adds	r0, #1
  4020ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4020f0:	2b80      	cmp	r3, #128	; 0x80
  4020f2:	f43f adcd 	beq.w	401c90 <_vfiprintf_r+0x334>
  4020f6:	9b05      	ldr	r3, [sp, #20]
  4020f8:	1ae4      	subs	r4, r4, r3
  4020fa:	2c00      	cmp	r4, #0
  4020fc:	f77f ae07 	ble.w	401d0e <_vfiprintf_r+0x3b2>
  402100:	2c10      	cmp	r4, #16
  402102:	4d2c      	ldr	r5, [pc, #176]	; (4021b4 <_vfiprintf_r+0x858>)
  402104:	dd1d      	ble.n	402142 <_vfiprintf_r+0x7e6>
  402106:	46d6      	mov	lr, sl
  402108:	2610      	movs	r6, #16
  40210a:	9f06      	ldr	r7, [sp, #24]
  40210c:	f8dd a004 	ldr.w	sl, [sp, #4]
  402110:	e006      	b.n	402120 <_vfiprintf_r+0x7c4>
  402112:	1c88      	adds	r0, r1, #2
  402114:	f10e 0e08 	add.w	lr, lr, #8
  402118:	4619      	mov	r1, r3
  40211a:	3c10      	subs	r4, #16
  40211c:	2c10      	cmp	r4, #16
  40211e:	dd0f      	ble.n	402140 <_vfiprintf_r+0x7e4>
  402120:	1c4b      	adds	r3, r1, #1
  402122:	3210      	adds	r2, #16
  402124:	2b07      	cmp	r3, #7
  402126:	9211      	str	r2, [sp, #68]	; 0x44
  402128:	e88e 0060 	stmia.w	lr, {r5, r6}
  40212c:	9310      	str	r3, [sp, #64]	; 0x40
  40212e:	ddf0      	ble.n	402112 <_vfiprintf_r+0x7b6>
  402130:	b9a2      	cbnz	r2, 40215c <_vfiprintf_r+0x800>
  402132:	3c10      	subs	r4, #16
  402134:	2c10      	cmp	r4, #16
  402136:	f04f 0001 	mov.w	r0, #1
  40213a:	4611      	mov	r1, r2
  40213c:	46de      	mov	lr, fp
  40213e:	dcef      	bgt.n	402120 <_vfiprintf_r+0x7c4>
  402140:	46f2      	mov	sl, lr
  402142:	4422      	add	r2, r4
  402144:	2807      	cmp	r0, #7
  402146:	9211      	str	r2, [sp, #68]	; 0x44
  402148:	f8ca 5000 	str.w	r5, [sl]
  40214c:	f8ca 4004 	str.w	r4, [sl, #4]
  402150:	9010      	str	r0, [sp, #64]	; 0x40
  402152:	dc31      	bgt.n	4021b8 <_vfiprintf_r+0x85c>
  402154:	f10a 0a08 	add.w	sl, sl, #8
  402158:	3001      	adds	r0, #1
  40215a:	e5d8      	b.n	401d0e <_vfiprintf_r+0x3b2>
  40215c:	aa0f      	add	r2, sp, #60	; 0x3c
  40215e:	4651      	mov	r1, sl
  402160:	4638      	mov	r0, r7
  402162:	f7ff fbbb 	bl	4018dc <__sprint_r.part.0>
  402166:	b958      	cbnz	r0, 402180 <_vfiprintf_r+0x824>
  402168:	9910      	ldr	r1, [sp, #64]	; 0x40
  40216a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40216c:	1c48      	adds	r0, r1, #1
  40216e:	46de      	mov	lr, fp
  402170:	e7d3      	b.n	40211a <_vfiprintf_r+0x7be>
  402172:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402174:	b123      	cbz	r3, 402180 <_vfiprintf_r+0x824>
  402176:	9806      	ldr	r0, [sp, #24]
  402178:	9901      	ldr	r1, [sp, #4]
  40217a:	aa0f      	add	r2, sp, #60	; 0x3c
  40217c:	f7ff fbae 	bl	4018dc <__sprint_r.part.0>
  402180:	9b01      	ldr	r3, [sp, #4]
  402182:	899b      	ldrh	r3, [r3, #12]
  402184:	065b      	lsls	r3, r3, #25
  402186:	f57f acd2 	bpl.w	401b2e <_vfiprintf_r+0x1d2>
  40218a:	f04f 33ff 	mov.w	r3, #4294967295
  40218e:	9304      	str	r3, [sp, #16]
  402190:	e4cd      	b.n	401b2e <_vfiprintf_r+0x1d2>
  402192:	aa0f      	add	r2, sp, #60	; 0x3c
  402194:	4641      	mov	r1, r8
  402196:	4638      	mov	r0, r7
  402198:	f7ff fba0 	bl	4018dc <__sprint_r.part.0>
  40219c:	2800      	cmp	r0, #0
  40219e:	d1ef      	bne.n	402180 <_vfiprintf_r+0x824>
  4021a0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021a4:	1c48      	adds	r0, r1, #1
  4021a6:	46da      	mov	sl, fp
  4021a8:	e5d8      	b.n	401d5c <_vfiprintf_r+0x400>
  4021aa:	bf00      	nop
  4021ac:	004043f0 	.word	0x004043f0
  4021b0:	00404404 	.word	0x00404404
  4021b4:	00404430 	.word	0x00404430
  4021b8:	2a00      	cmp	r2, #0
  4021ba:	f040 8100 	bne.w	4023be <_vfiprintf_r+0xa62>
  4021be:	9a05      	ldr	r2, [sp, #20]
  4021c0:	921d      	str	r2, [sp, #116]	; 0x74
  4021c2:	2301      	movs	r3, #1
  4021c4:	9211      	str	r2, [sp, #68]	; 0x44
  4021c6:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  4021ca:	9310      	str	r3, [sp, #64]	; 0x40
  4021cc:	46da      	mov	sl, fp
  4021ce:	f10a 0a08 	add.w	sl, sl, #8
  4021d2:	9b03      	ldr	r3, [sp, #12]
  4021d4:	0759      	lsls	r1, r3, #29
  4021d6:	d505      	bpl.n	4021e4 <_vfiprintf_r+0x888>
  4021d8:	9b07      	ldr	r3, [sp, #28]
  4021da:	9902      	ldr	r1, [sp, #8]
  4021dc:	1a5c      	subs	r4, r3, r1
  4021de:	2c00      	cmp	r4, #0
  4021e0:	f73f adae 	bgt.w	401d40 <_vfiprintf_r+0x3e4>
  4021e4:	9b04      	ldr	r3, [sp, #16]
  4021e6:	9907      	ldr	r1, [sp, #28]
  4021e8:	9802      	ldr	r0, [sp, #8]
  4021ea:	4281      	cmp	r1, r0
  4021ec:	bfac      	ite	ge
  4021ee:	185b      	addge	r3, r3, r1
  4021f0:	181b      	addlt	r3, r3, r0
  4021f2:	9304      	str	r3, [sp, #16]
  4021f4:	bb7a      	cbnz	r2, 402256 <_vfiprintf_r+0x8fa>
  4021f6:	2300      	movs	r3, #0
  4021f8:	9310      	str	r3, [sp, #64]	; 0x40
  4021fa:	46da      	mov	sl, fp
  4021fc:	f7ff bbe0 	b.w	4019c0 <_vfiprintf_r+0x64>
  402200:	aa0f      	add	r2, sp, #60	; 0x3c
  402202:	9901      	ldr	r1, [sp, #4]
  402204:	4620      	mov	r0, r4
  402206:	f7ff fb69 	bl	4018dc <__sprint_r.part.0>
  40220a:	2800      	cmp	r0, #0
  40220c:	d1b8      	bne.n	402180 <_vfiprintf_r+0x824>
  40220e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402210:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402212:	f101 0e01 	add.w	lr, r1, #1
  402216:	46dc      	mov	ip, fp
  402218:	e54e      	b.n	401cb8 <_vfiprintf_r+0x35c>
  40221a:	2a00      	cmp	r2, #0
  40221c:	f040 811c 	bne.w	402458 <_vfiprintf_r+0xafc>
  402220:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  402224:	2900      	cmp	r1, #0
  402226:	f000 8111 	beq.w	40244c <_vfiprintf_r+0xaf0>
  40222a:	2201      	movs	r2, #1
  40222c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  402230:	4610      	mov	r0, r2
  402232:	921d      	str	r2, [sp, #116]	; 0x74
  402234:	911c      	str	r1, [sp, #112]	; 0x70
  402236:	46da      	mov	sl, fp
  402238:	4601      	mov	r1, r0
  40223a:	f10a 0a08 	add.w	sl, sl, #8
  40223e:	3001      	adds	r0, #1
  402240:	e50d      	b.n	401c5e <_vfiprintf_r+0x302>
  402242:	9b03      	ldr	r3, [sp, #12]
  402244:	2a01      	cmp	r2, #1
  402246:	f000 8090 	beq.w	40236a <_vfiprintf_r+0xa0e>
  40224a:	2a02      	cmp	r2, #2
  40224c:	d10b      	bne.n	402266 <_vfiprintf_r+0x90a>
  40224e:	9303      	str	r3, [sp, #12]
  402250:	2600      	movs	r6, #0
  402252:	2700      	movs	r7, #0
  402254:	e615      	b.n	401e82 <_vfiprintf_r+0x526>
  402256:	aa0f      	add	r2, sp, #60	; 0x3c
  402258:	9901      	ldr	r1, [sp, #4]
  40225a:	9806      	ldr	r0, [sp, #24]
  40225c:	f7ff fb3e 	bl	4018dc <__sprint_r.part.0>
  402260:	2800      	cmp	r0, #0
  402262:	d0c8      	beq.n	4021f6 <_vfiprintf_r+0x89a>
  402264:	e78c      	b.n	402180 <_vfiprintf_r+0x824>
  402266:	9303      	str	r3, [sp, #12]
  402268:	2600      	movs	r6, #0
  40226a:	2700      	movs	r7, #0
  40226c:	4659      	mov	r1, fp
  40226e:	e000      	b.n	402272 <_vfiprintf_r+0x916>
  402270:	4641      	mov	r1, r8
  402272:	08f2      	lsrs	r2, r6, #3
  402274:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402278:	08f8      	lsrs	r0, r7, #3
  40227a:	f006 0307 	and.w	r3, r6, #7
  40227e:	4607      	mov	r7, r0
  402280:	4616      	mov	r6, r2
  402282:	3330      	adds	r3, #48	; 0x30
  402284:	ea56 0207 	orrs.w	r2, r6, r7
  402288:	f801 3c01 	strb.w	r3, [r1, #-1]
  40228c:	f101 38ff 	add.w	r8, r1, #4294967295
  402290:	d1ee      	bne.n	402270 <_vfiprintf_r+0x914>
  402292:	9a03      	ldr	r2, [sp, #12]
  402294:	07d6      	lsls	r6, r2, #31
  402296:	f57f ae04 	bpl.w	401ea2 <_vfiprintf_r+0x546>
  40229a:	2b30      	cmp	r3, #48	; 0x30
  40229c:	f43f ae01 	beq.w	401ea2 <_vfiprintf_r+0x546>
  4022a0:	3902      	subs	r1, #2
  4022a2:	2330      	movs	r3, #48	; 0x30
  4022a4:	f808 3c01 	strb.w	r3, [r8, #-1]
  4022a8:	ebab 0301 	sub.w	r3, fp, r1
  4022ac:	9305      	str	r3, [sp, #20]
  4022ae:	4688      	mov	r8, r1
  4022b0:	e47e      	b.n	401bb0 <_vfiprintf_r+0x254>
  4022b2:	9b04      	ldr	r3, [sp, #16]
  4022b4:	9a07      	ldr	r2, [sp, #28]
  4022b6:	428a      	cmp	r2, r1
  4022b8:	bfac      	ite	ge
  4022ba:	189b      	addge	r3, r3, r2
  4022bc:	185b      	addlt	r3, r3, r1
  4022be:	9304      	str	r3, [sp, #16]
  4022c0:	e799      	b.n	4021f6 <_vfiprintf_r+0x89a>
  4022c2:	2202      	movs	r2, #2
  4022c4:	e455      	b.n	401b72 <_vfiprintf_r+0x216>
  4022c6:	2f00      	cmp	r7, #0
  4022c8:	bf08      	it	eq
  4022ca:	2e0a      	cmpeq	r6, #10
  4022cc:	d34c      	bcc.n	402368 <_vfiprintf_r+0xa0c>
  4022ce:	46d8      	mov	r8, fp
  4022d0:	4630      	mov	r0, r6
  4022d2:	4639      	mov	r1, r7
  4022d4:	220a      	movs	r2, #10
  4022d6:	2300      	movs	r3, #0
  4022d8:	f001 feb4 	bl	404044 <__aeabi_uldivmod>
  4022dc:	3230      	adds	r2, #48	; 0x30
  4022de:	f808 2d01 	strb.w	r2, [r8, #-1]!
  4022e2:	4630      	mov	r0, r6
  4022e4:	4639      	mov	r1, r7
  4022e6:	2300      	movs	r3, #0
  4022e8:	220a      	movs	r2, #10
  4022ea:	f001 feab 	bl	404044 <__aeabi_uldivmod>
  4022ee:	4606      	mov	r6, r0
  4022f0:	460f      	mov	r7, r1
  4022f2:	ea56 0307 	orrs.w	r3, r6, r7
  4022f6:	d1eb      	bne.n	4022d0 <_vfiprintf_r+0x974>
  4022f8:	ebab 0308 	sub.w	r3, fp, r8
  4022fc:	9305      	str	r3, [sp, #20]
  4022fe:	e457      	b.n	401bb0 <_vfiprintf_r+0x254>
  402300:	9405      	str	r4, [sp, #20]
  402302:	46d8      	mov	r8, fp
  402304:	e454      	b.n	401bb0 <_vfiprintf_r+0x254>
  402306:	aa0f      	add	r2, sp, #60	; 0x3c
  402308:	9901      	ldr	r1, [sp, #4]
  40230a:	9806      	ldr	r0, [sp, #24]
  40230c:	f7ff fae6 	bl	4018dc <__sprint_r.part.0>
  402310:	2800      	cmp	r0, #0
  402312:	f47f af35 	bne.w	402180 <_vfiprintf_r+0x824>
  402316:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402318:	46da      	mov	sl, fp
  40231a:	e75a      	b.n	4021d2 <_vfiprintf_r+0x876>
  40231c:	aa0f      	add	r2, sp, #60	; 0x3c
  40231e:	9901      	ldr	r1, [sp, #4]
  402320:	9806      	ldr	r0, [sp, #24]
  402322:	f7ff fadb 	bl	4018dc <__sprint_r.part.0>
  402326:	2800      	cmp	r0, #0
  402328:	f47f af2a 	bne.w	402180 <_vfiprintf_r+0x824>
  40232c:	46da      	mov	sl, fp
  40232e:	f7ff bbe0 	b.w	401af2 <_vfiprintf_r+0x196>
  402332:	3104      	adds	r1, #4
  402334:	6816      	ldr	r6, [r2, #0]
  402336:	9108      	str	r1, [sp, #32]
  402338:	2201      	movs	r2, #1
  40233a:	2700      	movs	r7, #0
  40233c:	e419      	b.n	401b72 <_vfiprintf_r+0x216>
  40233e:	9808      	ldr	r0, [sp, #32]
  402340:	4601      	mov	r1, r0
  402342:	3104      	adds	r1, #4
  402344:	6806      	ldr	r6, [r0, #0]
  402346:	9108      	str	r1, [sp, #32]
  402348:	2700      	movs	r7, #0
  40234a:	e412      	b.n	401b72 <_vfiprintf_r+0x216>
  40234c:	680e      	ldr	r6, [r1, #0]
  40234e:	3104      	adds	r1, #4
  402350:	9108      	str	r1, [sp, #32]
  402352:	2700      	movs	r7, #0
  402354:	e5d9      	b.n	401f0a <_vfiprintf_r+0x5ae>
  402356:	9908      	ldr	r1, [sp, #32]
  402358:	680e      	ldr	r6, [r1, #0]
  40235a:	460a      	mov	r2, r1
  40235c:	17f7      	asrs	r7, r6, #31
  40235e:	3204      	adds	r2, #4
  402360:	9208      	str	r2, [sp, #32]
  402362:	4630      	mov	r0, r6
  402364:	4639      	mov	r1, r7
  402366:	e575      	b.n	401e54 <_vfiprintf_r+0x4f8>
  402368:	9b03      	ldr	r3, [sp, #12]
  40236a:	9303      	str	r3, [sp, #12]
  40236c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  402370:	3630      	adds	r6, #48	; 0x30
  402372:	2301      	movs	r3, #1
  402374:	f808 6d41 	strb.w	r6, [r8, #-65]!
  402378:	9305      	str	r3, [sp, #20]
  40237a:	e419      	b.n	401bb0 <_vfiprintf_r+0x254>
  40237c:	aa0f      	add	r2, sp, #60	; 0x3c
  40237e:	9901      	ldr	r1, [sp, #4]
  402380:	9806      	ldr	r0, [sp, #24]
  402382:	f7ff faab 	bl	4018dc <__sprint_r.part.0>
  402386:	2800      	cmp	r0, #0
  402388:	f47f aefa 	bne.w	402180 <_vfiprintf_r+0x824>
  40238c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40238e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402390:	1c48      	adds	r0, r1, #1
  402392:	46da      	mov	sl, fp
  402394:	e463      	b.n	401c5e <_vfiprintf_r+0x302>
  402396:	aa0f      	add	r2, sp, #60	; 0x3c
  402398:	9901      	ldr	r1, [sp, #4]
  40239a:	9806      	ldr	r0, [sp, #24]
  40239c:	f7ff fa9e 	bl	4018dc <__sprint_r.part.0>
  4023a0:	2800      	cmp	r0, #0
  4023a2:	f47f aeed 	bne.w	402180 <_vfiprintf_r+0x824>
  4023a6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4023a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023aa:	1c48      	adds	r0, r1, #1
  4023ac:	46da      	mov	sl, fp
  4023ae:	e69e      	b.n	4020ee <_vfiprintf_r+0x792>
  4023b0:	2a00      	cmp	r2, #0
  4023b2:	f040 8086 	bne.w	4024c2 <_vfiprintf_r+0xb66>
  4023b6:	2001      	movs	r0, #1
  4023b8:	4611      	mov	r1, r2
  4023ba:	46da      	mov	sl, fp
  4023bc:	e69b      	b.n	4020f6 <_vfiprintf_r+0x79a>
  4023be:	aa0f      	add	r2, sp, #60	; 0x3c
  4023c0:	9901      	ldr	r1, [sp, #4]
  4023c2:	9806      	ldr	r0, [sp, #24]
  4023c4:	f7ff fa8a 	bl	4018dc <__sprint_r.part.0>
  4023c8:	2800      	cmp	r0, #0
  4023ca:	f47f aed9 	bne.w	402180 <_vfiprintf_r+0x824>
  4023ce:	9810      	ldr	r0, [sp, #64]	; 0x40
  4023d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023d2:	3001      	adds	r0, #1
  4023d4:	46da      	mov	sl, fp
  4023d6:	e49a      	b.n	401d0e <_vfiprintf_r+0x3b2>
  4023d8:	9e08      	ldr	r6, [sp, #32]
  4023da:	3607      	adds	r6, #7
  4023dc:	f026 0607 	bic.w	r6, r6, #7
  4023e0:	e9d6 0100 	ldrd	r0, r1, [r6]
  4023e4:	f106 0208 	add.w	r2, r6, #8
  4023e8:	9208      	str	r2, [sp, #32]
  4023ea:	4606      	mov	r6, r0
  4023ec:	460f      	mov	r7, r1
  4023ee:	e531      	b.n	401e54 <_vfiprintf_r+0x4f8>
  4023f0:	9e08      	ldr	r6, [sp, #32]
  4023f2:	3607      	adds	r6, #7
  4023f4:	f026 0207 	bic.w	r2, r6, #7
  4023f8:	f102 0108 	add.w	r1, r2, #8
  4023fc:	e9d2 6700 	ldrd	r6, r7, [r2]
  402400:	9108      	str	r1, [sp, #32]
  402402:	2201      	movs	r2, #1
  402404:	f7ff bbb5 	b.w	401b72 <_vfiprintf_r+0x216>
  402408:	9e08      	ldr	r6, [sp, #32]
  40240a:	3607      	adds	r6, #7
  40240c:	f026 0207 	bic.w	r2, r6, #7
  402410:	f102 0108 	add.w	r1, r2, #8
  402414:	e9d2 6700 	ldrd	r6, r7, [r2]
  402418:	9108      	str	r1, [sp, #32]
  40241a:	2200      	movs	r2, #0
  40241c:	f7ff bba9 	b.w	401b72 <_vfiprintf_r+0x216>
  402420:	9e08      	ldr	r6, [sp, #32]
  402422:	3607      	adds	r6, #7
  402424:	f026 0107 	bic.w	r1, r6, #7
  402428:	f101 0008 	add.w	r0, r1, #8
  40242c:	9008      	str	r0, [sp, #32]
  40242e:	e9d1 6700 	ldrd	r6, r7, [r1]
  402432:	e56a      	b.n	401f0a <_vfiprintf_r+0x5ae>
  402434:	46d8      	mov	r8, fp
  402436:	f7ff bbbb 	b.w	401bb0 <_vfiprintf_r+0x254>
  40243a:	252d      	movs	r5, #45	; 0x2d
  40243c:	4276      	negs	r6, r6
  40243e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402442:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402446:	2201      	movs	r2, #1
  402448:	f7ff bb98 	b.w	401b7c <_vfiprintf_r+0x220>
  40244c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40244e:	b9d3      	cbnz	r3, 402486 <_vfiprintf_r+0xb2a>
  402450:	4611      	mov	r1, r2
  402452:	2001      	movs	r0, #1
  402454:	46da      	mov	sl, fp
  402456:	e64e      	b.n	4020f6 <_vfiprintf_r+0x79a>
  402458:	aa0f      	add	r2, sp, #60	; 0x3c
  40245a:	9901      	ldr	r1, [sp, #4]
  40245c:	9806      	ldr	r0, [sp, #24]
  40245e:	f7ff fa3d 	bl	4018dc <__sprint_r.part.0>
  402462:	2800      	cmp	r0, #0
  402464:	f47f ae8c 	bne.w	402180 <_vfiprintf_r+0x824>
  402468:	9910      	ldr	r1, [sp, #64]	; 0x40
  40246a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40246c:	1c48      	adds	r0, r1, #1
  40246e:	46da      	mov	sl, fp
  402470:	e61a      	b.n	4020a8 <_vfiprintf_r+0x74c>
  402472:	aa0f      	add	r2, sp, #60	; 0x3c
  402474:	9901      	ldr	r1, [sp, #4]
  402476:	9806      	ldr	r0, [sp, #24]
  402478:	f7ff fa30 	bl	4018dc <__sprint_r.part.0>
  40247c:	2800      	cmp	r0, #0
  40247e:	f47f ae7f 	bne.w	402180 <_vfiprintf_r+0x824>
  402482:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402484:	e6ae      	b.n	4021e4 <_vfiprintf_r+0x888>
  402486:	ab0e      	add	r3, sp, #56	; 0x38
  402488:	2202      	movs	r2, #2
  40248a:	931c      	str	r3, [sp, #112]	; 0x70
  40248c:	921d      	str	r2, [sp, #116]	; 0x74
  40248e:	2001      	movs	r0, #1
  402490:	46da      	mov	sl, fp
  402492:	e628      	b.n	4020e6 <_vfiprintf_r+0x78a>
  402494:	9a08      	ldr	r2, [sp, #32]
  402496:	9904      	ldr	r1, [sp, #16]
  402498:	6813      	ldr	r3, [r2, #0]
  40249a:	17cd      	asrs	r5, r1, #31
  40249c:	4608      	mov	r0, r1
  40249e:	3204      	adds	r2, #4
  4024a0:	4629      	mov	r1, r5
  4024a2:	9208      	str	r2, [sp, #32]
  4024a4:	e9c3 0100 	strd	r0, r1, [r3]
  4024a8:	f7ff ba8a 	b.w	4019c0 <_vfiprintf_r+0x64>
  4024ac:	4640      	mov	r0, r8
  4024ae:	9608      	str	r6, [sp, #32]
  4024b0:	9303      	str	r3, [sp, #12]
  4024b2:	f7ff f9a5 	bl	401800 <strlen>
  4024b6:	2400      	movs	r4, #0
  4024b8:	9005      	str	r0, [sp, #20]
  4024ba:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4024be:	f7ff bb77 	b.w	401bb0 <_vfiprintf_r+0x254>
  4024c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4024c4:	9901      	ldr	r1, [sp, #4]
  4024c6:	9806      	ldr	r0, [sp, #24]
  4024c8:	f7ff fa08 	bl	4018dc <__sprint_r.part.0>
  4024cc:	2800      	cmp	r0, #0
  4024ce:	f47f ae57 	bne.w	402180 <_vfiprintf_r+0x824>
  4024d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024d6:	1c48      	adds	r0, r1, #1
  4024d8:	46da      	mov	sl, fp
  4024da:	e60c      	b.n	4020f6 <_vfiprintf_r+0x79a>
  4024dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4024de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4024e0:	4e1c      	ldr	r6, [pc, #112]	; (402554 <_vfiprintf_r+0xbf8>)
  4024e2:	3101      	adds	r1, #1
  4024e4:	f7ff bba9 	b.w	401c3a <_vfiprintf_r+0x2de>
  4024e8:	2c06      	cmp	r4, #6
  4024ea:	bf28      	it	cs
  4024ec:	2406      	movcs	r4, #6
  4024ee:	9405      	str	r4, [sp, #20]
  4024f0:	9608      	str	r6, [sp, #32]
  4024f2:	9402      	str	r4, [sp, #8]
  4024f4:	f8df 8060 	ldr.w	r8, [pc, #96]	; 402558 <_vfiprintf_r+0xbfc>
  4024f8:	e493      	b.n	401e22 <_vfiprintf_r+0x4c6>
  4024fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4024fc:	4e15      	ldr	r6, [pc, #84]	; (402554 <_vfiprintf_r+0xbf8>)
  4024fe:	3001      	adds	r0, #1
  402500:	e443      	b.n	401d8a <_vfiprintf_r+0x42e>
  402502:	4686      	mov	lr, r0
  402504:	f7ff bbef 	b.w	401ce6 <_vfiprintf_r+0x38a>
  402508:	9405      	str	r4, [sp, #20]
  40250a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40250e:	9608      	str	r6, [sp, #32]
  402510:	9303      	str	r3, [sp, #12]
  402512:	4604      	mov	r4, r0
  402514:	f7ff bb4c 	b.w	401bb0 <_vfiprintf_r+0x254>
  402518:	9908      	ldr	r1, [sp, #32]
  40251a:	f899 2001 	ldrb.w	r2, [r9, #1]
  40251e:	680c      	ldr	r4, [r1, #0]
  402520:	3104      	adds	r1, #4
  402522:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  402526:	46b9      	mov	r9, r7
  402528:	9108      	str	r1, [sp, #32]
  40252a:	f7ff ba7e 	b.w	401a2a <_vfiprintf_r+0xce>
  40252e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402532:	e4c6      	b.n	401ec2 <_vfiprintf_r+0x566>
  402534:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402538:	e47a      	b.n	401e30 <_vfiprintf_r+0x4d4>
  40253a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40253e:	e575      	b.n	40202c <_vfiprintf_r+0x6d0>
  402540:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402544:	e4d0      	b.n	401ee8 <_vfiprintf_r+0x58c>
  402546:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40254a:	e587      	b.n	40205c <_vfiprintf_r+0x700>
  40254c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402550:	e522      	b.n	401f98 <_vfiprintf_r+0x63c>
  402552:	bf00      	nop
  402554:	00404420 	.word	0x00404420
  402558:	00404418 	.word	0x00404418

0040255c <__sbprintf>:
  40255c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40255e:	460c      	mov	r4, r1
  402560:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402564:	8989      	ldrh	r1, [r1, #12]
  402566:	6e66      	ldr	r6, [r4, #100]	; 0x64
  402568:	89e5      	ldrh	r5, [r4, #14]
  40256a:	9619      	str	r6, [sp, #100]	; 0x64
  40256c:	f021 0102 	bic.w	r1, r1, #2
  402570:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402572:	f8ad 500e 	strh.w	r5, [sp, #14]
  402576:	2500      	movs	r5, #0
  402578:	69e7      	ldr	r7, [r4, #28]
  40257a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40257e:	9609      	str	r6, [sp, #36]	; 0x24
  402580:	9506      	str	r5, [sp, #24]
  402582:	ae1a      	add	r6, sp, #104	; 0x68
  402584:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402588:	4669      	mov	r1, sp
  40258a:	9600      	str	r6, [sp, #0]
  40258c:	9604      	str	r6, [sp, #16]
  40258e:	9502      	str	r5, [sp, #8]
  402590:	9505      	str	r5, [sp, #20]
  402592:	9707      	str	r7, [sp, #28]
  402594:	4606      	mov	r6, r0
  402596:	f7ff f9e1 	bl	40195c <_vfiprintf_r>
  40259a:	1e05      	subs	r5, r0, #0
  40259c:	db07      	blt.n	4025ae <__sbprintf+0x52>
  40259e:	4630      	mov	r0, r6
  4025a0:	4669      	mov	r1, sp
  4025a2:	f000 f925 	bl	4027f0 <_fflush_r>
  4025a6:	2800      	cmp	r0, #0
  4025a8:	bf18      	it	ne
  4025aa:	f04f 35ff 	movne.w	r5, #4294967295
  4025ae:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4025b2:	065b      	lsls	r3, r3, #25
  4025b4:	d503      	bpl.n	4025be <__sbprintf+0x62>
  4025b6:	89a3      	ldrh	r3, [r4, #12]
  4025b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025bc:	81a3      	strh	r3, [r4, #12]
  4025be:	4628      	mov	r0, r5
  4025c0:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4025c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4025c6:	bf00      	nop

004025c8 <__swsetup_r>:
  4025c8:	b538      	push	{r3, r4, r5, lr}
  4025ca:	4b30      	ldr	r3, [pc, #192]	; (40268c <__swsetup_r+0xc4>)
  4025cc:	681b      	ldr	r3, [r3, #0]
  4025ce:	4605      	mov	r5, r0
  4025d0:	460c      	mov	r4, r1
  4025d2:	b113      	cbz	r3, 4025da <__swsetup_r+0x12>
  4025d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4025d6:	2a00      	cmp	r2, #0
  4025d8:	d038      	beq.n	40264c <__swsetup_r+0x84>
  4025da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4025de:	b293      	uxth	r3, r2
  4025e0:	0718      	lsls	r0, r3, #28
  4025e2:	d50c      	bpl.n	4025fe <__swsetup_r+0x36>
  4025e4:	6920      	ldr	r0, [r4, #16]
  4025e6:	b1a8      	cbz	r0, 402614 <__swsetup_r+0x4c>
  4025e8:	f013 0201 	ands.w	r2, r3, #1
  4025ec:	d01e      	beq.n	40262c <__swsetup_r+0x64>
  4025ee:	6963      	ldr	r3, [r4, #20]
  4025f0:	2200      	movs	r2, #0
  4025f2:	425b      	negs	r3, r3
  4025f4:	61a3      	str	r3, [r4, #24]
  4025f6:	60a2      	str	r2, [r4, #8]
  4025f8:	b1f0      	cbz	r0, 402638 <__swsetup_r+0x70>
  4025fa:	2000      	movs	r0, #0
  4025fc:	bd38      	pop	{r3, r4, r5, pc}
  4025fe:	06d9      	lsls	r1, r3, #27
  402600:	d53c      	bpl.n	40267c <__swsetup_r+0xb4>
  402602:	0758      	lsls	r0, r3, #29
  402604:	d426      	bmi.n	402654 <__swsetup_r+0x8c>
  402606:	6920      	ldr	r0, [r4, #16]
  402608:	f042 0308 	orr.w	r3, r2, #8
  40260c:	81a3      	strh	r3, [r4, #12]
  40260e:	b29b      	uxth	r3, r3
  402610:	2800      	cmp	r0, #0
  402612:	d1e9      	bne.n	4025e8 <__swsetup_r+0x20>
  402614:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402618:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40261c:	d0e4      	beq.n	4025e8 <__swsetup_r+0x20>
  40261e:	4628      	mov	r0, r5
  402620:	4621      	mov	r1, r4
  402622:	f000 fd13 	bl	40304c <__smakebuf_r>
  402626:	89a3      	ldrh	r3, [r4, #12]
  402628:	6920      	ldr	r0, [r4, #16]
  40262a:	e7dd      	b.n	4025e8 <__swsetup_r+0x20>
  40262c:	0799      	lsls	r1, r3, #30
  40262e:	bf58      	it	pl
  402630:	6962      	ldrpl	r2, [r4, #20]
  402632:	60a2      	str	r2, [r4, #8]
  402634:	2800      	cmp	r0, #0
  402636:	d1e0      	bne.n	4025fa <__swsetup_r+0x32>
  402638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40263c:	061a      	lsls	r2, r3, #24
  40263e:	d5dd      	bpl.n	4025fc <__swsetup_r+0x34>
  402640:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402644:	81a3      	strh	r3, [r4, #12]
  402646:	f04f 30ff 	mov.w	r0, #4294967295
  40264a:	bd38      	pop	{r3, r4, r5, pc}
  40264c:	4618      	mov	r0, r3
  40264e:	f000 f963 	bl	402918 <__sinit>
  402652:	e7c2      	b.n	4025da <__swsetup_r+0x12>
  402654:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402656:	b151      	cbz	r1, 40266e <__swsetup_r+0xa6>
  402658:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40265c:	4299      	cmp	r1, r3
  40265e:	d004      	beq.n	40266a <__swsetup_r+0xa2>
  402660:	4628      	mov	r0, r5
  402662:	f000 fa2f 	bl	402ac4 <_free_r>
  402666:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40266a:	2300      	movs	r3, #0
  40266c:	6323      	str	r3, [r4, #48]	; 0x30
  40266e:	2300      	movs	r3, #0
  402670:	6920      	ldr	r0, [r4, #16]
  402672:	6063      	str	r3, [r4, #4]
  402674:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402678:	6020      	str	r0, [r4, #0]
  40267a:	e7c5      	b.n	402608 <__swsetup_r+0x40>
  40267c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402680:	2309      	movs	r3, #9
  402682:	602b      	str	r3, [r5, #0]
  402684:	f04f 30ff 	mov.w	r0, #4294967295
  402688:	81a2      	strh	r2, [r4, #12]
  40268a:	bd38      	pop	{r3, r4, r5, pc}
  40268c:	20400008 	.word	0x20400008

00402690 <register_fini>:
  402690:	4b02      	ldr	r3, [pc, #8]	; (40269c <register_fini+0xc>)
  402692:	b113      	cbz	r3, 40269a <register_fini+0xa>
  402694:	4802      	ldr	r0, [pc, #8]	; (4026a0 <register_fini+0x10>)
  402696:	f000 b805 	b.w	4026a4 <atexit>
  40269a:	4770      	bx	lr
  40269c:	00000000 	.word	0x00000000
  4026a0:	0040292d 	.word	0x0040292d

004026a4 <atexit>:
  4026a4:	2300      	movs	r3, #0
  4026a6:	4601      	mov	r1, r0
  4026a8:	461a      	mov	r2, r3
  4026aa:	4618      	mov	r0, r3
  4026ac:	f001 bbd4 	b.w	403e58 <__register_exitproc>

004026b0 <__sflush_r>:
  4026b0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4026b4:	b29a      	uxth	r2, r3
  4026b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026ba:	460d      	mov	r5, r1
  4026bc:	0711      	lsls	r1, r2, #28
  4026be:	4680      	mov	r8, r0
  4026c0:	d43a      	bmi.n	402738 <__sflush_r+0x88>
  4026c2:	686a      	ldr	r2, [r5, #4]
  4026c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4026c8:	2a00      	cmp	r2, #0
  4026ca:	81ab      	strh	r3, [r5, #12]
  4026cc:	dd6f      	ble.n	4027ae <__sflush_r+0xfe>
  4026ce:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4026d0:	2c00      	cmp	r4, #0
  4026d2:	d049      	beq.n	402768 <__sflush_r+0xb8>
  4026d4:	2200      	movs	r2, #0
  4026d6:	b29b      	uxth	r3, r3
  4026d8:	f8d8 6000 	ldr.w	r6, [r8]
  4026dc:	f8c8 2000 	str.w	r2, [r8]
  4026e0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4026e4:	d067      	beq.n	4027b6 <__sflush_r+0x106>
  4026e6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4026e8:	075f      	lsls	r7, r3, #29
  4026ea:	d505      	bpl.n	4026f8 <__sflush_r+0x48>
  4026ec:	6869      	ldr	r1, [r5, #4]
  4026ee:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4026f0:	1a52      	subs	r2, r2, r1
  4026f2:	b10b      	cbz	r3, 4026f8 <__sflush_r+0x48>
  4026f4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4026f6:	1ad2      	subs	r2, r2, r3
  4026f8:	2300      	movs	r3, #0
  4026fa:	69e9      	ldr	r1, [r5, #28]
  4026fc:	4640      	mov	r0, r8
  4026fe:	47a0      	blx	r4
  402700:	1c44      	adds	r4, r0, #1
  402702:	d03c      	beq.n	40277e <__sflush_r+0xce>
  402704:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402708:	692a      	ldr	r2, [r5, #16]
  40270a:	602a      	str	r2, [r5, #0]
  40270c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402710:	2200      	movs	r2, #0
  402712:	81ab      	strh	r3, [r5, #12]
  402714:	04db      	lsls	r3, r3, #19
  402716:	606a      	str	r2, [r5, #4]
  402718:	d447      	bmi.n	4027aa <__sflush_r+0xfa>
  40271a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40271c:	f8c8 6000 	str.w	r6, [r8]
  402720:	b311      	cbz	r1, 402768 <__sflush_r+0xb8>
  402722:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402726:	4299      	cmp	r1, r3
  402728:	d002      	beq.n	402730 <__sflush_r+0x80>
  40272a:	4640      	mov	r0, r8
  40272c:	f000 f9ca 	bl	402ac4 <_free_r>
  402730:	2000      	movs	r0, #0
  402732:	6328      	str	r0, [r5, #48]	; 0x30
  402734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402738:	692e      	ldr	r6, [r5, #16]
  40273a:	b1ae      	cbz	r6, 402768 <__sflush_r+0xb8>
  40273c:	682c      	ldr	r4, [r5, #0]
  40273e:	602e      	str	r6, [r5, #0]
  402740:	0791      	lsls	r1, r2, #30
  402742:	bf0c      	ite	eq
  402744:	696b      	ldreq	r3, [r5, #20]
  402746:	2300      	movne	r3, #0
  402748:	1ba4      	subs	r4, r4, r6
  40274a:	60ab      	str	r3, [r5, #8]
  40274c:	e00a      	b.n	402764 <__sflush_r+0xb4>
  40274e:	4623      	mov	r3, r4
  402750:	4632      	mov	r2, r6
  402752:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402754:	69e9      	ldr	r1, [r5, #28]
  402756:	4640      	mov	r0, r8
  402758:	47b8      	blx	r7
  40275a:	2800      	cmp	r0, #0
  40275c:	eba4 0400 	sub.w	r4, r4, r0
  402760:	4406      	add	r6, r0
  402762:	dd04      	ble.n	40276e <__sflush_r+0xbe>
  402764:	2c00      	cmp	r4, #0
  402766:	dcf2      	bgt.n	40274e <__sflush_r+0x9e>
  402768:	2000      	movs	r0, #0
  40276a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40276e:	89ab      	ldrh	r3, [r5, #12]
  402770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402774:	81ab      	strh	r3, [r5, #12]
  402776:	f04f 30ff 	mov.w	r0, #4294967295
  40277a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40277e:	f8d8 4000 	ldr.w	r4, [r8]
  402782:	2c1d      	cmp	r4, #29
  402784:	d8f3      	bhi.n	40276e <__sflush_r+0xbe>
  402786:	4b19      	ldr	r3, [pc, #100]	; (4027ec <__sflush_r+0x13c>)
  402788:	40e3      	lsrs	r3, r4
  40278a:	43db      	mvns	r3, r3
  40278c:	f013 0301 	ands.w	r3, r3, #1
  402790:	d1ed      	bne.n	40276e <__sflush_r+0xbe>
  402792:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402796:	606b      	str	r3, [r5, #4]
  402798:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40279c:	6929      	ldr	r1, [r5, #16]
  40279e:	81ab      	strh	r3, [r5, #12]
  4027a0:	04da      	lsls	r2, r3, #19
  4027a2:	6029      	str	r1, [r5, #0]
  4027a4:	d5b9      	bpl.n	40271a <__sflush_r+0x6a>
  4027a6:	2c00      	cmp	r4, #0
  4027a8:	d1b7      	bne.n	40271a <__sflush_r+0x6a>
  4027aa:	6528      	str	r0, [r5, #80]	; 0x50
  4027ac:	e7b5      	b.n	40271a <__sflush_r+0x6a>
  4027ae:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4027b0:	2a00      	cmp	r2, #0
  4027b2:	dc8c      	bgt.n	4026ce <__sflush_r+0x1e>
  4027b4:	e7d8      	b.n	402768 <__sflush_r+0xb8>
  4027b6:	2301      	movs	r3, #1
  4027b8:	69e9      	ldr	r1, [r5, #28]
  4027ba:	4640      	mov	r0, r8
  4027bc:	47a0      	blx	r4
  4027be:	1c43      	adds	r3, r0, #1
  4027c0:	4602      	mov	r2, r0
  4027c2:	d002      	beq.n	4027ca <__sflush_r+0x11a>
  4027c4:	89ab      	ldrh	r3, [r5, #12]
  4027c6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4027c8:	e78e      	b.n	4026e8 <__sflush_r+0x38>
  4027ca:	f8d8 3000 	ldr.w	r3, [r8]
  4027ce:	2b00      	cmp	r3, #0
  4027d0:	d0f8      	beq.n	4027c4 <__sflush_r+0x114>
  4027d2:	2b1d      	cmp	r3, #29
  4027d4:	d001      	beq.n	4027da <__sflush_r+0x12a>
  4027d6:	2b16      	cmp	r3, #22
  4027d8:	d102      	bne.n	4027e0 <__sflush_r+0x130>
  4027da:	f8c8 6000 	str.w	r6, [r8]
  4027de:	e7c3      	b.n	402768 <__sflush_r+0xb8>
  4027e0:	89ab      	ldrh	r3, [r5, #12]
  4027e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027e6:	81ab      	strh	r3, [r5, #12]
  4027e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4027ec:	20400001 	.word	0x20400001

004027f0 <_fflush_r>:
  4027f0:	b510      	push	{r4, lr}
  4027f2:	4604      	mov	r4, r0
  4027f4:	b082      	sub	sp, #8
  4027f6:	b108      	cbz	r0, 4027fc <_fflush_r+0xc>
  4027f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4027fa:	b153      	cbz	r3, 402812 <_fflush_r+0x22>
  4027fc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402800:	b908      	cbnz	r0, 402806 <_fflush_r+0x16>
  402802:	b002      	add	sp, #8
  402804:	bd10      	pop	{r4, pc}
  402806:	4620      	mov	r0, r4
  402808:	b002      	add	sp, #8
  40280a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40280e:	f7ff bf4f 	b.w	4026b0 <__sflush_r>
  402812:	9101      	str	r1, [sp, #4]
  402814:	f000 f880 	bl	402918 <__sinit>
  402818:	9901      	ldr	r1, [sp, #4]
  40281a:	e7ef      	b.n	4027fc <_fflush_r+0xc>

0040281c <_cleanup_r>:
  40281c:	4901      	ldr	r1, [pc, #4]	; (402824 <_cleanup_r+0x8>)
  40281e:	f000 bbaf 	b.w	402f80 <_fwalk_reent>
  402822:	bf00      	nop
  402824:	00403f21 	.word	0x00403f21

00402828 <__sinit.part.1>:
  402828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40282c:	4b35      	ldr	r3, [pc, #212]	; (402904 <__sinit.part.1+0xdc>)
  40282e:	6845      	ldr	r5, [r0, #4]
  402830:	63c3      	str	r3, [r0, #60]	; 0x3c
  402832:	2400      	movs	r4, #0
  402834:	4607      	mov	r7, r0
  402836:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40283a:	2304      	movs	r3, #4
  40283c:	2103      	movs	r1, #3
  40283e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402842:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402846:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40284a:	b083      	sub	sp, #12
  40284c:	602c      	str	r4, [r5, #0]
  40284e:	606c      	str	r4, [r5, #4]
  402850:	60ac      	str	r4, [r5, #8]
  402852:	666c      	str	r4, [r5, #100]	; 0x64
  402854:	81ec      	strh	r4, [r5, #14]
  402856:	612c      	str	r4, [r5, #16]
  402858:	616c      	str	r4, [r5, #20]
  40285a:	61ac      	str	r4, [r5, #24]
  40285c:	81ab      	strh	r3, [r5, #12]
  40285e:	4621      	mov	r1, r4
  402860:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402864:	2208      	movs	r2, #8
  402866:	f7fe fe79 	bl	40155c <memset>
  40286a:	68be      	ldr	r6, [r7, #8]
  40286c:	f8df b098 	ldr.w	fp, [pc, #152]	; 402908 <__sinit.part.1+0xe0>
  402870:	f8df a098 	ldr.w	sl, [pc, #152]	; 40290c <__sinit.part.1+0xe4>
  402874:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402910 <__sinit.part.1+0xe8>
  402878:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402914 <__sinit.part.1+0xec>
  40287c:	f8c5 b020 	str.w	fp, [r5, #32]
  402880:	2301      	movs	r3, #1
  402882:	2209      	movs	r2, #9
  402884:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402888:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40288c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402890:	61ed      	str	r5, [r5, #28]
  402892:	4621      	mov	r1, r4
  402894:	81f3      	strh	r3, [r6, #14]
  402896:	81b2      	strh	r2, [r6, #12]
  402898:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40289c:	6034      	str	r4, [r6, #0]
  40289e:	6074      	str	r4, [r6, #4]
  4028a0:	60b4      	str	r4, [r6, #8]
  4028a2:	6674      	str	r4, [r6, #100]	; 0x64
  4028a4:	6134      	str	r4, [r6, #16]
  4028a6:	6174      	str	r4, [r6, #20]
  4028a8:	61b4      	str	r4, [r6, #24]
  4028aa:	2208      	movs	r2, #8
  4028ac:	9301      	str	r3, [sp, #4]
  4028ae:	f7fe fe55 	bl	40155c <memset>
  4028b2:	68fd      	ldr	r5, [r7, #12]
  4028b4:	61f6      	str	r6, [r6, #28]
  4028b6:	2012      	movs	r0, #18
  4028b8:	2202      	movs	r2, #2
  4028ba:	f8c6 b020 	str.w	fp, [r6, #32]
  4028be:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4028c2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4028c6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4028ca:	4621      	mov	r1, r4
  4028cc:	81a8      	strh	r0, [r5, #12]
  4028ce:	81ea      	strh	r2, [r5, #14]
  4028d0:	602c      	str	r4, [r5, #0]
  4028d2:	606c      	str	r4, [r5, #4]
  4028d4:	60ac      	str	r4, [r5, #8]
  4028d6:	666c      	str	r4, [r5, #100]	; 0x64
  4028d8:	612c      	str	r4, [r5, #16]
  4028da:	616c      	str	r4, [r5, #20]
  4028dc:	61ac      	str	r4, [r5, #24]
  4028de:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4028e2:	2208      	movs	r2, #8
  4028e4:	f7fe fe3a 	bl	40155c <memset>
  4028e8:	9b01      	ldr	r3, [sp, #4]
  4028ea:	61ed      	str	r5, [r5, #28]
  4028ec:	f8c5 b020 	str.w	fp, [r5, #32]
  4028f0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4028f4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4028f8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4028fc:	63bb      	str	r3, [r7, #56]	; 0x38
  4028fe:	b003      	add	sp, #12
  402900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402904:	0040281d 	.word	0x0040281d
  402908:	00403c85 	.word	0x00403c85
  40290c:	00403ca9 	.word	0x00403ca9
  402910:	00403ce5 	.word	0x00403ce5
  402914:	00403d05 	.word	0x00403d05

00402918 <__sinit>:
  402918:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40291a:	b103      	cbz	r3, 40291e <__sinit+0x6>
  40291c:	4770      	bx	lr
  40291e:	f7ff bf83 	b.w	402828 <__sinit.part.1>
  402922:	bf00      	nop

00402924 <__sfp_lock_acquire>:
  402924:	4770      	bx	lr
  402926:	bf00      	nop

00402928 <__sfp_lock_release>:
  402928:	4770      	bx	lr
  40292a:	bf00      	nop

0040292c <__libc_fini_array>:
  40292c:	b538      	push	{r3, r4, r5, lr}
  40292e:	4c0a      	ldr	r4, [pc, #40]	; (402958 <__libc_fini_array+0x2c>)
  402930:	4d0a      	ldr	r5, [pc, #40]	; (40295c <__libc_fini_array+0x30>)
  402932:	1b64      	subs	r4, r4, r5
  402934:	10a4      	asrs	r4, r4, #2
  402936:	d00a      	beq.n	40294e <__libc_fini_array+0x22>
  402938:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40293c:	3b01      	subs	r3, #1
  40293e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402942:	3c01      	subs	r4, #1
  402944:	f855 3904 	ldr.w	r3, [r5], #-4
  402948:	4798      	blx	r3
  40294a:	2c00      	cmp	r4, #0
  40294c:	d1f9      	bne.n	402942 <__libc_fini_array+0x16>
  40294e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402952:	f001 be09 	b.w	404568 <_fini>
  402956:	bf00      	nop
  402958:	00404578 	.word	0x00404578
  40295c:	00404574 	.word	0x00404574

00402960 <__fputwc>:
  402960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402964:	b082      	sub	sp, #8
  402966:	4680      	mov	r8, r0
  402968:	4689      	mov	r9, r1
  40296a:	4614      	mov	r4, r2
  40296c:	f000 fb32 	bl	402fd4 <__locale_mb_cur_max>
  402970:	2801      	cmp	r0, #1
  402972:	d036      	beq.n	4029e2 <__fputwc+0x82>
  402974:	464a      	mov	r2, r9
  402976:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40297a:	a901      	add	r1, sp, #4
  40297c:	4640      	mov	r0, r8
  40297e:	f001 fa1d 	bl	403dbc <_wcrtomb_r>
  402982:	1c42      	adds	r2, r0, #1
  402984:	4606      	mov	r6, r0
  402986:	d025      	beq.n	4029d4 <__fputwc+0x74>
  402988:	b3a8      	cbz	r0, 4029f6 <__fputwc+0x96>
  40298a:	f89d e004 	ldrb.w	lr, [sp, #4]
  40298e:	2500      	movs	r5, #0
  402990:	f10d 0a04 	add.w	sl, sp, #4
  402994:	e009      	b.n	4029aa <__fputwc+0x4a>
  402996:	6823      	ldr	r3, [r4, #0]
  402998:	1c5a      	adds	r2, r3, #1
  40299a:	6022      	str	r2, [r4, #0]
  40299c:	f883 e000 	strb.w	lr, [r3]
  4029a0:	3501      	adds	r5, #1
  4029a2:	42b5      	cmp	r5, r6
  4029a4:	d227      	bcs.n	4029f6 <__fputwc+0x96>
  4029a6:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4029aa:	68a3      	ldr	r3, [r4, #8]
  4029ac:	3b01      	subs	r3, #1
  4029ae:	2b00      	cmp	r3, #0
  4029b0:	60a3      	str	r3, [r4, #8]
  4029b2:	daf0      	bge.n	402996 <__fputwc+0x36>
  4029b4:	69a7      	ldr	r7, [r4, #24]
  4029b6:	42bb      	cmp	r3, r7
  4029b8:	4671      	mov	r1, lr
  4029ba:	4622      	mov	r2, r4
  4029bc:	4640      	mov	r0, r8
  4029be:	db02      	blt.n	4029c6 <__fputwc+0x66>
  4029c0:	f1be 0f0a 	cmp.w	lr, #10
  4029c4:	d1e7      	bne.n	402996 <__fputwc+0x36>
  4029c6:	f001 f9a1 	bl	403d0c <__swbuf_r>
  4029ca:	1c43      	adds	r3, r0, #1
  4029cc:	d1e8      	bne.n	4029a0 <__fputwc+0x40>
  4029ce:	b002      	add	sp, #8
  4029d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029d4:	89a3      	ldrh	r3, [r4, #12]
  4029d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029da:	81a3      	strh	r3, [r4, #12]
  4029dc:	b002      	add	sp, #8
  4029de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029e2:	f109 33ff 	add.w	r3, r9, #4294967295
  4029e6:	2bfe      	cmp	r3, #254	; 0xfe
  4029e8:	d8c4      	bhi.n	402974 <__fputwc+0x14>
  4029ea:	fa5f fe89 	uxtb.w	lr, r9
  4029ee:	4606      	mov	r6, r0
  4029f0:	f88d e004 	strb.w	lr, [sp, #4]
  4029f4:	e7cb      	b.n	40298e <__fputwc+0x2e>
  4029f6:	4648      	mov	r0, r9
  4029f8:	b002      	add	sp, #8
  4029fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4029fe:	bf00      	nop

00402a00 <_fputwc_r>:
  402a00:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402a04:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402a08:	d10a      	bne.n	402a20 <_fputwc_r+0x20>
  402a0a:	b410      	push	{r4}
  402a0c:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402a0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402a12:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402a16:	6654      	str	r4, [r2, #100]	; 0x64
  402a18:	8193      	strh	r3, [r2, #12]
  402a1a:	bc10      	pop	{r4}
  402a1c:	f7ff bfa0 	b.w	402960 <__fputwc>
  402a20:	f7ff bf9e 	b.w	402960 <__fputwc>

00402a24 <_malloc_trim_r>:
  402a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402a26:	4f24      	ldr	r7, [pc, #144]	; (402ab8 <_malloc_trim_r+0x94>)
  402a28:	460c      	mov	r4, r1
  402a2a:	4606      	mov	r6, r0
  402a2c:	f000 ff6e 	bl	40390c <__malloc_lock>
  402a30:	68bb      	ldr	r3, [r7, #8]
  402a32:	685d      	ldr	r5, [r3, #4]
  402a34:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402a38:	310f      	adds	r1, #15
  402a3a:	f025 0503 	bic.w	r5, r5, #3
  402a3e:	4429      	add	r1, r5
  402a40:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402a44:	f021 010f 	bic.w	r1, r1, #15
  402a48:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402a4c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402a50:	db07      	blt.n	402a62 <_malloc_trim_r+0x3e>
  402a52:	2100      	movs	r1, #0
  402a54:	4630      	mov	r0, r6
  402a56:	f001 f903 	bl	403c60 <_sbrk_r>
  402a5a:	68bb      	ldr	r3, [r7, #8]
  402a5c:	442b      	add	r3, r5
  402a5e:	4298      	cmp	r0, r3
  402a60:	d004      	beq.n	402a6c <_malloc_trim_r+0x48>
  402a62:	4630      	mov	r0, r6
  402a64:	f000 ff54 	bl	403910 <__malloc_unlock>
  402a68:	2000      	movs	r0, #0
  402a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a6c:	4261      	negs	r1, r4
  402a6e:	4630      	mov	r0, r6
  402a70:	f001 f8f6 	bl	403c60 <_sbrk_r>
  402a74:	3001      	adds	r0, #1
  402a76:	d00d      	beq.n	402a94 <_malloc_trim_r+0x70>
  402a78:	4b10      	ldr	r3, [pc, #64]	; (402abc <_malloc_trim_r+0x98>)
  402a7a:	68ba      	ldr	r2, [r7, #8]
  402a7c:	6819      	ldr	r1, [r3, #0]
  402a7e:	1b2d      	subs	r5, r5, r4
  402a80:	f045 0501 	orr.w	r5, r5, #1
  402a84:	4630      	mov	r0, r6
  402a86:	1b09      	subs	r1, r1, r4
  402a88:	6055      	str	r5, [r2, #4]
  402a8a:	6019      	str	r1, [r3, #0]
  402a8c:	f000 ff40 	bl	403910 <__malloc_unlock>
  402a90:	2001      	movs	r0, #1
  402a92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a94:	2100      	movs	r1, #0
  402a96:	4630      	mov	r0, r6
  402a98:	f001 f8e2 	bl	403c60 <_sbrk_r>
  402a9c:	68ba      	ldr	r2, [r7, #8]
  402a9e:	1a83      	subs	r3, r0, r2
  402aa0:	2b0f      	cmp	r3, #15
  402aa2:	ddde      	ble.n	402a62 <_malloc_trim_r+0x3e>
  402aa4:	4c06      	ldr	r4, [pc, #24]	; (402ac0 <_malloc_trim_r+0x9c>)
  402aa6:	4905      	ldr	r1, [pc, #20]	; (402abc <_malloc_trim_r+0x98>)
  402aa8:	6824      	ldr	r4, [r4, #0]
  402aaa:	f043 0301 	orr.w	r3, r3, #1
  402aae:	1b00      	subs	r0, r0, r4
  402ab0:	6053      	str	r3, [r2, #4]
  402ab2:	6008      	str	r0, [r1, #0]
  402ab4:	e7d5      	b.n	402a62 <_malloc_trim_r+0x3e>
  402ab6:	bf00      	nop
  402ab8:	204005a4 	.word	0x204005a4
  402abc:	20400a50 	.word	0x20400a50
  402ac0:	204009ac 	.word	0x204009ac

00402ac4 <_free_r>:
  402ac4:	2900      	cmp	r1, #0
  402ac6:	d044      	beq.n	402b52 <_free_r+0x8e>
  402ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402acc:	460d      	mov	r5, r1
  402ace:	4680      	mov	r8, r0
  402ad0:	f000 ff1c 	bl	40390c <__malloc_lock>
  402ad4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402ad8:	4969      	ldr	r1, [pc, #420]	; (402c80 <_free_r+0x1bc>)
  402ada:	f027 0301 	bic.w	r3, r7, #1
  402ade:	f1a5 0408 	sub.w	r4, r5, #8
  402ae2:	18e2      	adds	r2, r4, r3
  402ae4:	688e      	ldr	r6, [r1, #8]
  402ae6:	6850      	ldr	r0, [r2, #4]
  402ae8:	42b2      	cmp	r2, r6
  402aea:	f020 0003 	bic.w	r0, r0, #3
  402aee:	d05e      	beq.n	402bae <_free_r+0xea>
  402af0:	07fe      	lsls	r6, r7, #31
  402af2:	6050      	str	r0, [r2, #4]
  402af4:	d40b      	bmi.n	402b0e <_free_r+0x4a>
  402af6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402afa:	1be4      	subs	r4, r4, r7
  402afc:	f101 0e08 	add.w	lr, r1, #8
  402b00:	68a5      	ldr	r5, [r4, #8]
  402b02:	4575      	cmp	r5, lr
  402b04:	443b      	add	r3, r7
  402b06:	d06d      	beq.n	402be4 <_free_r+0x120>
  402b08:	68e7      	ldr	r7, [r4, #12]
  402b0a:	60ef      	str	r7, [r5, #12]
  402b0c:	60bd      	str	r5, [r7, #8]
  402b0e:	1815      	adds	r5, r2, r0
  402b10:	686d      	ldr	r5, [r5, #4]
  402b12:	07ed      	lsls	r5, r5, #31
  402b14:	d53e      	bpl.n	402b94 <_free_r+0xd0>
  402b16:	f043 0201 	orr.w	r2, r3, #1
  402b1a:	6062      	str	r2, [r4, #4]
  402b1c:	50e3      	str	r3, [r4, r3]
  402b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b22:	d217      	bcs.n	402b54 <_free_r+0x90>
  402b24:	08db      	lsrs	r3, r3, #3
  402b26:	1c58      	adds	r0, r3, #1
  402b28:	109a      	asrs	r2, r3, #2
  402b2a:	684d      	ldr	r5, [r1, #4]
  402b2c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402b30:	60a7      	str	r7, [r4, #8]
  402b32:	2301      	movs	r3, #1
  402b34:	4093      	lsls	r3, r2
  402b36:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402b3a:	432b      	orrs	r3, r5
  402b3c:	3a08      	subs	r2, #8
  402b3e:	60e2      	str	r2, [r4, #12]
  402b40:	604b      	str	r3, [r1, #4]
  402b42:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402b46:	60fc      	str	r4, [r7, #12]
  402b48:	4640      	mov	r0, r8
  402b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b4e:	f000 bedf 	b.w	403910 <__malloc_unlock>
  402b52:	4770      	bx	lr
  402b54:	0a5a      	lsrs	r2, r3, #9
  402b56:	2a04      	cmp	r2, #4
  402b58:	d852      	bhi.n	402c00 <_free_r+0x13c>
  402b5a:	099a      	lsrs	r2, r3, #6
  402b5c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402b60:	00ff      	lsls	r7, r7, #3
  402b62:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402b66:	19c8      	adds	r0, r1, r7
  402b68:	59ca      	ldr	r2, [r1, r7]
  402b6a:	3808      	subs	r0, #8
  402b6c:	4290      	cmp	r0, r2
  402b6e:	d04f      	beq.n	402c10 <_free_r+0x14c>
  402b70:	6851      	ldr	r1, [r2, #4]
  402b72:	f021 0103 	bic.w	r1, r1, #3
  402b76:	428b      	cmp	r3, r1
  402b78:	d232      	bcs.n	402be0 <_free_r+0x11c>
  402b7a:	6892      	ldr	r2, [r2, #8]
  402b7c:	4290      	cmp	r0, r2
  402b7e:	d1f7      	bne.n	402b70 <_free_r+0xac>
  402b80:	68c3      	ldr	r3, [r0, #12]
  402b82:	60a0      	str	r0, [r4, #8]
  402b84:	60e3      	str	r3, [r4, #12]
  402b86:	609c      	str	r4, [r3, #8]
  402b88:	60c4      	str	r4, [r0, #12]
  402b8a:	4640      	mov	r0, r8
  402b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402b90:	f000 bebe 	b.w	403910 <__malloc_unlock>
  402b94:	6895      	ldr	r5, [r2, #8]
  402b96:	4f3b      	ldr	r7, [pc, #236]	; (402c84 <_free_r+0x1c0>)
  402b98:	42bd      	cmp	r5, r7
  402b9a:	4403      	add	r3, r0
  402b9c:	d040      	beq.n	402c20 <_free_r+0x15c>
  402b9e:	68d0      	ldr	r0, [r2, #12]
  402ba0:	60e8      	str	r0, [r5, #12]
  402ba2:	f043 0201 	orr.w	r2, r3, #1
  402ba6:	6085      	str	r5, [r0, #8]
  402ba8:	6062      	str	r2, [r4, #4]
  402baa:	50e3      	str	r3, [r4, r3]
  402bac:	e7b7      	b.n	402b1e <_free_r+0x5a>
  402bae:	07ff      	lsls	r7, r7, #31
  402bb0:	4403      	add	r3, r0
  402bb2:	d407      	bmi.n	402bc4 <_free_r+0x100>
  402bb4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402bb8:	1aa4      	subs	r4, r4, r2
  402bba:	4413      	add	r3, r2
  402bbc:	68a0      	ldr	r0, [r4, #8]
  402bbe:	68e2      	ldr	r2, [r4, #12]
  402bc0:	60c2      	str	r2, [r0, #12]
  402bc2:	6090      	str	r0, [r2, #8]
  402bc4:	4a30      	ldr	r2, [pc, #192]	; (402c88 <_free_r+0x1c4>)
  402bc6:	6812      	ldr	r2, [r2, #0]
  402bc8:	f043 0001 	orr.w	r0, r3, #1
  402bcc:	4293      	cmp	r3, r2
  402bce:	6060      	str	r0, [r4, #4]
  402bd0:	608c      	str	r4, [r1, #8]
  402bd2:	d3b9      	bcc.n	402b48 <_free_r+0x84>
  402bd4:	4b2d      	ldr	r3, [pc, #180]	; (402c8c <_free_r+0x1c8>)
  402bd6:	4640      	mov	r0, r8
  402bd8:	6819      	ldr	r1, [r3, #0]
  402bda:	f7ff ff23 	bl	402a24 <_malloc_trim_r>
  402bde:	e7b3      	b.n	402b48 <_free_r+0x84>
  402be0:	4610      	mov	r0, r2
  402be2:	e7cd      	b.n	402b80 <_free_r+0xbc>
  402be4:	1811      	adds	r1, r2, r0
  402be6:	6849      	ldr	r1, [r1, #4]
  402be8:	07c9      	lsls	r1, r1, #31
  402bea:	d444      	bmi.n	402c76 <_free_r+0x1b2>
  402bec:	6891      	ldr	r1, [r2, #8]
  402bee:	68d2      	ldr	r2, [r2, #12]
  402bf0:	60ca      	str	r2, [r1, #12]
  402bf2:	4403      	add	r3, r0
  402bf4:	f043 0001 	orr.w	r0, r3, #1
  402bf8:	6091      	str	r1, [r2, #8]
  402bfa:	6060      	str	r0, [r4, #4]
  402bfc:	50e3      	str	r3, [r4, r3]
  402bfe:	e7a3      	b.n	402b48 <_free_r+0x84>
  402c00:	2a14      	cmp	r2, #20
  402c02:	d816      	bhi.n	402c32 <_free_r+0x16e>
  402c04:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402c08:	00ff      	lsls	r7, r7, #3
  402c0a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402c0e:	e7aa      	b.n	402b66 <_free_r+0xa2>
  402c10:	10aa      	asrs	r2, r5, #2
  402c12:	2301      	movs	r3, #1
  402c14:	684d      	ldr	r5, [r1, #4]
  402c16:	4093      	lsls	r3, r2
  402c18:	432b      	orrs	r3, r5
  402c1a:	604b      	str	r3, [r1, #4]
  402c1c:	4603      	mov	r3, r0
  402c1e:	e7b0      	b.n	402b82 <_free_r+0xbe>
  402c20:	f043 0201 	orr.w	r2, r3, #1
  402c24:	614c      	str	r4, [r1, #20]
  402c26:	610c      	str	r4, [r1, #16]
  402c28:	60e5      	str	r5, [r4, #12]
  402c2a:	60a5      	str	r5, [r4, #8]
  402c2c:	6062      	str	r2, [r4, #4]
  402c2e:	50e3      	str	r3, [r4, r3]
  402c30:	e78a      	b.n	402b48 <_free_r+0x84>
  402c32:	2a54      	cmp	r2, #84	; 0x54
  402c34:	d806      	bhi.n	402c44 <_free_r+0x180>
  402c36:	0b1a      	lsrs	r2, r3, #12
  402c38:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402c3c:	00ff      	lsls	r7, r7, #3
  402c3e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402c42:	e790      	b.n	402b66 <_free_r+0xa2>
  402c44:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402c48:	d806      	bhi.n	402c58 <_free_r+0x194>
  402c4a:	0bda      	lsrs	r2, r3, #15
  402c4c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402c50:	00ff      	lsls	r7, r7, #3
  402c52:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402c56:	e786      	b.n	402b66 <_free_r+0xa2>
  402c58:	f240 5054 	movw	r0, #1364	; 0x554
  402c5c:	4282      	cmp	r2, r0
  402c5e:	d806      	bhi.n	402c6e <_free_r+0x1aa>
  402c60:	0c9a      	lsrs	r2, r3, #18
  402c62:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402c66:	00ff      	lsls	r7, r7, #3
  402c68:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402c6c:	e77b      	b.n	402b66 <_free_r+0xa2>
  402c6e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402c72:	257e      	movs	r5, #126	; 0x7e
  402c74:	e777      	b.n	402b66 <_free_r+0xa2>
  402c76:	f043 0101 	orr.w	r1, r3, #1
  402c7a:	6061      	str	r1, [r4, #4]
  402c7c:	6013      	str	r3, [r2, #0]
  402c7e:	e763      	b.n	402b48 <_free_r+0x84>
  402c80:	204005a4 	.word	0x204005a4
  402c84:	204005ac 	.word	0x204005ac
  402c88:	204009b0 	.word	0x204009b0
  402c8c:	20400a80 	.word	0x20400a80

00402c90 <__sfvwrite_r>:
  402c90:	6893      	ldr	r3, [r2, #8]
  402c92:	2b00      	cmp	r3, #0
  402c94:	d073      	beq.n	402d7e <__sfvwrite_r+0xee>
  402c96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c9a:	898b      	ldrh	r3, [r1, #12]
  402c9c:	b083      	sub	sp, #12
  402c9e:	460c      	mov	r4, r1
  402ca0:	0719      	lsls	r1, r3, #28
  402ca2:	9000      	str	r0, [sp, #0]
  402ca4:	4616      	mov	r6, r2
  402ca6:	d526      	bpl.n	402cf6 <__sfvwrite_r+0x66>
  402ca8:	6922      	ldr	r2, [r4, #16]
  402caa:	b322      	cbz	r2, 402cf6 <__sfvwrite_r+0x66>
  402cac:	f013 0002 	ands.w	r0, r3, #2
  402cb0:	6835      	ldr	r5, [r6, #0]
  402cb2:	d02c      	beq.n	402d0e <__sfvwrite_r+0x7e>
  402cb4:	f04f 0900 	mov.w	r9, #0
  402cb8:	4fb0      	ldr	r7, [pc, #704]	; (402f7c <__sfvwrite_r+0x2ec>)
  402cba:	46c8      	mov	r8, r9
  402cbc:	46b2      	mov	sl, r6
  402cbe:	45b8      	cmp	r8, r7
  402cc0:	4643      	mov	r3, r8
  402cc2:	464a      	mov	r2, r9
  402cc4:	bf28      	it	cs
  402cc6:	463b      	movcs	r3, r7
  402cc8:	9800      	ldr	r0, [sp, #0]
  402cca:	f1b8 0f00 	cmp.w	r8, #0
  402cce:	d050      	beq.n	402d72 <__sfvwrite_r+0xe2>
  402cd0:	69e1      	ldr	r1, [r4, #28]
  402cd2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402cd4:	47b0      	blx	r6
  402cd6:	2800      	cmp	r0, #0
  402cd8:	dd58      	ble.n	402d8c <__sfvwrite_r+0xfc>
  402cda:	f8da 3008 	ldr.w	r3, [sl, #8]
  402cde:	1a1b      	subs	r3, r3, r0
  402ce0:	4481      	add	r9, r0
  402ce2:	eba8 0800 	sub.w	r8, r8, r0
  402ce6:	f8ca 3008 	str.w	r3, [sl, #8]
  402cea:	2b00      	cmp	r3, #0
  402cec:	d1e7      	bne.n	402cbe <__sfvwrite_r+0x2e>
  402cee:	2000      	movs	r0, #0
  402cf0:	b003      	add	sp, #12
  402cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cf6:	4621      	mov	r1, r4
  402cf8:	9800      	ldr	r0, [sp, #0]
  402cfa:	f7ff fc65 	bl	4025c8 <__swsetup_r>
  402cfe:	2800      	cmp	r0, #0
  402d00:	f040 8133 	bne.w	402f6a <__sfvwrite_r+0x2da>
  402d04:	89a3      	ldrh	r3, [r4, #12]
  402d06:	6835      	ldr	r5, [r6, #0]
  402d08:	f013 0002 	ands.w	r0, r3, #2
  402d0c:	d1d2      	bne.n	402cb4 <__sfvwrite_r+0x24>
  402d0e:	f013 0901 	ands.w	r9, r3, #1
  402d12:	d145      	bne.n	402da0 <__sfvwrite_r+0x110>
  402d14:	464f      	mov	r7, r9
  402d16:	9601      	str	r6, [sp, #4]
  402d18:	b337      	cbz	r7, 402d68 <__sfvwrite_r+0xd8>
  402d1a:	059a      	lsls	r2, r3, #22
  402d1c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402d20:	f140 8083 	bpl.w	402e2a <__sfvwrite_r+0x19a>
  402d24:	4547      	cmp	r7, r8
  402d26:	46c3      	mov	fp, r8
  402d28:	f0c0 80ab 	bcc.w	402e82 <__sfvwrite_r+0x1f2>
  402d2c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402d30:	f040 80ac 	bne.w	402e8c <__sfvwrite_r+0x1fc>
  402d34:	6820      	ldr	r0, [r4, #0]
  402d36:	46ba      	mov	sl, r7
  402d38:	465a      	mov	r2, fp
  402d3a:	4649      	mov	r1, r9
  402d3c:	f000 fd82 	bl	403844 <memmove>
  402d40:	68a2      	ldr	r2, [r4, #8]
  402d42:	6823      	ldr	r3, [r4, #0]
  402d44:	eba2 0208 	sub.w	r2, r2, r8
  402d48:	445b      	add	r3, fp
  402d4a:	60a2      	str	r2, [r4, #8]
  402d4c:	6023      	str	r3, [r4, #0]
  402d4e:	9a01      	ldr	r2, [sp, #4]
  402d50:	6893      	ldr	r3, [r2, #8]
  402d52:	eba3 030a 	sub.w	r3, r3, sl
  402d56:	44d1      	add	r9, sl
  402d58:	eba7 070a 	sub.w	r7, r7, sl
  402d5c:	6093      	str	r3, [r2, #8]
  402d5e:	2b00      	cmp	r3, #0
  402d60:	d0c5      	beq.n	402cee <__sfvwrite_r+0x5e>
  402d62:	89a3      	ldrh	r3, [r4, #12]
  402d64:	2f00      	cmp	r7, #0
  402d66:	d1d8      	bne.n	402d1a <__sfvwrite_r+0x8a>
  402d68:	f8d5 9000 	ldr.w	r9, [r5]
  402d6c:	686f      	ldr	r7, [r5, #4]
  402d6e:	3508      	adds	r5, #8
  402d70:	e7d2      	b.n	402d18 <__sfvwrite_r+0x88>
  402d72:	f8d5 9000 	ldr.w	r9, [r5]
  402d76:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402d7a:	3508      	adds	r5, #8
  402d7c:	e79f      	b.n	402cbe <__sfvwrite_r+0x2e>
  402d7e:	2000      	movs	r0, #0
  402d80:	4770      	bx	lr
  402d82:	4621      	mov	r1, r4
  402d84:	9800      	ldr	r0, [sp, #0]
  402d86:	f7ff fd33 	bl	4027f0 <_fflush_r>
  402d8a:	b370      	cbz	r0, 402dea <__sfvwrite_r+0x15a>
  402d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402d94:	f04f 30ff 	mov.w	r0, #4294967295
  402d98:	81a3      	strh	r3, [r4, #12]
  402d9a:	b003      	add	sp, #12
  402d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402da0:	4681      	mov	r9, r0
  402da2:	4633      	mov	r3, r6
  402da4:	464e      	mov	r6, r9
  402da6:	46a8      	mov	r8, r5
  402da8:	469a      	mov	sl, r3
  402daa:	464d      	mov	r5, r9
  402dac:	b34e      	cbz	r6, 402e02 <__sfvwrite_r+0x172>
  402dae:	b380      	cbz	r0, 402e12 <__sfvwrite_r+0x182>
  402db0:	6820      	ldr	r0, [r4, #0]
  402db2:	6923      	ldr	r3, [r4, #16]
  402db4:	6962      	ldr	r2, [r4, #20]
  402db6:	45b1      	cmp	r9, r6
  402db8:	46cb      	mov	fp, r9
  402dba:	bf28      	it	cs
  402dbc:	46b3      	movcs	fp, r6
  402dbe:	4298      	cmp	r0, r3
  402dc0:	465f      	mov	r7, fp
  402dc2:	d904      	bls.n	402dce <__sfvwrite_r+0x13e>
  402dc4:	68a3      	ldr	r3, [r4, #8]
  402dc6:	4413      	add	r3, r2
  402dc8:	459b      	cmp	fp, r3
  402dca:	f300 80a6 	bgt.w	402f1a <__sfvwrite_r+0x28a>
  402dce:	4593      	cmp	fp, r2
  402dd0:	db4b      	blt.n	402e6a <__sfvwrite_r+0x1da>
  402dd2:	4613      	mov	r3, r2
  402dd4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402dd6:	69e1      	ldr	r1, [r4, #28]
  402dd8:	9800      	ldr	r0, [sp, #0]
  402dda:	462a      	mov	r2, r5
  402ddc:	47b8      	blx	r7
  402dde:	1e07      	subs	r7, r0, #0
  402de0:	ddd4      	ble.n	402d8c <__sfvwrite_r+0xfc>
  402de2:	ebb9 0907 	subs.w	r9, r9, r7
  402de6:	d0cc      	beq.n	402d82 <__sfvwrite_r+0xf2>
  402de8:	2001      	movs	r0, #1
  402dea:	f8da 3008 	ldr.w	r3, [sl, #8]
  402dee:	1bdb      	subs	r3, r3, r7
  402df0:	443d      	add	r5, r7
  402df2:	1bf6      	subs	r6, r6, r7
  402df4:	f8ca 3008 	str.w	r3, [sl, #8]
  402df8:	2b00      	cmp	r3, #0
  402dfa:	f43f af78 	beq.w	402cee <__sfvwrite_r+0x5e>
  402dfe:	2e00      	cmp	r6, #0
  402e00:	d1d5      	bne.n	402dae <__sfvwrite_r+0x11e>
  402e02:	f108 0308 	add.w	r3, r8, #8
  402e06:	e913 0060 	ldmdb	r3, {r5, r6}
  402e0a:	4698      	mov	r8, r3
  402e0c:	3308      	adds	r3, #8
  402e0e:	2e00      	cmp	r6, #0
  402e10:	d0f9      	beq.n	402e06 <__sfvwrite_r+0x176>
  402e12:	4632      	mov	r2, r6
  402e14:	210a      	movs	r1, #10
  402e16:	4628      	mov	r0, r5
  402e18:	f000 fc2a 	bl	403670 <memchr>
  402e1c:	2800      	cmp	r0, #0
  402e1e:	f000 80a1 	beq.w	402f64 <__sfvwrite_r+0x2d4>
  402e22:	3001      	adds	r0, #1
  402e24:	eba0 0905 	sub.w	r9, r0, r5
  402e28:	e7c2      	b.n	402db0 <__sfvwrite_r+0x120>
  402e2a:	6820      	ldr	r0, [r4, #0]
  402e2c:	6923      	ldr	r3, [r4, #16]
  402e2e:	4298      	cmp	r0, r3
  402e30:	d802      	bhi.n	402e38 <__sfvwrite_r+0x1a8>
  402e32:	6963      	ldr	r3, [r4, #20]
  402e34:	429f      	cmp	r7, r3
  402e36:	d25d      	bcs.n	402ef4 <__sfvwrite_r+0x264>
  402e38:	45b8      	cmp	r8, r7
  402e3a:	bf28      	it	cs
  402e3c:	46b8      	movcs	r8, r7
  402e3e:	4642      	mov	r2, r8
  402e40:	4649      	mov	r1, r9
  402e42:	f000 fcff 	bl	403844 <memmove>
  402e46:	68a3      	ldr	r3, [r4, #8]
  402e48:	6822      	ldr	r2, [r4, #0]
  402e4a:	eba3 0308 	sub.w	r3, r3, r8
  402e4e:	4442      	add	r2, r8
  402e50:	60a3      	str	r3, [r4, #8]
  402e52:	6022      	str	r2, [r4, #0]
  402e54:	b10b      	cbz	r3, 402e5a <__sfvwrite_r+0x1ca>
  402e56:	46c2      	mov	sl, r8
  402e58:	e779      	b.n	402d4e <__sfvwrite_r+0xbe>
  402e5a:	4621      	mov	r1, r4
  402e5c:	9800      	ldr	r0, [sp, #0]
  402e5e:	f7ff fcc7 	bl	4027f0 <_fflush_r>
  402e62:	2800      	cmp	r0, #0
  402e64:	d192      	bne.n	402d8c <__sfvwrite_r+0xfc>
  402e66:	46c2      	mov	sl, r8
  402e68:	e771      	b.n	402d4e <__sfvwrite_r+0xbe>
  402e6a:	465a      	mov	r2, fp
  402e6c:	4629      	mov	r1, r5
  402e6e:	f000 fce9 	bl	403844 <memmove>
  402e72:	68a2      	ldr	r2, [r4, #8]
  402e74:	6823      	ldr	r3, [r4, #0]
  402e76:	eba2 020b 	sub.w	r2, r2, fp
  402e7a:	445b      	add	r3, fp
  402e7c:	60a2      	str	r2, [r4, #8]
  402e7e:	6023      	str	r3, [r4, #0]
  402e80:	e7af      	b.n	402de2 <__sfvwrite_r+0x152>
  402e82:	6820      	ldr	r0, [r4, #0]
  402e84:	46b8      	mov	r8, r7
  402e86:	46ba      	mov	sl, r7
  402e88:	46bb      	mov	fp, r7
  402e8a:	e755      	b.n	402d38 <__sfvwrite_r+0xa8>
  402e8c:	6962      	ldr	r2, [r4, #20]
  402e8e:	6820      	ldr	r0, [r4, #0]
  402e90:	6921      	ldr	r1, [r4, #16]
  402e92:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402e96:	eba0 0a01 	sub.w	sl, r0, r1
  402e9a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402e9e:	f10a 0001 	add.w	r0, sl, #1
  402ea2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402ea6:	4438      	add	r0, r7
  402ea8:	4540      	cmp	r0, r8
  402eaa:	4642      	mov	r2, r8
  402eac:	bf84      	itt	hi
  402eae:	4680      	movhi	r8, r0
  402eb0:	4642      	movhi	r2, r8
  402eb2:	055b      	lsls	r3, r3, #21
  402eb4:	d544      	bpl.n	402f40 <__sfvwrite_r+0x2b0>
  402eb6:	4611      	mov	r1, r2
  402eb8:	9800      	ldr	r0, [sp, #0]
  402eba:	f000 f913 	bl	4030e4 <_malloc_r>
  402ebe:	4683      	mov	fp, r0
  402ec0:	2800      	cmp	r0, #0
  402ec2:	d055      	beq.n	402f70 <__sfvwrite_r+0x2e0>
  402ec4:	4652      	mov	r2, sl
  402ec6:	6921      	ldr	r1, [r4, #16]
  402ec8:	f000 fc22 	bl	403710 <memcpy>
  402ecc:	89a3      	ldrh	r3, [r4, #12]
  402ece:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ed6:	81a3      	strh	r3, [r4, #12]
  402ed8:	eb0b 000a 	add.w	r0, fp, sl
  402edc:	eba8 030a 	sub.w	r3, r8, sl
  402ee0:	f8c4 b010 	str.w	fp, [r4, #16]
  402ee4:	f8c4 8014 	str.w	r8, [r4, #20]
  402ee8:	6020      	str	r0, [r4, #0]
  402eea:	60a3      	str	r3, [r4, #8]
  402eec:	46b8      	mov	r8, r7
  402eee:	46ba      	mov	sl, r7
  402ef0:	46bb      	mov	fp, r7
  402ef2:	e721      	b.n	402d38 <__sfvwrite_r+0xa8>
  402ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402ef8:	42b9      	cmp	r1, r7
  402efa:	bf28      	it	cs
  402efc:	4639      	movcs	r1, r7
  402efe:	464a      	mov	r2, r9
  402f00:	fb91 f1f3 	sdiv	r1, r1, r3
  402f04:	9800      	ldr	r0, [sp, #0]
  402f06:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402f08:	fb03 f301 	mul.w	r3, r3, r1
  402f0c:	69e1      	ldr	r1, [r4, #28]
  402f0e:	47b0      	blx	r6
  402f10:	f1b0 0a00 	subs.w	sl, r0, #0
  402f14:	f73f af1b 	bgt.w	402d4e <__sfvwrite_r+0xbe>
  402f18:	e738      	b.n	402d8c <__sfvwrite_r+0xfc>
  402f1a:	461a      	mov	r2, r3
  402f1c:	4629      	mov	r1, r5
  402f1e:	9301      	str	r3, [sp, #4]
  402f20:	f000 fc90 	bl	403844 <memmove>
  402f24:	6822      	ldr	r2, [r4, #0]
  402f26:	9b01      	ldr	r3, [sp, #4]
  402f28:	9800      	ldr	r0, [sp, #0]
  402f2a:	441a      	add	r2, r3
  402f2c:	6022      	str	r2, [r4, #0]
  402f2e:	4621      	mov	r1, r4
  402f30:	f7ff fc5e 	bl	4027f0 <_fflush_r>
  402f34:	9b01      	ldr	r3, [sp, #4]
  402f36:	2800      	cmp	r0, #0
  402f38:	f47f af28 	bne.w	402d8c <__sfvwrite_r+0xfc>
  402f3c:	461f      	mov	r7, r3
  402f3e:	e750      	b.n	402de2 <__sfvwrite_r+0x152>
  402f40:	9800      	ldr	r0, [sp, #0]
  402f42:	f000 fce7 	bl	403914 <_realloc_r>
  402f46:	4683      	mov	fp, r0
  402f48:	2800      	cmp	r0, #0
  402f4a:	d1c5      	bne.n	402ed8 <__sfvwrite_r+0x248>
  402f4c:	9d00      	ldr	r5, [sp, #0]
  402f4e:	6921      	ldr	r1, [r4, #16]
  402f50:	4628      	mov	r0, r5
  402f52:	f7ff fdb7 	bl	402ac4 <_free_r>
  402f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f5a:	220c      	movs	r2, #12
  402f5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402f60:	602a      	str	r2, [r5, #0]
  402f62:	e715      	b.n	402d90 <__sfvwrite_r+0x100>
  402f64:	f106 0901 	add.w	r9, r6, #1
  402f68:	e722      	b.n	402db0 <__sfvwrite_r+0x120>
  402f6a:	f04f 30ff 	mov.w	r0, #4294967295
  402f6e:	e6bf      	b.n	402cf0 <__sfvwrite_r+0x60>
  402f70:	9a00      	ldr	r2, [sp, #0]
  402f72:	230c      	movs	r3, #12
  402f74:	6013      	str	r3, [r2, #0]
  402f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f7a:	e709      	b.n	402d90 <__sfvwrite_r+0x100>
  402f7c:	7ffffc00 	.word	0x7ffffc00

00402f80 <_fwalk_reent>:
  402f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402f84:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402f88:	d01f      	beq.n	402fca <_fwalk_reent+0x4a>
  402f8a:	4688      	mov	r8, r1
  402f8c:	4606      	mov	r6, r0
  402f8e:	f04f 0900 	mov.w	r9, #0
  402f92:	687d      	ldr	r5, [r7, #4]
  402f94:	68bc      	ldr	r4, [r7, #8]
  402f96:	3d01      	subs	r5, #1
  402f98:	d411      	bmi.n	402fbe <_fwalk_reent+0x3e>
  402f9a:	89a3      	ldrh	r3, [r4, #12]
  402f9c:	2b01      	cmp	r3, #1
  402f9e:	f105 35ff 	add.w	r5, r5, #4294967295
  402fa2:	d908      	bls.n	402fb6 <_fwalk_reent+0x36>
  402fa4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402fa8:	3301      	adds	r3, #1
  402faa:	4621      	mov	r1, r4
  402fac:	4630      	mov	r0, r6
  402fae:	d002      	beq.n	402fb6 <_fwalk_reent+0x36>
  402fb0:	47c0      	blx	r8
  402fb2:	ea49 0900 	orr.w	r9, r9, r0
  402fb6:	1c6b      	adds	r3, r5, #1
  402fb8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402fbc:	d1ed      	bne.n	402f9a <_fwalk_reent+0x1a>
  402fbe:	683f      	ldr	r7, [r7, #0]
  402fc0:	2f00      	cmp	r7, #0
  402fc2:	d1e6      	bne.n	402f92 <_fwalk_reent+0x12>
  402fc4:	4648      	mov	r0, r9
  402fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402fca:	46b9      	mov	r9, r7
  402fcc:	4648      	mov	r0, r9
  402fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402fd2:	bf00      	nop

00402fd4 <__locale_mb_cur_max>:
  402fd4:	4b04      	ldr	r3, [pc, #16]	; (402fe8 <__locale_mb_cur_max+0x14>)
  402fd6:	4a05      	ldr	r2, [pc, #20]	; (402fec <__locale_mb_cur_max+0x18>)
  402fd8:	681b      	ldr	r3, [r3, #0]
  402fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402fdc:	2b00      	cmp	r3, #0
  402fde:	bf08      	it	eq
  402fe0:	4613      	moveq	r3, r2
  402fe2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402fe6:	4770      	bx	lr
  402fe8:	20400008 	.word	0x20400008
  402fec:	20400438 	.word	0x20400438

00402ff0 <__swhatbuf_r>:
  402ff0:	b570      	push	{r4, r5, r6, lr}
  402ff2:	460c      	mov	r4, r1
  402ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402ff8:	2900      	cmp	r1, #0
  402ffa:	b090      	sub	sp, #64	; 0x40
  402ffc:	4615      	mov	r5, r2
  402ffe:	461e      	mov	r6, r3
  403000:	db14      	blt.n	40302c <__swhatbuf_r+0x3c>
  403002:	aa01      	add	r2, sp, #4
  403004:	f000 ffcc 	bl	403fa0 <_fstat_r>
  403008:	2800      	cmp	r0, #0
  40300a:	db0f      	blt.n	40302c <__swhatbuf_r+0x3c>
  40300c:	9a02      	ldr	r2, [sp, #8]
  40300e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403012:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403016:	fab2 f282 	clz	r2, r2
  40301a:	0952      	lsrs	r2, r2, #5
  40301c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403020:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403024:	6032      	str	r2, [r6, #0]
  403026:	602b      	str	r3, [r5, #0]
  403028:	b010      	add	sp, #64	; 0x40
  40302a:	bd70      	pop	{r4, r5, r6, pc}
  40302c:	89a2      	ldrh	r2, [r4, #12]
  40302e:	2300      	movs	r3, #0
  403030:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403034:	6033      	str	r3, [r6, #0]
  403036:	d004      	beq.n	403042 <__swhatbuf_r+0x52>
  403038:	2240      	movs	r2, #64	; 0x40
  40303a:	4618      	mov	r0, r3
  40303c:	602a      	str	r2, [r5, #0]
  40303e:	b010      	add	sp, #64	; 0x40
  403040:	bd70      	pop	{r4, r5, r6, pc}
  403042:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403046:	602b      	str	r3, [r5, #0]
  403048:	b010      	add	sp, #64	; 0x40
  40304a:	bd70      	pop	{r4, r5, r6, pc}

0040304c <__smakebuf_r>:
  40304c:	898a      	ldrh	r2, [r1, #12]
  40304e:	0792      	lsls	r2, r2, #30
  403050:	460b      	mov	r3, r1
  403052:	d506      	bpl.n	403062 <__smakebuf_r+0x16>
  403054:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403058:	2101      	movs	r1, #1
  40305a:	601a      	str	r2, [r3, #0]
  40305c:	611a      	str	r2, [r3, #16]
  40305e:	6159      	str	r1, [r3, #20]
  403060:	4770      	bx	lr
  403062:	b5f0      	push	{r4, r5, r6, r7, lr}
  403064:	b083      	sub	sp, #12
  403066:	ab01      	add	r3, sp, #4
  403068:	466a      	mov	r2, sp
  40306a:	460c      	mov	r4, r1
  40306c:	4605      	mov	r5, r0
  40306e:	f7ff ffbf 	bl	402ff0 <__swhatbuf_r>
  403072:	9900      	ldr	r1, [sp, #0]
  403074:	4606      	mov	r6, r0
  403076:	4628      	mov	r0, r5
  403078:	f000 f834 	bl	4030e4 <_malloc_r>
  40307c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403080:	b1d0      	cbz	r0, 4030b8 <__smakebuf_r+0x6c>
  403082:	9a01      	ldr	r2, [sp, #4]
  403084:	4f12      	ldr	r7, [pc, #72]	; (4030d0 <__smakebuf_r+0x84>)
  403086:	9900      	ldr	r1, [sp, #0]
  403088:	63ef      	str	r7, [r5, #60]	; 0x3c
  40308a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40308e:	81a3      	strh	r3, [r4, #12]
  403090:	6020      	str	r0, [r4, #0]
  403092:	6120      	str	r0, [r4, #16]
  403094:	6161      	str	r1, [r4, #20]
  403096:	b91a      	cbnz	r2, 4030a0 <__smakebuf_r+0x54>
  403098:	4333      	orrs	r3, r6
  40309a:	81a3      	strh	r3, [r4, #12]
  40309c:	b003      	add	sp, #12
  40309e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4030a0:	4628      	mov	r0, r5
  4030a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4030a6:	f000 ff8f 	bl	403fc8 <_isatty_r>
  4030aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4030ae:	2800      	cmp	r0, #0
  4030b0:	d0f2      	beq.n	403098 <__smakebuf_r+0x4c>
  4030b2:	f043 0301 	orr.w	r3, r3, #1
  4030b6:	e7ef      	b.n	403098 <__smakebuf_r+0x4c>
  4030b8:	059a      	lsls	r2, r3, #22
  4030ba:	d4ef      	bmi.n	40309c <__smakebuf_r+0x50>
  4030bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4030c0:	f043 0302 	orr.w	r3, r3, #2
  4030c4:	2101      	movs	r1, #1
  4030c6:	81a3      	strh	r3, [r4, #12]
  4030c8:	6022      	str	r2, [r4, #0]
  4030ca:	6122      	str	r2, [r4, #16]
  4030cc:	6161      	str	r1, [r4, #20]
  4030ce:	e7e5      	b.n	40309c <__smakebuf_r+0x50>
  4030d0:	0040281d 	.word	0x0040281d

004030d4 <malloc>:
  4030d4:	4b02      	ldr	r3, [pc, #8]	; (4030e0 <malloc+0xc>)
  4030d6:	4601      	mov	r1, r0
  4030d8:	6818      	ldr	r0, [r3, #0]
  4030da:	f000 b803 	b.w	4030e4 <_malloc_r>
  4030de:	bf00      	nop
  4030e0:	20400008 	.word	0x20400008

004030e4 <_malloc_r>:
  4030e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030e8:	f101 060b 	add.w	r6, r1, #11
  4030ec:	2e16      	cmp	r6, #22
  4030ee:	b083      	sub	sp, #12
  4030f0:	4605      	mov	r5, r0
  4030f2:	f240 809e 	bls.w	403232 <_malloc_r+0x14e>
  4030f6:	f036 0607 	bics.w	r6, r6, #7
  4030fa:	f100 80bd 	bmi.w	403278 <_malloc_r+0x194>
  4030fe:	42b1      	cmp	r1, r6
  403100:	f200 80ba 	bhi.w	403278 <_malloc_r+0x194>
  403104:	f000 fc02 	bl	40390c <__malloc_lock>
  403108:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40310c:	f0c0 8293 	bcc.w	403636 <_malloc_r+0x552>
  403110:	0a73      	lsrs	r3, r6, #9
  403112:	f000 80b8 	beq.w	403286 <_malloc_r+0x1a2>
  403116:	2b04      	cmp	r3, #4
  403118:	f200 8179 	bhi.w	40340e <_malloc_r+0x32a>
  40311c:	09b3      	lsrs	r3, r6, #6
  40311e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403122:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403126:	00c3      	lsls	r3, r0, #3
  403128:	4fbf      	ldr	r7, [pc, #764]	; (403428 <_malloc_r+0x344>)
  40312a:	443b      	add	r3, r7
  40312c:	f1a3 0108 	sub.w	r1, r3, #8
  403130:	685c      	ldr	r4, [r3, #4]
  403132:	42a1      	cmp	r1, r4
  403134:	d106      	bne.n	403144 <_malloc_r+0x60>
  403136:	e00c      	b.n	403152 <_malloc_r+0x6e>
  403138:	2a00      	cmp	r2, #0
  40313a:	f280 80aa 	bge.w	403292 <_malloc_r+0x1ae>
  40313e:	68e4      	ldr	r4, [r4, #12]
  403140:	42a1      	cmp	r1, r4
  403142:	d006      	beq.n	403152 <_malloc_r+0x6e>
  403144:	6863      	ldr	r3, [r4, #4]
  403146:	f023 0303 	bic.w	r3, r3, #3
  40314a:	1b9a      	subs	r2, r3, r6
  40314c:	2a0f      	cmp	r2, #15
  40314e:	ddf3      	ble.n	403138 <_malloc_r+0x54>
  403150:	4670      	mov	r0, lr
  403152:	693c      	ldr	r4, [r7, #16]
  403154:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40343c <_malloc_r+0x358>
  403158:	4574      	cmp	r4, lr
  40315a:	f000 81ab 	beq.w	4034b4 <_malloc_r+0x3d0>
  40315e:	6863      	ldr	r3, [r4, #4]
  403160:	f023 0303 	bic.w	r3, r3, #3
  403164:	1b9a      	subs	r2, r3, r6
  403166:	2a0f      	cmp	r2, #15
  403168:	f300 8190 	bgt.w	40348c <_malloc_r+0x3a8>
  40316c:	2a00      	cmp	r2, #0
  40316e:	f8c7 e014 	str.w	lr, [r7, #20]
  403172:	f8c7 e010 	str.w	lr, [r7, #16]
  403176:	f280 809d 	bge.w	4032b4 <_malloc_r+0x1d0>
  40317a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40317e:	f080 8161 	bcs.w	403444 <_malloc_r+0x360>
  403182:	08db      	lsrs	r3, r3, #3
  403184:	f103 0c01 	add.w	ip, r3, #1
  403188:	1099      	asrs	r1, r3, #2
  40318a:	687a      	ldr	r2, [r7, #4]
  40318c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403190:	f8c4 8008 	str.w	r8, [r4, #8]
  403194:	2301      	movs	r3, #1
  403196:	408b      	lsls	r3, r1
  403198:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40319c:	4313      	orrs	r3, r2
  40319e:	3908      	subs	r1, #8
  4031a0:	60e1      	str	r1, [r4, #12]
  4031a2:	607b      	str	r3, [r7, #4]
  4031a4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4031a8:	f8c8 400c 	str.w	r4, [r8, #12]
  4031ac:	1082      	asrs	r2, r0, #2
  4031ae:	2401      	movs	r4, #1
  4031b0:	4094      	lsls	r4, r2
  4031b2:	429c      	cmp	r4, r3
  4031b4:	f200 808b 	bhi.w	4032ce <_malloc_r+0x1ea>
  4031b8:	421c      	tst	r4, r3
  4031ba:	d106      	bne.n	4031ca <_malloc_r+0xe6>
  4031bc:	f020 0003 	bic.w	r0, r0, #3
  4031c0:	0064      	lsls	r4, r4, #1
  4031c2:	421c      	tst	r4, r3
  4031c4:	f100 0004 	add.w	r0, r0, #4
  4031c8:	d0fa      	beq.n	4031c0 <_malloc_r+0xdc>
  4031ca:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4031ce:	46cc      	mov	ip, r9
  4031d0:	4680      	mov	r8, r0
  4031d2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4031d6:	459c      	cmp	ip, r3
  4031d8:	d107      	bne.n	4031ea <_malloc_r+0x106>
  4031da:	e16d      	b.n	4034b8 <_malloc_r+0x3d4>
  4031dc:	2a00      	cmp	r2, #0
  4031de:	f280 817b 	bge.w	4034d8 <_malloc_r+0x3f4>
  4031e2:	68db      	ldr	r3, [r3, #12]
  4031e4:	459c      	cmp	ip, r3
  4031e6:	f000 8167 	beq.w	4034b8 <_malloc_r+0x3d4>
  4031ea:	6859      	ldr	r1, [r3, #4]
  4031ec:	f021 0103 	bic.w	r1, r1, #3
  4031f0:	1b8a      	subs	r2, r1, r6
  4031f2:	2a0f      	cmp	r2, #15
  4031f4:	ddf2      	ble.n	4031dc <_malloc_r+0xf8>
  4031f6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4031fa:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4031fe:	9300      	str	r3, [sp, #0]
  403200:	199c      	adds	r4, r3, r6
  403202:	4628      	mov	r0, r5
  403204:	f046 0601 	orr.w	r6, r6, #1
  403208:	f042 0501 	orr.w	r5, r2, #1
  40320c:	605e      	str	r6, [r3, #4]
  40320e:	f8c8 c00c 	str.w	ip, [r8, #12]
  403212:	f8cc 8008 	str.w	r8, [ip, #8]
  403216:	617c      	str	r4, [r7, #20]
  403218:	613c      	str	r4, [r7, #16]
  40321a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40321e:	f8c4 e008 	str.w	lr, [r4, #8]
  403222:	6065      	str	r5, [r4, #4]
  403224:	505a      	str	r2, [r3, r1]
  403226:	f000 fb73 	bl	403910 <__malloc_unlock>
  40322a:	9b00      	ldr	r3, [sp, #0]
  40322c:	f103 0408 	add.w	r4, r3, #8
  403230:	e01e      	b.n	403270 <_malloc_r+0x18c>
  403232:	2910      	cmp	r1, #16
  403234:	d820      	bhi.n	403278 <_malloc_r+0x194>
  403236:	f000 fb69 	bl	40390c <__malloc_lock>
  40323a:	2610      	movs	r6, #16
  40323c:	2318      	movs	r3, #24
  40323e:	2002      	movs	r0, #2
  403240:	4f79      	ldr	r7, [pc, #484]	; (403428 <_malloc_r+0x344>)
  403242:	443b      	add	r3, r7
  403244:	f1a3 0208 	sub.w	r2, r3, #8
  403248:	685c      	ldr	r4, [r3, #4]
  40324a:	4294      	cmp	r4, r2
  40324c:	f000 813d 	beq.w	4034ca <_malloc_r+0x3e6>
  403250:	6863      	ldr	r3, [r4, #4]
  403252:	68e1      	ldr	r1, [r4, #12]
  403254:	68a6      	ldr	r6, [r4, #8]
  403256:	f023 0303 	bic.w	r3, r3, #3
  40325a:	4423      	add	r3, r4
  40325c:	4628      	mov	r0, r5
  40325e:	685a      	ldr	r2, [r3, #4]
  403260:	60f1      	str	r1, [r6, #12]
  403262:	f042 0201 	orr.w	r2, r2, #1
  403266:	608e      	str	r6, [r1, #8]
  403268:	605a      	str	r2, [r3, #4]
  40326a:	f000 fb51 	bl	403910 <__malloc_unlock>
  40326e:	3408      	adds	r4, #8
  403270:	4620      	mov	r0, r4
  403272:	b003      	add	sp, #12
  403274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403278:	2400      	movs	r4, #0
  40327a:	230c      	movs	r3, #12
  40327c:	4620      	mov	r0, r4
  40327e:	602b      	str	r3, [r5, #0]
  403280:	b003      	add	sp, #12
  403282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403286:	2040      	movs	r0, #64	; 0x40
  403288:	f44f 7300 	mov.w	r3, #512	; 0x200
  40328c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403290:	e74a      	b.n	403128 <_malloc_r+0x44>
  403292:	4423      	add	r3, r4
  403294:	68e1      	ldr	r1, [r4, #12]
  403296:	685a      	ldr	r2, [r3, #4]
  403298:	68a6      	ldr	r6, [r4, #8]
  40329a:	f042 0201 	orr.w	r2, r2, #1
  40329e:	60f1      	str	r1, [r6, #12]
  4032a0:	4628      	mov	r0, r5
  4032a2:	608e      	str	r6, [r1, #8]
  4032a4:	605a      	str	r2, [r3, #4]
  4032a6:	f000 fb33 	bl	403910 <__malloc_unlock>
  4032aa:	3408      	adds	r4, #8
  4032ac:	4620      	mov	r0, r4
  4032ae:	b003      	add	sp, #12
  4032b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032b4:	4423      	add	r3, r4
  4032b6:	4628      	mov	r0, r5
  4032b8:	685a      	ldr	r2, [r3, #4]
  4032ba:	f042 0201 	orr.w	r2, r2, #1
  4032be:	605a      	str	r2, [r3, #4]
  4032c0:	f000 fb26 	bl	403910 <__malloc_unlock>
  4032c4:	3408      	adds	r4, #8
  4032c6:	4620      	mov	r0, r4
  4032c8:	b003      	add	sp, #12
  4032ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032ce:	68bc      	ldr	r4, [r7, #8]
  4032d0:	6863      	ldr	r3, [r4, #4]
  4032d2:	f023 0803 	bic.w	r8, r3, #3
  4032d6:	45b0      	cmp	r8, r6
  4032d8:	d304      	bcc.n	4032e4 <_malloc_r+0x200>
  4032da:	eba8 0306 	sub.w	r3, r8, r6
  4032de:	2b0f      	cmp	r3, #15
  4032e0:	f300 8085 	bgt.w	4033ee <_malloc_r+0x30a>
  4032e4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403440 <_malloc_r+0x35c>
  4032e8:	4b50      	ldr	r3, [pc, #320]	; (40342c <_malloc_r+0x348>)
  4032ea:	f8d9 2000 	ldr.w	r2, [r9]
  4032ee:	681b      	ldr	r3, [r3, #0]
  4032f0:	3201      	adds	r2, #1
  4032f2:	4433      	add	r3, r6
  4032f4:	eb04 0a08 	add.w	sl, r4, r8
  4032f8:	f000 8155 	beq.w	4035a6 <_malloc_r+0x4c2>
  4032fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403300:	330f      	adds	r3, #15
  403302:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403306:	f02b 0b0f 	bic.w	fp, fp, #15
  40330a:	4659      	mov	r1, fp
  40330c:	4628      	mov	r0, r5
  40330e:	f000 fca7 	bl	403c60 <_sbrk_r>
  403312:	1c41      	adds	r1, r0, #1
  403314:	4602      	mov	r2, r0
  403316:	f000 80fc 	beq.w	403512 <_malloc_r+0x42e>
  40331a:	4582      	cmp	sl, r0
  40331c:	f200 80f7 	bhi.w	40350e <_malloc_r+0x42a>
  403320:	4b43      	ldr	r3, [pc, #268]	; (403430 <_malloc_r+0x34c>)
  403322:	6819      	ldr	r1, [r3, #0]
  403324:	4459      	add	r1, fp
  403326:	6019      	str	r1, [r3, #0]
  403328:	f000 814d 	beq.w	4035c6 <_malloc_r+0x4e2>
  40332c:	f8d9 0000 	ldr.w	r0, [r9]
  403330:	3001      	adds	r0, #1
  403332:	bf1b      	ittet	ne
  403334:	eba2 0a0a 	subne.w	sl, r2, sl
  403338:	4451      	addne	r1, sl
  40333a:	f8c9 2000 	streq.w	r2, [r9]
  40333e:	6019      	strne	r1, [r3, #0]
  403340:	f012 0107 	ands.w	r1, r2, #7
  403344:	f000 8115 	beq.w	403572 <_malloc_r+0x48e>
  403348:	f1c1 0008 	rsb	r0, r1, #8
  40334c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403350:	4402      	add	r2, r0
  403352:	3108      	adds	r1, #8
  403354:	eb02 090b 	add.w	r9, r2, fp
  403358:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40335c:	eba1 0909 	sub.w	r9, r1, r9
  403360:	4649      	mov	r1, r9
  403362:	4628      	mov	r0, r5
  403364:	9301      	str	r3, [sp, #4]
  403366:	9200      	str	r2, [sp, #0]
  403368:	f000 fc7a 	bl	403c60 <_sbrk_r>
  40336c:	1c43      	adds	r3, r0, #1
  40336e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403372:	f000 8143 	beq.w	4035fc <_malloc_r+0x518>
  403376:	1a80      	subs	r0, r0, r2
  403378:	4448      	add	r0, r9
  40337a:	f040 0001 	orr.w	r0, r0, #1
  40337e:	6819      	ldr	r1, [r3, #0]
  403380:	60ba      	str	r2, [r7, #8]
  403382:	4449      	add	r1, r9
  403384:	42bc      	cmp	r4, r7
  403386:	6050      	str	r0, [r2, #4]
  403388:	6019      	str	r1, [r3, #0]
  40338a:	d017      	beq.n	4033bc <_malloc_r+0x2d8>
  40338c:	f1b8 0f0f 	cmp.w	r8, #15
  403390:	f240 80fb 	bls.w	40358a <_malloc_r+0x4a6>
  403394:	6860      	ldr	r0, [r4, #4]
  403396:	f1a8 020c 	sub.w	r2, r8, #12
  40339a:	f022 0207 	bic.w	r2, r2, #7
  40339e:	eb04 0e02 	add.w	lr, r4, r2
  4033a2:	f000 0001 	and.w	r0, r0, #1
  4033a6:	f04f 0c05 	mov.w	ip, #5
  4033aa:	4310      	orrs	r0, r2
  4033ac:	2a0f      	cmp	r2, #15
  4033ae:	6060      	str	r0, [r4, #4]
  4033b0:	f8ce c004 	str.w	ip, [lr, #4]
  4033b4:	f8ce c008 	str.w	ip, [lr, #8]
  4033b8:	f200 8117 	bhi.w	4035ea <_malloc_r+0x506>
  4033bc:	4b1d      	ldr	r3, [pc, #116]	; (403434 <_malloc_r+0x350>)
  4033be:	68bc      	ldr	r4, [r7, #8]
  4033c0:	681a      	ldr	r2, [r3, #0]
  4033c2:	4291      	cmp	r1, r2
  4033c4:	bf88      	it	hi
  4033c6:	6019      	strhi	r1, [r3, #0]
  4033c8:	4b1b      	ldr	r3, [pc, #108]	; (403438 <_malloc_r+0x354>)
  4033ca:	681a      	ldr	r2, [r3, #0]
  4033cc:	4291      	cmp	r1, r2
  4033ce:	6862      	ldr	r2, [r4, #4]
  4033d0:	bf88      	it	hi
  4033d2:	6019      	strhi	r1, [r3, #0]
  4033d4:	f022 0203 	bic.w	r2, r2, #3
  4033d8:	4296      	cmp	r6, r2
  4033da:	eba2 0306 	sub.w	r3, r2, r6
  4033de:	d801      	bhi.n	4033e4 <_malloc_r+0x300>
  4033e0:	2b0f      	cmp	r3, #15
  4033e2:	dc04      	bgt.n	4033ee <_malloc_r+0x30a>
  4033e4:	4628      	mov	r0, r5
  4033e6:	f000 fa93 	bl	403910 <__malloc_unlock>
  4033ea:	2400      	movs	r4, #0
  4033ec:	e740      	b.n	403270 <_malloc_r+0x18c>
  4033ee:	19a2      	adds	r2, r4, r6
  4033f0:	f043 0301 	orr.w	r3, r3, #1
  4033f4:	f046 0601 	orr.w	r6, r6, #1
  4033f8:	6066      	str	r6, [r4, #4]
  4033fa:	4628      	mov	r0, r5
  4033fc:	60ba      	str	r2, [r7, #8]
  4033fe:	6053      	str	r3, [r2, #4]
  403400:	f000 fa86 	bl	403910 <__malloc_unlock>
  403404:	3408      	adds	r4, #8
  403406:	4620      	mov	r0, r4
  403408:	b003      	add	sp, #12
  40340a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40340e:	2b14      	cmp	r3, #20
  403410:	d971      	bls.n	4034f6 <_malloc_r+0x412>
  403412:	2b54      	cmp	r3, #84	; 0x54
  403414:	f200 80a3 	bhi.w	40355e <_malloc_r+0x47a>
  403418:	0b33      	lsrs	r3, r6, #12
  40341a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40341e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403422:	00c3      	lsls	r3, r0, #3
  403424:	e680      	b.n	403128 <_malloc_r+0x44>
  403426:	bf00      	nop
  403428:	204005a4 	.word	0x204005a4
  40342c:	20400a80 	.word	0x20400a80
  403430:	20400a50 	.word	0x20400a50
  403434:	20400a78 	.word	0x20400a78
  403438:	20400a7c 	.word	0x20400a7c
  40343c:	204005ac 	.word	0x204005ac
  403440:	204009ac 	.word	0x204009ac
  403444:	0a5a      	lsrs	r2, r3, #9
  403446:	2a04      	cmp	r2, #4
  403448:	d95b      	bls.n	403502 <_malloc_r+0x41e>
  40344a:	2a14      	cmp	r2, #20
  40344c:	f200 80ae 	bhi.w	4035ac <_malloc_r+0x4c8>
  403450:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403454:	00c9      	lsls	r1, r1, #3
  403456:	325b      	adds	r2, #91	; 0x5b
  403458:	eb07 0c01 	add.w	ip, r7, r1
  40345c:	5879      	ldr	r1, [r7, r1]
  40345e:	f1ac 0c08 	sub.w	ip, ip, #8
  403462:	458c      	cmp	ip, r1
  403464:	f000 8088 	beq.w	403578 <_malloc_r+0x494>
  403468:	684a      	ldr	r2, [r1, #4]
  40346a:	f022 0203 	bic.w	r2, r2, #3
  40346e:	4293      	cmp	r3, r2
  403470:	d273      	bcs.n	40355a <_malloc_r+0x476>
  403472:	6889      	ldr	r1, [r1, #8]
  403474:	458c      	cmp	ip, r1
  403476:	d1f7      	bne.n	403468 <_malloc_r+0x384>
  403478:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40347c:	687b      	ldr	r3, [r7, #4]
  40347e:	60e2      	str	r2, [r4, #12]
  403480:	f8c4 c008 	str.w	ip, [r4, #8]
  403484:	6094      	str	r4, [r2, #8]
  403486:	f8cc 400c 	str.w	r4, [ip, #12]
  40348a:	e68f      	b.n	4031ac <_malloc_r+0xc8>
  40348c:	19a1      	adds	r1, r4, r6
  40348e:	f046 0c01 	orr.w	ip, r6, #1
  403492:	f042 0601 	orr.w	r6, r2, #1
  403496:	f8c4 c004 	str.w	ip, [r4, #4]
  40349a:	4628      	mov	r0, r5
  40349c:	6179      	str	r1, [r7, #20]
  40349e:	6139      	str	r1, [r7, #16]
  4034a0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4034a4:	f8c1 e008 	str.w	lr, [r1, #8]
  4034a8:	604e      	str	r6, [r1, #4]
  4034aa:	50e2      	str	r2, [r4, r3]
  4034ac:	f000 fa30 	bl	403910 <__malloc_unlock>
  4034b0:	3408      	adds	r4, #8
  4034b2:	e6dd      	b.n	403270 <_malloc_r+0x18c>
  4034b4:	687b      	ldr	r3, [r7, #4]
  4034b6:	e679      	b.n	4031ac <_malloc_r+0xc8>
  4034b8:	f108 0801 	add.w	r8, r8, #1
  4034bc:	f018 0f03 	tst.w	r8, #3
  4034c0:	f10c 0c08 	add.w	ip, ip, #8
  4034c4:	f47f ae85 	bne.w	4031d2 <_malloc_r+0xee>
  4034c8:	e02d      	b.n	403526 <_malloc_r+0x442>
  4034ca:	68dc      	ldr	r4, [r3, #12]
  4034cc:	42a3      	cmp	r3, r4
  4034ce:	bf08      	it	eq
  4034d0:	3002      	addeq	r0, #2
  4034d2:	f43f ae3e 	beq.w	403152 <_malloc_r+0x6e>
  4034d6:	e6bb      	b.n	403250 <_malloc_r+0x16c>
  4034d8:	4419      	add	r1, r3
  4034da:	461c      	mov	r4, r3
  4034dc:	684a      	ldr	r2, [r1, #4]
  4034de:	68db      	ldr	r3, [r3, #12]
  4034e0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4034e4:	f042 0201 	orr.w	r2, r2, #1
  4034e8:	604a      	str	r2, [r1, #4]
  4034ea:	4628      	mov	r0, r5
  4034ec:	60f3      	str	r3, [r6, #12]
  4034ee:	609e      	str	r6, [r3, #8]
  4034f0:	f000 fa0e 	bl	403910 <__malloc_unlock>
  4034f4:	e6bc      	b.n	403270 <_malloc_r+0x18c>
  4034f6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4034fa:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4034fe:	00c3      	lsls	r3, r0, #3
  403500:	e612      	b.n	403128 <_malloc_r+0x44>
  403502:	099a      	lsrs	r2, r3, #6
  403504:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403508:	00c9      	lsls	r1, r1, #3
  40350a:	3238      	adds	r2, #56	; 0x38
  40350c:	e7a4      	b.n	403458 <_malloc_r+0x374>
  40350e:	42bc      	cmp	r4, r7
  403510:	d054      	beq.n	4035bc <_malloc_r+0x4d8>
  403512:	68bc      	ldr	r4, [r7, #8]
  403514:	6862      	ldr	r2, [r4, #4]
  403516:	f022 0203 	bic.w	r2, r2, #3
  40351a:	e75d      	b.n	4033d8 <_malloc_r+0x2f4>
  40351c:	f859 3908 	ldr.w	r3, [r9], #-8
  403520:	4599      	cmp	r9, r3
  403522:	f040 8086 	bne.w	403632 <_malloc_r+0x54e>
  403526:	f010 0f03 	tst.w	r0, #3
  40352a:	f100 30ff 	add.w	r0, r0, #4294967295
  40352e:	d1f5      	bne.n	40351c <_malloc_r+0x438>
  403530:	687b      	ldr	r3, [r7, #4]
  403532:	ea23 0304 	bic.w	r3, r3, r4
  403536:	607b      	str	r3, [r7, #4]
  403538:	0064      	lsls	r4, r4, #1
  40353a:	429c      	cmp	r4, r3
  40353c:	f63f aec7 	bhi.w	4032ce <_malloc_r+0x1ea>
  403540:	2c00      	cmp	r4, #0
  403542:	f43f aec4 	beq.w	4032ce <_malloc_r+0x1ea>
  403546:	421c      	tst	r4, r3
  403548:	4640      	mov	r0, r8
  40354a:	f47f ae3e 	bne.w	4031ca <_malloc_r+0xe6>
  40354e:	0064      	lsls	r4, r4, #1
  403550:	421c      	tst	r4, r3
  403552:	f100 0004 	add.w	r0, r0, #4
  403556:	d0fa      	beq.n	40354e <_malloc_r+0x46a>
  403558:	e637      	b.n	4031ca <_malloc_r+0xe6>
  40355a:	468c      	mov	ip, r1
  40355c:	e78c      	b.n	403478 <_malloc_r+0x394>
  40355e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403562:	d815      	bhi.n	403590 <_malloc_r+0x4ac>
  403564:	0bf3      	lsrs	r3, r6, #15
  403566:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40356a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40356e:	00c3      	lsls	r3, r0, #3
  403570:	e5da      	b.n	403128 <_malloc_r+0x44>
  403572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403576:	e6ed      	b.n	403354 <_malloc_r+0x270>
  403578:	687b      	ldr	r3, [r7, #4]
  40357a:	1092      	asrs	r2, r2, #2
  40357c:	2101      	movs	r1, #1
  40357e:	fa01 f202 	lsl.w	r2, r1, r2
  403582:	4313      	orrs	r3, r2
  403584:	607b      	str	r3, [r7, #4]
  403586:	4662      	mov	r2, ip
  403588:	e779      	b.n	40347e <_malloc_r+0x39a>
  40358a:	2301      	movs	r3, #1
  40358c:	6053      	str	r3, [r2, #4]
  40358e:	e729      	b.n	4033e4 <_malloc_r+0x300>
  403590:	f240 5254 	movw	r2, #1364	; 0x554
  403594:	4293      	cmp	r3, r2
  403596:	d822      	bhi.n	4035de <_malloc_r+0x4fa>
  403598:	0cb3      	lsrs	r3, r6, #18
  40359a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40359e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4035a2:	00c3      	lsls	r3, r0, #3
  4035a4:	e5c0      	b.n	403128 <_malloc_r+0x44>
  4035a6:	f103 0b10 	add.w	fp, r3, #16
  4035aa:	e6ae      	b.n	40330a <_malloc_r+0x226>
  4035ac:	2a54      	cmp	r2, #84	; 0x54
  4035ae:	d829      	bhi.n	403604 <_malloc_r+0x520>
  4035b0:	0b1a      	lsrs	r2, r3, #12
  4035b2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4035b6:	00c9      	lsls	r1, r1, #3
  4035b8:	326e      	adds	r2, #110	; 0x6e
  4035ba:	e74d      	b.n	403458 <_malloc_r+0x374>
  4035bc:	4b20      	ldr	r3, [pc, #128]	; (403640 <_malloc_r+0x55c>)
  4035be:	6819      	ldr	r1, [r3, #0]
  4035c0:	4459      	add	r1, fp
  4035c2:	6019      	str	r1, [r3, #0]
  4035c4:	e6b2      	b.n	40332c <_malloc_r+0x248>
  4035c6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4035ca:	2800      	cmp	r0, #0
  4035cc:	f47f aeae 	bne.w	40332c <_malloc_r+0x248>
  4035d0:	eb08 030b 	add.w	r3, r8, fp
  4035d4:	68ba      	ldr	r2, [r7, #8]
  4035d6:	f043 0301 	orr.w	r3, r3, #1
  4035da:	6053      	str	r3, [r2, #4]
  4035dc:	e6ee      	b.n	4033bc <_malloc_r+0x2d8>
  4035de:	207f      	movs	r0, #127	; 0x7f
  4035e0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4035e4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4035e8:	e59e      	b.n	403128 <_malloc_r+0x44>
  4035ea:	f104 0108 	add.w	r1, r4, #8
  4035ee:	4628      	mov	r0, r5
  4035f0:	9300      	str	r3, [sp, #0]
  4035f2:	f7ff fa67 	bl	402ac4 <_free_r>
  4035f6:	9b00      	ldr	r3, [sp, #0]
  4035f8:	6819      	ldr	r1, [r3, #0]
  4035fa:	e6df      	b.n	4033bc <_malloc_r+0x2d8>
  4035fc:	2001      	movs	r0, #1
  4035fe:	f04f 0900 	mov.w	r9, #0
  403602:	e6bc      	b.n	40337e <_malloc_r+0x29a>
  403604:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403608:	d805      	bhi.n	403616 <_malloc_r+0x532>
  40360a:	0bda      	lsrs	r2, r3, #15
  40360c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403610:	00c9      	lsls	r1, r1, #3
  403612:	3277      	adds	r2, #119	; 0x77
  403614:	e720      	b.n	403458 <_malloc_r+0x374>
  403616:	f240 5154 	movw	r1, #1364	; 0x554
  40361a:	428a      	cmp	r2, r1
  40361c:	d805      	bhi.n	40362a <_malloc_r+0x546>
  40361e:	0c9a      	lsrs	r2, r3, #18
  403620:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403624:	00c9      	lsls	r1, r1, #3
  403626:	327c      	adds	r2, #124	; 0x7c
  403628:	e716      	b.n	403458 <_malloc_r+0x374>
  40362a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40362e:	227e      	movs	r2, #126	; 0x7e
  403630:	e712      	b.n	403458 <_malloc_r+0x374>
  403632:	687b      	ldr	r3, [r7, #4]
  403634:	e780      	b.n	403538 <_malloc_r+0x454>
  403636:	08f0      	lsrs	r0, r6, #3
  403638:	f106 0308 	add.w	r3, r6, #8
  40363c:	e600      	b.n	403240 <_malloc_r+0x15c>
  40363e:	bf00      	nop
  403640:	20400a50 	.word	0x20400a50

00403644 <__ascii_mbtowc>:
  403644:	b082      	sub	sp, #8
  403646:	b149      	cbz	r1, 40365c <__ascii_mbtowc+0x18>
  403648:	b15a      	cbz	r2, 403662 <__ascii_mbtowc+0x1e>
  40364a:	b16b      	cbz	r3, 403668 <__ascii_mbtowc+0x24>
  40364c:	7813      	ldrb	r3, [r2, #0]
  40364e:	600b      	str	r3, [r1, #0]
  403650:	7812      	ldrb	r2, [r2, #0]
  403652:	1c10      	adds	r0, r2, #0
  403654:	bf18      	it	ne
  403656:	2001      	movne	r0, #1
  403658:	b002      	add	sp, #8
  40365a:	4770      	bx	lr
  40365c:	a901      	add	r1, sp, #4
  40365e:	2a00      	cmp	r2, #0
  403660:	d1f3      	bne.n	40364a <__ascii_mbtowc+0x6>
  403662:	4610      	mov	r0, r2
  403664:	b002      	add	sp, #8
  403666:	4770      	bx	lr
  403668:	f06f 0001 	mvn.w	r0, #1
  40366c:	e7f4      	b.n	403658 <__ascii_mbtowc+0x14>
  40366e:	bf00      	nop

00403670 <memchr>:
  403670:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403674:	2a10      	cmp	r2, #16
  403676:	db2b      	blt.n	4036d0 <memchr+0x60>
  403678:	f010 0f07 	tst.w	r0, #7
  40367c:	d008      	beq.n	403690 <memchr+0x20>
  40367e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403682:	3a01      	subs	r2, #1
  403684:	428b      	cmp	r3, r1
  403686:	d02d      	beq.n	4036e4 <memchr+0x74>
  403688:	f010 0f07 	tst.w	r0, #7
  40368c:	b342      	cbz	r2, 4036e0 <memchr+0x70>
  40368e:	d1f6      	bne.n	40367e <memchr+0xe>
  403690:	b4f0      	push	{r4, r5, r6, r7}
  403692:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403696:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40369a:	f022 0407 	bic.w	r4, r2, #7
  40369e:	f07f 0700 	mvns.w	r7, #0
  4036a2:	2300      	movs	r3, #0
  4036a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4036a8:	3c08      	subs	r4, #8
  4036aa:	ea85 0501 	eor.w	r5, r5, r1
  4036ae:	ea86 0601 	eor.w	r6, r6, r1
  4036b2:	fa85 f547 	uadd8	r5, r5, r7
  4036b6:	faa3 f587 	sel	r5, r3, r7
  4036ba:	fa86 f647 	uadd8	r6, r6, r7
  4036be:	faa5 f687 	sel	r6, r5, r7
  4036c2:	b98e      	cbnz	r6, 4036e8 <memchr+0x78>
  4036c4:	d1ee      	bne.n	4036a4 <memchr+0x34>
  4036c6:	bcf0      	pop	{r4, r5, r6, r7}
  4036c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4036cc:	f002 0207 	and.w	r2, r2, #7
  4036d0:	b132      	cbz	r2, 4036e0 <memchr+0x70>
  4036d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4036d6:	3a01      	subs	r2, #1
  4036d8:	ea83 0301 	eor.w	r3, r3, r1
  4036dc:	b113      	cbz	r3, 4036e4 <memchr+0x74>
  4036de:	d1f8      	bne.n	4036d2 <memchr+0x62>
  4036e0:	2000      	movs	r0, #0
  4036e2:	4770      	bx	lr
  4036e4:	3801      	subs	r0, #1
  4036e6:	4770      	bx	lr
  4036e8:	2d00      	cmp	r5, #0
  4036ea:	bf06      	itte	eq
  4036ec:	4635      	moveq	r5, r6
  4036ee:	3803      	subeq	r0, #3
  4036f0:	3807      	subne	r0, #7
  4036f2:	f015 0f01 	tst.w	r5, #1
  4036f6:	d107      	bne.n	403708 <memchr+0x98>
  4036f8:	3001      	adds	r0, #1
  4036fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4036fe:	bf02      	ittt	eq
  403700:	3001      	addeq	r0, #1
  403702:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403706:	3001      	addeq	r0, #1
  403708:	bcf0      	pop	{r4, r5, r6, r7}
  40370a:	3801      	subs	r0, #1
  40370c:	4770      	bx	lr
  40370e:	bf00      	nop

00403710 <memcpy>:
  403710:	4684      	mov	ip, r0
  403712:	ea41 0300 	orr.w	r3, r1, r0
  403716:	f013 0303 	ands.w	r3, r3, #3
  40371a:	d16d      	bne.n	4037f8 <memcpy+0xe8>
  40371c:	3a40      	subs	r2, #64	; 0x40
  40371e:	d341      	bcc.n	4037a4 <memcpy+0x94>
  403720:	f851 3b04 	ldr.w	r3, [r1], #4
  403724:	f840 3b04 	str.w	r3, [r0], #4
  403728:	f851 3b04 	ldr.w	r3, [r1], #4
  40372c:	f840 3b04 	str.w	r3, [r0], #4
  403730:	f851 3b04 	ldr.w	r3, [r1], #4
  403734:	f840 3b04 	str.w	r3, [r0], #4
  403738:	f851 3b04 	ldr.w	r3, [r1], #4
  40373c:	f840 3b04 	str.w	r3, [r0], #4
  403740:	f851 3b04 	ldr.w	r3, [r1], #4
  403744:	f840 3b04 	str.w	r3, [r0], #4
  403748:	f851 3b04 	ldr.w	r3, [r1], #4
  40374c:	f840 3b04 	str.w	r3, [r0], #4
  403750:	f851 3b04 	ldr.w	r3, [r1], #4
  403754:	f840 3b04 	str.w	r3, [r0], #4
  403758:	f851 3b04 	ldr.w	r3, [r1], #4
  40375c:	f840 3b04 	str.w	r3, [r0], #4
  403760:	f851 3b04 	ldr.w	r3, [r1], #4
  403764:	f840 3b04 	str.w	r3, [r0], #4
  403768:	f851 3b04 	ldr.w	r3, [r1], #4
  40376c:	f840 3b04 	str.w	r3, [r0], #4
  403770:	f851 3b04 	ldr.w	r3, [r1], #4
  403774:	f840 3b04 	str.w	r3, [r0], #4
  403778:	f851 3b04 	ldr.w	r3, [r1], #4
  40377c:	f840 3b04 	str.w	r3, [r0], #4
  403780:	f851 3b04 	ldr.w	r3, [r1], #4
  403784:	f840 3b04 	str.w	r3, [r0], #4
  403788:	f851 3b04 	ldr.w	r3, [r1], #4
  40378c:	f840 3b04 	str.w	r3, [r0], #4
  403790:	f851 3b04 	ldr.w	r3, [r1], #4
  403794:	f840 3b04 	str.w	r3, [r0], #4
  403798:	f851 3b04 	ldr.w	r3, [r1], #4
  40379c:	f840 3b04 	str.w	r3, [r0], #4
  4037a0:	3a40      	subs	r2, #64	; 0x40
  4037a2:	d2bd      	bcs.n	403720 <memcpy+0x10>
  4037a4:	3230      	adds	r2, #48	; 0x30
  4037a6:	d311      	bcc.n	4037cc <memcpy+0xbc>
  4037a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037ac:	f840 3b04 	str.w	r3, [r0], #4
  4037b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037b4:	f840 3b04 	str.w	r3, [r0], #4
  4037b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4037bc:	f840 3b04 	str.w	r3, [r0], #4
  4037c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037c4:	f840 3b04 	str.w	r3, [r0], #4
  4037c8:	3a10      	subs	r2, #16
  4037ca:	d2ed      	bcs.n	4037a8 <memcpy+0x98>
  4037cc:	320c      	adds	r2, #12
  4037ce:	d305      	bcc.n	4037dc <memcpy+0xcc>
  4037d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4037d4:	f840 3b04 	str.w	r3, [r0], #4
  4037d8:	3a04      	subs	r2, #4
  4037da:	d2f9      	bcs.n	4037d0 <memcpy+0xc0>
  4037dc:	3204      	adds	r2, #4
  4037de:	d008      	beq.n	4037f2 <memcpy+0xe2>
  4037e0:	07d2      	lsls	r2, r2, #31
  4037e2:	bf1c      	itt	ne
  4037e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4037e8:	f800 3b01 	strbne.w	r3, [r0], #1
  4037ec:	d301      	bcc.n	4037f2 <memcpy+0xe2>
  4037ee:	880b      	ldrh	r3, [r1, #0]
  4037f0:	8003      	strh	r3, [r0, #0]
  4037f2:	4660      	mov	r0, ip
  4037f4:	4770      	bx	lr
  4037f6:	bf00      	nop
  4037f8:	2a08      	cmp	r2, #8
  4037fa:	d313      	bcc.n	403824 <memcpy+0x114>
  4037fc:	078b      	lsls	r3, r1, #30
  4037fe:	d08d      	beq.n	40371c <memcpy+0xc>
  403800:	f010 0303 	ands.w	r3, r0, #3
  403804:	d08a      	beq.n	40371c <memcpy+0xc>
  403806:	f1c3 0304 	rsb	r3, r3, #4
  40380a:	1ad2      	subs	r2, r2, r3
  40380c:	07db      	lsls	r3, r3, #31
  40380e:	bf1c      	itt	ne
  403810:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403814:	f800 3b01 	strbne.w	r3, [r0], #1
  403818:	d380      	bcc.n	40371c <memcpy+0xc>
  40381a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40381e:	f820 3b02 	strh.w	r3, [r0], #2
  403822:	e77b      	b.n	40371c <memcpy+0xc>
  403824:	3a04      	subs	r2, #4
  403826:	d3d9      	bcc.n	4037dc <memcpy+0xcc>
  403828:	3a01      	subs	r2, #1
  40382a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40382e:	f800 3b01 	strb.w	r3, [r0], #1
  403832:	d2f9      	bcs.n	403828 <memcpy+0x118>
  403834:	780b      	ldrb	r3, [r1, #0]
  403836:	7003      	strb	r3, [r0, #0]
  403838:	784b      	ldrb	r3, [r1, #1]
  40383a:	7043      	strb	r3, [r0, #1]
  40383c:	788b      	ldrb	r3, [r1, #2]
  40383e:	7083      	strb	r3, [r0, #2]
  403840:	4660      	mov	r0, ip
  403842:	4770      	bx	lr

00403844 <memmove>:
  403844:	4288      	cmp	r0, r1
  403846:	b5f0      	push	{r4, r5, r6, r7, lr}
  403848:	d90d      	bls.n	403866 <memmove+0x22>
  40384a:	188b      	adds	r3, r1, r2
  40384c:	4298      	cmp	r0, r3
  40384e:	d20a      	bcs.n	403866 <memmove+0x22>
  403850:	1884      	adds	r4, r0, r2
  403852:	2a00      	cmp	r2, #0
  403854:	d051      	beq.n	4038fa <memmove+0xb6>
  403856:	4622      	mov	r2, r4
  403858:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40385c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403860:	4299      	cmp	r1, r3
  403862:	d1f9      	bne.n	403858 <memmove+0x14>
  403864:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403866:	2a0f      	cmp	r2, #15
  403868:	d948      	bls.n	4038fc <memmove+0xb8>
  40386a:	ea41 0300 	orr.w	r3, r1, r0
  40386e:	079b      	lsls	r3, r3, #30
  403870:	d146      	bne.n	403900 <memmove+0xbc>
  403872:	f100 0410 	add.w	r4, r0, #16
  403876:	f101 0310 	add.w	r3, r1, #16
  40387a:	4615      	mov	r5, r2
  40387c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403880:	f844 6c10 	str.w	r6, [r4, #-16]
  403884:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403888:	f844 6c0c 	str.w	r6, [r4, #-12]
  40388c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403890:	f844 6c08 	str.w	r6, [r4, #-8]
  403894:	3d10      	subs	r5, #16
  403896:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40389a:	f844 6c04 	str.w	r6, [r4, #-4]
  40389e:	2d0f      	cmp	r5, #15
  4038a0:	f103 0310 	add.w	r3, r3, #16
  4038a4:	f104 0410 	add.w	r4, r4, #16
  4038a8:	d8e8      	bhi.n	40387c <memmove+0x38>
  4038aa:	f1a2 0310 	sub.w	r3, r2, #16
  4038ae:	f023 030f 	bic.w	r3, r3, #15
  4038b2:	f002 0e0f 	and.w	lr, r2, #15
  4038b6:	3310      	adds	r3, #16
  4038b8:	f1be 0f03 	cmp.w	lr, #3
  4038bc:	4419      	add	r1, r3
  4038be:	4403      	add	r3, r0
  4038c0:	d921      	bls.n	403906 <memmove+0xc2>
  4038c2:	1f1e      	subs	r6, r3, #4
  4038c4:	460d      	mov	r5, r1
  4038c6:	4674      	mov	r4, lr
  4038c8:	3c04      	subs	r4, #4
  4038ca:	f855 7b04 	ldr.w	r7, [r5], #4
  4038ce:	f846 7f04 	str.w	r7, [r6, #4]!
  4038d2:	2c03      	cmp	r4, #3
  4038d4:	d8f8      	bhi.n	4038c8 <memmove+0x84>
  4038d6:	f1ae 0404 	sub.w	r4, lr, #4
  4038da:	f024 0403 	bic.w	r4, r4, #3
  4038de:	3404      	adds	r4, #4
  4038e0:	4421      	add	r1, r4
  4038e2:	4423      	add	r3, r4
  4038e4:	f002 0203 	and.w	r2, r2, #3
  4038e8:	b162      	cbz	r2, 403904 <memmove+0xc0>
  4038ea:	3b01      	subs	r3, #1
  4038ec:	440a      	add	r2, r1
  4038ee:	f811 4b01 	ldrb.w	r4, [r1], #1
  4038f2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4038f6:	428a      	cmp	r2, r1
  4038f8:	d1f9      	bne.n	4038ee <memmove+0xaa>
  4038fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038fc:	4603      	mov	r3, r0
  4038fe:	e7f3      	b.n	4038e8 <memmove+0xa4>
  403900:	4603      	mov	r3, r0
  403902:	e7f2      	b.n	4038ea <memmove+0xa6>
  403904:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403906:	4672      	mov	r2, lr
  403908:	e7ee      	b.n	4038e8 <memmove+0xa4>
  40390a:	bf00      	nop

0040390c <__malloc_lock>:
  40390c:	4770      	bx	lr
  40390e:	bf00      	nop

00403910 <__malloc_unlock>:
  403910:	4770      	bx	lr
  403912:	bf00      	nop

00403914 <_realloc_r>:
  403914:	2900      	cmp	r1, #0
  403916:	f000 8095 	beq.w	403a44 <_realloc_r+0x130>
  40391a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40391e:	460d      	mov	r5, r1
  403920:	4616      	mov	r6, r2
  403922:	b083      	sub	sp, #12
  403924:	4680      	mov	r8, r0
  403926:	f106 070b 	add.w	r7, r6, #11
  40392a:	f7ff ffef 	bl	40390c <__malloc_lock>
  40392e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403932:	2f16      	cmp	r7, #22
  403934:	f02e 0403 	bic.w	r4, lr, #3
  403938:	f1a5 0908 	sub.w	r9, r5, #8
  40393c:	d83c      	bhi.n	4039b8 <_realloc_r+0xa4>
  40393e:	2210      	movs	r2, #16
  403940:	4617      	mov	r7, r2
  403942:	42be      	cmp	r6, r7
  403944:	d83d      	bhi.n	4039c2 <_realloc_r+0xae>
  403946:	4294      	cmp	r4, r2
  403948:	da43      	bge.n	4039d2 <_realloc_r+0xbe>
  40394a:	4bc4      	ldr	r3, [pc, #784]	; (403c5c <_realloc_r+0x348>)
  40394c:	6899      	ldr	r1, [r3, #8]
  40394e:	eb09 0004 	add.w	r0, r9, r4
  403952:	4288      	cmp	r0, r1
  403954:	f000 80b4 	beq.w	403ac0 <_realloc_r+0x1ac>
  403958:	6843      	ldr	r3, [r0, #4]
  40395a:	f023 0101 	bic.w	r1, r3, #1
  40395e:	4401      	add	r1, r0
  403960:	6849      	ldr	r1, [r1, #4]
  403962:	07c9      	lsls	r1, r1, #31
  403964:	d54c      	bpl.n	403a00 <_realloc_r+0xec>
  403966:	f01e 0f01 	tst.w	lr, #1
  40396a:	f000 809b 	beq.w	403aa4 <_realloc_r+0x190>
  40396e:	4631      	mov	r1, r6
  403970:	4640      	mov	r0, r8
  403972:	f7ff fbb7 	bl	4030e4 <_malloc_r>
  403976:	4606      	mov	r6, r0
  403978:	2800      	cmp	r0, #0
  40397a:	d03a      	beq.n	4039f2 <_realloc_r+0xde>
  40397c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403980:	f023 0301 	bic.w	r3, r3, #1
  403984:	444b      	add	r3, r9
  403986:	f1a0 0208 	sub.w	r2, r0, #8
  40398a:	429a      	cmp	r2, r3
  40398c:	f000 8121 	beq.w	403bd2 <_realloc_r+0x2be>
  403990:	1f22      	subs	r2, r4, #4
  403992:	2a24      	cmp	r2, #36	; 0x24
  403994:	f200 8107 	bhi.w	403ba6 <_realloc_r+0x292>
  403998:	2a13      	cmp	r2, #19
  40399a:	f200 80db 	bhi.w	403b54 <_realloc_r+0x240>
  40399e:	4603      	mov	r3, r0
  4039a0:	462a      	mov	r2, r5
  4039a2:	6811      	ldr	r1, [r2, #0]
  4039a4:	6019      	str	r1, [r3, #0]
  4039a6:	6851      	ldr	r1, [r2, #4]
  4039a8:	6059      	str	r1, [r3, #4]
  4039aa:	6892      	ldr	r2, [r2, #8]
  4039ac:	609a      	str	r2, [r3, #8]
  4039ae:	4629      	mov	r1, r5
  4039b0:	4640      	mov	r0, r8
  4039b2:	f7ff f887 	bl	402ac4 <_free_r>
  4039b6:	e01c      	b.n	4039f2 <_realloc_r+0xde>
  4039b8:	f027 0707 	bic.w	r7, r7, #7
  4039bc:	2f00      	cmp	r7, #0
  4039be:	463a      	mov	r2, r7
  4039c0:	dabf      	bge.n	403942 <_realloc_r+0x2e>
  4039c2:	2600      	movs	r6, #0
  4039c4:	230c      	movs	r3, #12
  4039c6:	4630      	mov	r0, r6
  4039c8:	f8c8 3000 	str.w	r3, [r8]
  4039cc:	b003      	add	sp, #12
  4039ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039d2:	462e      	mov	r6, r5
  4039d4:	1be3      	subs	r3, r4, r7
  4039d6:	2b0f      	cmp	r3, #15
  4039d8:	d81e      	bhi.n	403a18 <_realloc_r+0x104>
  4039da:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4039de:	f003 0301 	and.w	r3, r3, #1
  4039e2:	4323      	orrs	r3, r4
  4039e4:	444c      	add	r4, r9
  4039e6:	f8c9 3004 	str.w	r3, [r9, #4]
  4039ea:	6863      	ldr	r3, [r4, #4]
  4039ec:	f043 0301 	orr.w	r3, r3, #1
  4039f0:	6063      	str	r3, [r4, #4]
  4039f2:	4640      	mov	r0, r8
  4039f4:	f7ff ff8c 	bl	403910 <__malloc_unlock>
  4039f8:	4630      	mov	r0, r6
  4039fa:	b003      	add	sp, #12
  4039fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a00:	f023 0303 	bic.w	r3, r3, #3
  403a04:	18e1      	adds	r1, r4, r3
  403a06:	4291      	cmp	r1, r2
  403a08:	db1f      	blt.n	403a4a <_realloc_r+0x136>
  403a0a:	68c3      	ldr	r3, [r0, #12]
  403a0c:	6882      	ldr	r2, [r0, #8]
  403a0e:	462e      	mov	r6, r5
  403a10:	60d3      	str	r3, [r2, #12]
  403a12:	460c      	mov	r4, r1
  403a14:	609a      	str	r2, [r3, #8]
  403a16:	e7dd      	b.n	4039d4 <_realloc_r+0xc0>
  403a18:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403a1c:	eb09 0107 	add.w	r1, r9, r7
  403a20:	f002 0201 	and.w	r2, r2, #1
  403a24:	444c      	add	r4, r9
  403a26:	f043 0301 	orr.w	r3, r3, #1
  403a2a:	4317      	orrs	r7, r2
  403a2c:	f8c9 7004 	str.w	r7, [r9, #4]
  403a30:	604b      	str	r3, [r1, #4]
  403a32:	6863      	ldr	r3, [r4, #4]
  403a34:	f043 0301 	orr.w	r3, r3, #1
  403a38:	3108      	adds	r1, #8
  403a3a:	6063      	str	r3, [r4, #4]
  403a3c:	4640      	mov	r0, r8
  403a3e:	f7ff f841 	bl	402ac4 <_free_r>
  403a42:	e7d6      	b.n	4039f2 <_realloc_r+0xde>
  403a44:	4611      	mov	r1, r2
  403a46:	f7ff bb4d 	b.w	4030e4 <_malloc_r>
  403a4a:	f01e 0f01 	tst.w	lr, #1
  403a4e:	d18e      	bne.n	40396e <_realloc_r+0x5a>
  403a50:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a54:	eba9 0a01 	sub.w	sl, r9, r1
  403a58:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a5c:	f021 0103 	bic.w	r1, r1, #3
  403a60:	440b      	add	r3, r1
  403a62:	4423      	add	r3, r4
  403a64:	4293      	cmp	r3, r2
  403a66:	db25      	blt.n	403ab4 <_realloc_r+0x1a0>
  403a68:	68c2      	ldr	r2, [r0, #12]
  403a6a:	6881      	ldr	r1, [r0, #8]
  403a6c:	4656      	mov	r6, sl
  403a6e:	60ca      	str	r2, [r1, #12]
  403a70:	6091      	str	r1, [r2, #8]
  403a72:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a76:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403a7a:	1f22      	subs	r2, r4, #4
  403a7c:	2a24      	cmp	r2, #36	; 0x24
  403a7e:	60c1      	str	r1, [r0, #12]
  403a80:	6088      	str	r0, [r1, #8]
  403a82:	f200 8094 	bhi.w	403bae <_realloc_r+0x29a>
  403a86:	2a13      	cmp	r2, #19
  403a88:	d96f      	bls.n	403b6a <_realloc_r+0x256>
  403a8a:	6829      	ldr	r1, [r5, #0]
  403a8c:	f8ca 1008 	str.w	r1, [sl, #8]
  403a90:	6869      	ldr	r1, [r5, #4]
  403a92:	f8ca 100c 	str.w	r1, [sl, #12]
  403a96:	2a1b      	cmp	r2, #27
  403a98:	f200 80a2 	bhi.w	403be0 <_realloc_r+0x2cc>
  403a9c:	3508      	adds	r5, #8
  403a9e:	f10a 0210 	add.w	r2, sl, #16
  403aa2:	e063      	b.n	403b6c <_realloc_r+0x258>
  403aa4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403aa8:	eba9 0a03 	sub.w	sl, r9, r3
  403aac:	f8da 1004 	ldr.w	r1, [sl, #4]
  403ab0:	f021 0103 	bic.w	r1, r1, #3
  403ab4:	1863      	adds	r3, r4, r1
  403ab6:	4293      	cmp	r3, r2
  403ab8:	f6ff af59 	blt.w	40396e <_realloc_r+0x5a>
  403abc:	4656      	mov	r6, sl
  403abe:	e7d8      	b.n	403a72 <_realloc_r+0x15e>
  403ac0:	6841      	ldr	r1, [r0, #4]
  403ac2:	f021 0b03 	bic.w	fp, r1, #3
  403ac6:	44a3      	add	fp, r4
  403ac8:	f107 0010 	add.w	r0, r7, #16
  403acc:	4583      	cmp	fp, r0
  403ace:	da56      	bge.n	403b7e <_realloc_r+0x26a>
  403ad0:	f01e 0f01 	tst.w	lr, #1
  403ad4:	f47f af4b 	bne.w	40396e <_realloc_r+0x5a>
  403ad8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403adc:	eba9 0a01 	sub.w	sl, r9, r1
  403ae0:	f8da 1004 	ldr.w	r1, [sl, #4]
  403ae4:	f021 0103 	bic.w	r1, r1, #3
  403ae8:	448b      	add	fp, r1
  403aea:	4558      	cmp	r0, fp
  403aec:	dce2      	bgt.n	403ab4 <_realloc_r+0x1a0>
  403aee:	4656      	mov	r6, sl
  403af0:	f8da 100c 	ldr.w	r1, [sl, #12]
  403af4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403af8:	1f22      	subs	r2, r4, #4
  403afa:	2a24      	cmp	r2, #36	; 0x24
  403afc:	60c1      	str	r1, [r0, #12]
  403afe:	6088      	str	r0, [r1, #8]
  403b00:	f200 808f 	bhi.w	403c22 <_realloc_r+0x30e>
  403b04:	2a13      	cmp	r2, #19
  403b06:	f240 808a 	bls.w	403c1e <_realloc_r+0x30a>
  403b0a:	6829      	ldr	r1, [r5, #0]
  403b0c:	f8ca 1008 	str.w	r1, [sl, #8]
  403b10:	6869      	ldr	r1, [r5, #4]
  403b12:	f8ca 100c 	str.w	r1, [sl, #12]
  403b16:	2a1b      	cmp	r2, #27
  403b18:	f200 808a 	bhi.w	403c30 <_realloc_r+0x31c>
  403b1c:	3508      	adds	r5, #8
  403b1e:	f10a 0210 	add.w	r2, sl, #16
  403b22:	6829      	ldr	r1, [r5, #0]
  403b24:	6011      	str	r1, [r2, #0]
  403b26:	6869      	ldr	r1, [r5, #4]
  403b28:	6051      	str	r1, [r2, #4]
  403b2a:	68a9      	ldr	r1, [r5, #8]
  403b2c:	6091      	str	r1, [r2, #8]
  403b2e:	eb0a 0107 	add.w	r1, sl, r7
  403b32:	ebab 0207 	sub.w	r2, fp, r7
  403b36:	f042 0201 	orr.w	r2, r2, #1
  403b3a:	6099      	str	r1, [r3, #8]
  403b3c:	604a      	str	r2, [r1, #4]
  403b3e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403b42:	f003 0301 	and.w	r3, r3, #1
  403b46:	431f      	orrs	r7, r3
  403b48:	4640      	mov	r0, r8
  403b4a:	f8ca 7004 	str.w	r7, [sl, #4]
  403b4e:	f7ff fedf 	bl	403910 <__malloc_unlock>
  403b52:	e751      	b.n	4039f8 <_realloc_r+0xe4>
  403b54:	682b      	ldr	r3, [r5, #0]
  403b56:	6003      	str	r3, [r0, #0]
  403b58:	686b      	ldr	r3, [r5, #4]
  403b5a:	6043      	str	r3, [r0, #4]
  403b5c:	2a1b      	cmp	r2, #27
  403b5e:	d82d      	bhi.n	403bbc <_realloc_r+0x2a8>
  403b60:	f100 0308 	add.w	r3, r0, #8
  403b64:	f105 0208 	add.w	r2, r5, #8
  403b68:	e71b      	b.n	4039a2 <_realloc_r+0x8e>
  403b6a:	4632      	mov	r2, r6
  403b6c:	6829      	ldr	r1, [r5, #0]
  403b6e:	6011      	str	r1, [r2, #0]
  403b70:	6869      	ldr	r1, [r5, #4]
  403b72:	6051      	str	r1, [r2, #4]
  403b74:	68a9      	ldr	r1, [r5, #8]
  403b76:	6091      	str	r1, [r2, #8]
  403b78:	461c      	mov	r4, r3
  403b7a:	46d1      	mov	r9, sl
  403b7c:	e72a      	b.n	4039d4 <_realloc_r+0xc0>
  403b7e:	eb09 0107 	add.w	r1, r9, r7
  403b82:	ebab 0b07 	sub.w	fp, fp, r7
  403b86:	f04b 0201 	orr.w	r2, fp, #1
  403b8a:	6099      	str	r1, [r3, #8]
  403b8c:	604a      	str	r2, [r1, #4]
  403b8e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403b92:	f003 0301 	and.w	r3, r3, #1
  403b96:	431f      	orrs	r7, r3
  403b98:	4640      	mov	r0, r8
  403b9a:	f845 7c04 	str.w	r7, [r5, #-4]
  403b9e:	f7ff feb7 	bl	403910 <__malloc_unlock>
  403ba2:	462e      	mov	r6, r5
  403ba4:	e728      	b.n	4039f8 <_realloc_r+0xe4>
  403ba6:	4629      	mov	r1, r5
  403ba8:	f7ff fe4c 	bl	403844 <memmove>
  403bac:	e6ff      	b.n	4039ae <_realloc_r+0x9a>
  403bae:	4629      	mov	r1, r5
  403bb0:	4630      	mov	r0, r6
  403bb2:	461c      	mov	r4, r3
  403bb4:	46d1      	mov	r9, sl
  403bb6:	f7ff fe45 	bl	403844 <memmove>
  403bba:	e70b      	b.n	4039d4 <_realloc_r+0xc0>
  403bbc:	68ab      	ldr	r3, [r5, #8]
  403bbe:	6083      	str	r3, [r0, #8]
  403bc0:	68eb      	ldr	r3, [r5, #12]
  403bc2:	60c3      	str	r3, [r0, #12]
  403bc4:	2a24      	cmp	r2, #36	; 0x24
  403bc6:	d017      	beq.n	403bf8 <_realloc_r+0x2e4>
  403bc8:	f100 0310 	add.w	r3, r0, #16
  403bcc:	f105 0210 	add.w	r2, r5, #16
  403bd0:	e6e7      	b.n	4039a2 <_realloc_r+0x8e>
  403bd2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403bd6:	f023 0303 	bic.w	r3, r3, #3
  403bda:	441c      	add	r4, r3
  403bdc:	462e      	mov	r6, r5
  403bde:	e6f9      	b.n	4039d4 <_realloc_r+0xc0>
  403be0:	68a9      	ldr	r1, [r5, #8]
  403be2:	f8ca 1010 	str.w	r1, [sl, #16]
  403be6:	68e9      	ldr	r1, [r5, #12]
  403be8:	f8ca 1014 	str.w	r1, [sl, #20]
  403bec:	2a24      	cmp	r2, #36	; 0x24
  403bee:	d00c      	beq.n	403c0a <_realloc_r+0x2f6>
  403bf0:	3510      	adds	r5, #16
  403bf2:	f10a 0218 	add.w	r2, sl, #24
  403bf6:	e7b9      	b.n	403b6c <_realloc_r+0x258>
  403bf8:	692b      	ldr	r3, [r5, #16]
  403bfa:	6103      	str	r3, [r0, #16]
  403bfc:	696b      	ldr	r3, [r5, #20]
  403bfe:	6143      	str	r3, [r0, #20]
  403c00:	f105 0218 	add.w	r2, r5, #24
  403c04:	f100 0318 	add.w	r3, r0, #24
  403c08:	e6cb      	b.n	4039a2 <_realloc_r+0x8e>
  403c0a:	692a      	ldr	r2, [r5, #16]
  403c0c:	f8ca 2018 	str.w	r2, [sl, #24]
  403c10:	696a      	ldr	r2, [r5, #20]
  403c12:	f8ca 201c 	str.w	r2, [sl, #28]
  403c16:	3518      	adds	r5, #24
  403c18:	f10a 0220 	add.w	r2, sl, #32
  403c1c:	e7a6      	b.n	403b6c <_realloc_r+0x258>
  403c1e:	4632      	mov	r2, r6
  403c20:	e77f      	b.n	403b22 <_realloc_r+0x20e>
  403c22:	4629      	mov	r1, r5
  403c24:	4630      	mov	r0, r6
  403c26:	9301      	str	r3, [sp, #4]
  403c28:	f7ff fe0c 	bl	403844 <memmove>
  403c2c:	9b01      	ldr	r3, [sp, #4]
  403c2e:	e77e      	b.n	403b2e <_realloc_r+0x21a>
  403c30:	68a9      	ldr	r1, [r5, #8]
  403c32:	f8ca 1010 	str.w	r1, [sl, #16]
  403c36:	68e9      	ldr	r1, [r5, #12]
  403c38:	f8ca 1014 	str.w	r1, [sl, #20]
  403c3c:	2a24      	cmp	r2, #36	; 0x24
  403c3e:	d003      	beq.n	403c48 <_realloc_r+0x334>
  403c40:	3510      	adds	r5, #16
  403c42:	f10a 0218 	add.w	r2, sl, #24
  403c46:	e76c      	b.n	403b22 <_realloc_r+0x20e>
  403c48:	692a      	ldr	r2, [r5, #16]
  403c4a:	f8ca 2018 	str.w	r2, [sl, #24]
  403c4e:	696a      	ldr	r2, [r5, #20]
  403c50:	f8ca 201c 	str.w	r2, [sl, #28]
  403c54:	3518      	adds	r5, #24
  403c56:	f10a 0220 	add.w	r2, sl, #32
  403c5a:	e762      	b.n	403b22 <_realloc_r+0x20e>
  403c5c:	204005a4 	.word	0x204005a4

00403c60 <_sbrk_r>:
  403c60:	b538      	push	{r3, r4, r5, lr}
  403c62:	4c07      	ldr	r4, [pc, #28]	; (403c80 <_sbrk_r+0x20>)
  403c64:	2300      	movs	r3, #0
  403c66:	4605      	mov	r5, r0
  403c68:	4608      	mov	r0, r1
  403c6a:	6023      	str	r3, [r4, #0]
  403c6c:	f7fd fc12 	bl	401494 <_sbrk>
  403c70:	1c43      	adds	r3, r0, #1
  403c72:	d000      	beq.n	403c76 <_sbrk_r+0x16>
  403c74:	bd38      	pop	{r3, r4, r5, pc}
  403c76:	6823      	ldr	r3, [r4, #0]
  403c78:	2b00      	cmp	r3, #0
  403c7a:	d0fb      	beq.n	403c74 <_sbrk_r+0x14>
  403c7c:	602b      	str	r3, [r5, #0]
  403c7e:	bd38      	pop	{r3, r4, r5, pc}
  403c80:	20400b18 	.word	0x20400b18

00403c84 <__sread>:
  403c84:	b510      	push	{r4, lr}
  403c86:	460c      	mov	r4, r1
  403c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c8c:	f000 f9c4 	bl	404018 <_read_r>
  403c90:	2800      	cmp	r0, #0
  403c92:	db03      	blt.n	403c9c <__sread+0x18>
  403c94:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403c96:	4403      	add	r3, r0
  403c98:	6523      	str	r3, [r4, #80]	; 0x50
  403c9a:	bd10      	pop	{r4, pc}
  403c9c:	89a3      	ldrh	r3, [r4, #12]
  403c9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403ca2:	81a3      	strh	r3, [r4, #12]
  403ca4:	bd10      	pop	{r4, pc}
  403ca6:	bf00      	nop

00403ca8 <__swrite>:
  403ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cac:	4616      	mov	r6, r2
  403cae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403cb2:	461f      	mov	r7, r3
  403cb4:	05d3      	lsls	r3, r2, #23
  403cb6:	460c      	mov	r4, r1
  403cb8:	4605      	mov	r5, r0
  403cba:	d507      	bpl.n	403ccc <__swrite+0x24>
  403cbc:	2200      	movs	r2, #0
  403cbe:	2302      	movs	r3, #2
  403cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cc4:	f000 f992 	bl	403fec <_lseek_r>
  403cc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403ccc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403cd0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403cd4:	81a2      	strh	r2, [r4, #12]
  403cd6:	463b      	mov	r3, r7
  403cd8:	4632      	mov	r2, r6
  403cda:	4628      	mov	r0, r5
  403cdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ce0:	f000 b8a4 	b.w	403e2c <_write_r>

00403ce4 <__sseek>:
  403ce4:	b510      	push	{r4, lr}
  403ce6:	460c      	mov	r4, r1
  403ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403cec:	f000 f97e 	bl	403fec <_lseek_r>
  403cf0:	89a3      	ldrh	r3, [r4, #12]
  403cf2:	1c42      	adds	r2, r0, #1
  403cf4:	bf0e      	itee	eq
  403cf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403cfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403cfe:	6520      	strne	r0, [r4, #80]	; 0x50
  403d00:	81a3      	strh	r3, [r4, #12]
  403d02:	bd10      	pop	{r4, pc}

00403d04 <__sclose>:
  403d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d08:	f000 b8f8 	b.w	403efc <_close_r>

00403d0c <__swbuf_r>:
  403d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d0e:	460d      	mov	r5, r1
  403d10:	4614      	mov	r4, r2
  403d12:	4606      	mov	r6, r0
  403d14:	b110      	cbz	r0, 403d1c <__swbuf_r+0x10>
  403d16:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d18:	2b00      	cmp	r3, #0
  403d1a:	d04b      	beq.n	403db4 <__swbuf_r+0xa8>
  403d1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d20:	69a3      	ldr	r3, [r4, #24]
  403d22:	60a3      	str	r3, [r4, #8]
  403d24:	b291      	uxth	r1, r2
  403d26:	0708      	lsls	r0, r1, #28
  403d28:	d539      	bpl.n	403d9e <__swbuf_r+0x92>
  403d2a:	6923      	ldr	r3, [r4, #16]
  403d2c:	2b00      	cmp	r3, #0
  403d2e:	d036      	beq.n	403d9e <__swbuf_r+0x92>
  403d30:	b2ed      	uxtb	r5, r5
  403d32:	0489      	lsls	r1, r1, #18
  403d34:	462f      	mov	r7, r5
  403d36:	d515      	bpl.n	403d64 <__swbuf_r+0x58>
  403d38:	6822      	ldr	r2, [r4, #0]
  403d3a:	6961      	ldr	r1, [r4, #20]
  403d3c:	1ad3      	subs	r3, r2, r3
  403d3e:	428b      	cmp	r3, r1
  403d40:	da1c      	bge.n	403d7c <__swbuf_r+0x70>
  403d42:	3301      	adds	r3, #1
  403d44:	68a1      	ldr	r1, [r4, #8]
  403d46:	1c50      	adds	r0, r2, #1
  403d48:	3901      	subs	r1, #1
  403d4a:	60a1      	str	r1, [r4, #8]
  403d4c:	6020      	str	r0, [r4, #0]
  403d4e:	7015      	strb	r5, [r2, #0]
  403d50:	6962      	ldr	r2, [r4, #20]
  403d52:	429a      	cmp	r2, r3
  403d54:	d01a      	beq.n	403d8c <__swbuf_r+0x80>
  403d56:	89a3      	ldrh	r3, [r4, #12]
  403d58:	07db      	lsls	r3, r3, #31
  403d5a:	d501      	bpl.n	403d60 <__swbuf_r+0x54>
  403d5c:	2d0a      	cmp	r5, #10
  403d5e:	d015      	beq.n	403d8c <__swbuf_r+0x80>
  403d60:	4638      	mov	r0, r7
  403d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d64:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403d66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403d6a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403d6e:	81a2      	strh	r2, [r4, #12]
  403d70:	6822      	ldr	r2, [r4, #0]
  403d72:	6661      	str	r1, [r4, #100]	; 0x64
  403d74:	6961      	ldr	r1, [r4, #20]
  403d76:	1ad3      	subs	r3, r2, r3
  403d78:	428b      	cmp	r3, r1
  403d7a:	dbe2      	blt.n	403d42 <__swbuf_r+0x36>
  403d7c:	4621      	mov	r1, r4
  403d7e:	4630      	mov	r0, r6
  403d80:	f7fe fd36 	bl	4027f0 <_fflush_r>
  403d84:	b940      	cbnz	r0, 403d98 <__swbuf_r+0x8c>
  403d86:	6822      	ldr	r2, [r4, #0]
  403d88:	2301      	movs	r3, #1
  403d8a:	e7db      	b.n	403d44 <__swbuf_r+0x38>
  403d8c:	4621      	mov	r1, r4
  403d8e:	4630      	mov	r0, r6
  403d90:	f7fe fd2e 	bl	4027f0 <_fflush_r>
  403d94:	2800      	cmp	r0, #0
  403d96:	d0e3      	beq.n	403d60 <__swbuf_r+0x54>
  403d98:	f04f 37ff 	mov.w	r7, #4294967295
  403d9c:	e7e0      	b.n	403d60 <__swbuf_r+0x54>
  403d9e:	4621      	mov	r1, r4
  403da0:	4630      	mov	r0, r6
  403da2:	f7fe fc11 	bl	4025c8 <__swsetup_r>
  403da6:	2800      	cmp	r0, #0
  403da8:	d1f6      	bne.n	403d98 <__swbuf_r+0x8c>
  403daa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403dae:	6923      	ldr	r3, [r4, #16]
  403db0:	b291      	uxth	r1, r2
  403db2:	e7bd      	b.n	403d30 <__swbuf_r+0x24>
  403db4:	f7fe fdb0 	bl	402918 <__sinit>
  403db8:	e7b0      	b.n	403d1c <__swbuf_r+0x10>
  403dba:	bf00      	nop

00403dbc <_wcrtomb_r>:
  403dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403dbe:	4606      	mov	r6, r0
  403dc0:	b085      	sub	sp, #20
  403dc2:	461f      	mov	r7, r3
  403dc4:	b189      	cbz	r1, 403dea <_wcrtomb_r+0x2e>
  403dc6:	4c10      	ldr	r4, [pc, #64]	; (403e08 <_wcrtomb_r+0x4c>)
  403dc8:	4d10      	ldr	r5, [pc, #64]	; (403e0c <_wcrtomb_r+0x50>)
  403dca:	6824      	ldr	r4, [r4, #0]
  403dcc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403dce:	2c00      	cmp	r4, #0
  403dd0:	bf08      	it	eq
  403dd2:	462c      	moveq	r4, r5
  403dd4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403dd8:	47a0      	blx	r4
  403dda:	1c43      	adds	r3, r0, #1
  403ddc:	d103      	bne.n	403de6 <_wcrtomb_r+0x2a>
  403dde:	2200      	movs	r2, #0
  403de0:	238a      	movs	r3, #138	; 0x8a
  403de2:	603a      	str	r2, [r7, #0]
  403de4:	6033      	str	r3, [r6, #0]
  403de6:	b005      	add	sp, #20
  403de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403dea:	460c      	mov	r4, r1
  403dec:	4906      	ldr	r1, [pc, #24]	; (403e08 <_wcrtomb_r+0x4c>)
  403dee:	4a07      	ldr	r2, [pc, #28]	; (403e0c <_wcrtomb_r+0x50>)
  403df0:	6809      	ldr	r1, [r1, #0]
  403df2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403df4:	2900      	cmp	r1, #0
  403df6:	bf08      	it	eq
  403df8:	4611      	moveq	r1, r2
  403dfa:	4622      	mov	r2, r4
  403dfc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403e00:	a901      	add	r1, sp, #4
  403e02:	47a0      	blx	r4
  403e04:	e7e9      	b.n	403dda <_wcrtomb_r+0x1e>
  403e06:	bf00      	nop
  403e08:	20400008 	.word	0x20400008
  403e0c:	20400438 	.word	0x20400438

00403e10 <__ascii_wctomb>:
  403e10:	b121      	cbz	r1, 403e1c <__ascii_wctomb+0xc>
  403e12:	2aff      	cmp	r2, #255	; 0xff
  403e14:	d804      	bhi.n	403e20 <__ascii_wctomb+0x10>
  403e16:	700a      	strb	r2, [r1, #0]
  403e18:	2001      	movs	r0, #1
  403e1a:	4770      	bx	lr
  403e1c:	4608      	mov	r0, r1
  403e1e:	4770      	bx	lr
  403e20:	238a      	movs	r3, #138	; 0x8a
  403e22:	6003      	str	r3, [r0, #0]
  403e24:	f04f 30ff 	mov.w	r0, #4294967295
  403e28:	4770      	bx	lr
  403e2a:	bf00      	nop

00403e2c <_write_r>:
  403e2c:	b570      	push	{r4, r5, r6, lr}
  403e2e:	460d      	mov	r5, r1
  403e30:	4c08      	ldr	r4, [pc, #32]	; (403e54 <_write_r+0x28>)
  403e32:	4611      	mov	r1, r2
  403e34:	4606      	mov	r6, r0
  403e36:	461a      	mov	r2, r3
  403e38:	4628      	mov	r0, r5
  403e3a:	2300      	movs	r3, #0
  403e3c:	6023      	str	r3, [r4, #0]
  403e3e:	f7fc fdd1 	bl	4009e4 <_write>
  403e42:	1c43      	adds	r3, r0, #1
  403e44:	d000      	beq.n	403e48 <_write_r+0x1c>
  403e46:	bd70      	pop	{r4, r5, r6, pc}
  403e48:	6823      	ldr	r3, [r4, #0]
  403e4a:	2b00      	cmp	r3, #0
  403e4c:	d0fb      	beq.n	403e46 <_write_r+0x1a>
  403e4e:	6033      	str	r3, [r6, #0]
  403e50:	bd70      	pop	{r4, r5, r6, pc}
  403e52:	bf00      	nop
  403e54:	20400b18 	.word	0x20400b18

00403e58 <__register_exitproc>:
  403e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e5c:	4c25      	ldr	r4, [pc, #148]	; (403ef4 <__register_exitproc+0x9c>)
  403e5e:	6825      	ldr	r5, [r4, #0]
  403e60:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403e64:	4606      	mov	r6, r0
  403e66:	4688      	mov	r8, r1
  403e68:	4692      	mov	sl, r2
  403e6a:	4699      	mov	r9, r3
  403e6c:	b3c4      	cbz	r4, 403ee0 <__register_exitproc+0x88>
  403e6e:	6860      	ldr	r0, [r4, #4]
  403e70:	281f      	cmp	r0, #31
  403e72:	dc17      	bgt.n	403ea4 <__register_exitproc+0x4c>
  403e74:	1c43      	adds	r3, r0, #1
  403e76:	b176      	cbz	r6, 403e96 <__register_exitproc+0x3e>
  403e78:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403e7c:	2201      	movs	r2, #1
  403e7e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403e82:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403e86:	4082      	lsls	r2, r0
  403e88:	4311      	orrs	r1, r2
  403e8a:	2e02      	cmp	r6, #2
  403e8c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403e90:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403e94:	d01e      	beq.n	403ed4 <__register_exitproc+0x7c>
  403e96:	3002      	adds	r0, #2
  403e98:	6063      	str	r3, [r4, #4]
  403e9a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403e9e:	2000      	movs	r0, #0
  403ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ea4:	4b14      	ldr	r3, [pc, #80]	; (403ef8 <__register_exitproc+0xa0>)
  403ea6:	b303      	cbz	r3, 403eea <__register_exitproc+0x92>
  403ea8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403eac:	f7ff f912 	bl	4030d4 <malloc>
  403eb0:	4604      	mov	r4, r0
  403eb2:	b1d0      	cbz	r0, 403eea <__register_exitproc+0x92>
  403eb4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403eb8:	2700      	movs	r7, #0
  403eba:	e880 0088 	stmia.w	r0, {r3, r7}
  403ebe:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403ec2:	4638      	mov	r0, r7
  403ec4:	2301      	movs	r3, #1
  403ec6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403eca:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403ece:	2e00      	cmp	r6, #0
  403ed0:	d0e1      	beq.n	403e96 <__register_exitproc+0x3e>
  403ed2:	e7d1      	b.n	403e78 <__register_exitproc+0x20>
  403ed4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403ed8:	430a      	orrs	r2, r1
  403eda:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403ede:	e7da      	b.n	403e96 <__register_exitproc+0x3e>
  403ee0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403ee4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403ee8:	e7c1      	b.n	403e6e <__register_exitproc+0x16>
  403eea:	f04f 30ff 	mov.w	r0, #4294967295
  403eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ef2:	bf00      	nop
  403ef4:	004043e8 	.word	0x004043e8
  403ef8:	004030d5 	.word	0x004030d5

00403efc <_close_r>:
  403efc:	b538      	push	{r3, r4, r5, lr}
  403efe:	4c07      	ldr	r4, [pc, #28]	; (403f1c <_close_r+0x20>)
  403f00:	2300      	movs	r3, #0
  403f02:	4605      	mov	r5, r0
  403f04:	4608      	mov	r0, r1
  403f06:	6023      	str	r3, [r4, #0]
  403f08:	f7fd fae0 	bl	4014cc <_close>
  403f0c:	1c43      	adds	r3, r0, #1
  403f0e:	d000      	beq.n	403f12 <_close_r+0x16>
  403f10:	bd38      	pop	{r3, r4, r5, pc}
  403f12:	6823      	ldr	r3, [r4, #0]
  403f14:	2b00      	cmp	r3, #0
  403f16:	d0fb      	beq.n	403f10 <_close_r+0x14>
  403f18:	602b      	str	r3, [r5, #0]
  403f1a:	bd38      	pop	{r3, r4, r5, pc}
  403f1c:	20400b18 	.word	0x20400b18

00403f20 <_fclose_r>:
  403f20:	b570      	push	{r4, r5, r6, lr}
  403f22:	b139      	cbz	r1, 403f34 <_fclose_r+0x14>
  403f24:	4605      	mov	r5, r0
  403f26:	460c      	mov	r4, r1
  403f28:	b108      	cbz	r0, 403f2e <_fclose_r+0xe>
  403f2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f2c:	b383      	cbz	r3, 403f90 <_fclose_r+0x70>
  403f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f32:	b913      	cbnz	r3, 403f3a <_fclose_r+0x1a>
  403f34:	2600      	movs	r6, #0
  403f36:	4630      	mov	r0, r6
  403f38:	bd70      	pop	{r4, r5, r6, pc}
  403f3a:	4621      	mov	r1, r4
  403f3c:	4628      	mov	r0, r5
  403f3e:	f7fe fbb7 	bl	4026b0 <__sflush_r>
  403f42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403f44:	4606      	mov	r6, r0
  403f46:	b133      	cbz	r3, 403f56 <_fclose_r+0x36>
  403f48:	69e1      	ldr	r1, [r4, #28]
  403f4a:	4628      	mov	r0, r5
  403f4c:	4798      	blx	r3
  403f4e:	2800      	cmp	r0, #0
  403f50:	bfb8      	it	lt
  403f52:	f04f 36ff 	movlt.w	r6, #4294967295
  403f56:	89a3      	ldrh	r3, [r4, #12]
  403f58:	061b      	lsls	r3, r3, #24
  403f5a:	d41c      	bmi.n	403f96 <_fclose_r+0x76>
  403f5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403f5e:	b141      	cbz	r1, 403f72 <_fclose_r+0x52>
  403f60:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f64:	4299      	cmp	r1, r3
  403f66:	d002      	beq.n	403f6e <_fclose_r+0x4e>
  403f68:	4628      	mov	r0, r5
  403f6a:	f7fe fdab 	bl	402ac4 <_free_r>
  403f6e:	2300      	movs	r3, #0
  403f70:	6323      	str	r3, [r4, #48]	; 0x30
  403f72:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403f74:	b121      	cbz	r1, 403f80 <_fclose_r+0x60>
  403f76:	4628      	mov	r0, r5
  403f78:	f7fe fda4 	bl	402ac4 <_free_r>
  403f7c:	2300      	movs	r3, #0
  403f7e:	6463      	str	r3, [r4, #68]	; 0x44
  403f80:	f7fe fcd0 	bl	402924 <__sfp_lock_acquire>
  403f84:	2300      	movs	r3, #0
  403f86:	81a3      	strh	r3, [r4, #12]
  403f88:	f7fe fcce 	bl	402928 <__sfp_lock_release>
  403f8c:	4630      	mov	r0, r6
  403f8e:	bd70      	pop	{r4, r5, r6, pc}
  403f90:	f7fe fcc2 	bl	402918 <__sinit>
  403f94:	e7cb      	b.n	403f2e <_fclose_r+0xe>
  403f96:	6921      	ldr	r1, [r4, #16]
  403f98:	4628      	mov	r0, r5
  403f9a:	f7fe fd93 	bl	402ac4 <_free_r>
  403f9e:	e7dd      	b.n	403f5c <_fclose_r+0x3c>

00403fa0 <_fstat_r>:
  403fa0:	b538      	push	{r3, r4, r5, lr}
  403fa2:	460b      	mov	r3, r1
  403fa4:	4c07      	ldr	r4, [pc, #28]	; (403fc4 <_fstat_r+0x24>)
  403fa6:	4605      	mov	r5, r0
  403fa8:	4611      	mov	r1, r2
  403faa:	4618      	mov	r0, r3
  403fac:	2300      	movs	r3, #0
  403fae:	6023      	str	r3, [r4, #0]
  403fb0:	f7fd fa8f 	bl	4014d2 <_fstat>
  403fb4:	1c43      	adds	r3, r0, #1
  403fb6:	d000      	beq.n	403fba <_fstat_r+0x1a>
  403fb8:	bd38      	pop	{r3, r4, r5, pc}
  403fba:	6823      	ldr	r3, [r4, #0]
  403fbc:	2b00      	cmp	r3, #0
  403fbe:	d0fb      	beq.n	403fb8 <_fstat_r+0x18>
  403fc0:	602b      	str	r3, [r5, #0]
  403fc2:	bd38      	pop	{r3, r4, r5, pc}
  403fc4:	20400b18 	.word	0x20400b18

00403fc8 <_isatty_r>:
  403fc8:	b538      	push	{r3, r4, r5, lr}
  403fca:	4c07      	ldr	r4, [pc, #28]	; (403fe8 <_isatty_r+0x20>)
  403fcc:	2300      	movs	r3, #0
  403fce:	4605      	mov	r5, r0
  403fd0:	4608      	mov	r0, r1
  403fd2:	6023      	str	r3, [r4, #0]
  403fd4:	f7fd fa82 	bl	4014dc <_isatty>
  403fd8:	1c43      	adds	r3, r0, #1
  403fda:	d000      	beq.n	403fde <_isatty_r+0x16>
  403fdc:	bd38      	pop	{r3, r4, r5, pc}
  403fde:	6823      	ldr	r3, [r4, #0]
  403fe0:	2b00      	cmp	r3, #0
  403fe2:	d0fb      	beq.n	403fdc <_isatty_r+0x14>
  403fe4:	602b      	str	r3, [r5, #0]
  403fe6:	bd38      	pop	{r3, r4, r5, pc}
  403fe8:	20400b18 	.word	0x20400b18

00403fec <_lseek_r>:
  403fec:	b570      	push	{r4, r5, r6, lr}
  403fee:	460d      	mov	r5, r1
  403ff0:	4c08      	ldr	r4, [pc, #32]	; (404014 <_lseek_r+0x28>)
  403ff2:	4611      	mov	r1, r2
  403ff4:	4606      	mov	r6, r0
  403ff6:	461a      	mov	r2, r3
  403ff8:	4628      	mov	r0, r5
  403ffa:	2300      	movs	r3, #0
  403ffc:	6023      	str	r3, [r4, #0]
  403ffe:	f7fd fa6f 	bl	4014e0 <_lseek>
  404002:	1c43      	adds	r3, r0, #1
  404004:	d000      	beq.n	404008 <_lseek_r+0x1c>
  404006:	bd70      	pop	{r4, r5, r6, pc}
  404008:	6823      	ldr	r3, [r4, #0]
  40400a:	2b00      	cmp	r3, #0
  40400c:	d0fb      	beq.n	404006 <_lseek_r+0x1a>
  40400e:	6033      	str	r3, [r6, #0]
  404010:	bd70      	pop	{r4, r5, r6, pc}
  404012:	bf00      	nop
  404014:	20400b18 	.word	0x20400b18

00404018 <_read_r>:
  404018:	b570      	push	{r4, r5, r6, lr}
  40401a:	460d      	mov	r5, r1
  40401c:	4c08      	ldr	r4, [pc, #32]	; (404040 <_read_r+0x28>)
  40401e:	4611      	mov	r1, r2
  404020:	4606      	mov	r6, r0
  404022:	461a      	mov	r2, r3
  404024:	4628      	mov	r0, r5
  404026:	2300      	movs	r3, #0
  404028:	6023      	str	r3, [r4, #0]
  40402a:	f7fc fcbd 	bl	4009a8 <_read>
  40402e:	1c43      	adds	r3, r0, #1
  404030:	d000      	beq.n	404034 <_read_r+0x1c>
  404032:	bd70      	pop	{r4, r5, r6, pc}
  404034:	6823      	ldr	r3, [r4, #0]
  404036:	2b00      	cmp	r3, #0
  404038:	d0fb      	beq.n	404032 <_read_r+0x1a>
  40403a:	6033      	str	r3, [r6, #0]
  40403c:	bd70      	pop	{r4, r5, r6, pc}
  40403e:	bf00      	nop
  404040:	20400b18 	.word	0x20400b18

00404044 <__aeabi_uldivmod>:
  404044:	b953      	cbnz	r3, 40405c <__aeabi_uldivmod+0x18>
  404046:	b94a      	cbnz	r2, 40405c <__aeabi_uldivmod+0x18>
  404048:	2900      	cmp	r1, #0
  40404a:	bf08      	it	eq
  40404c:	2800      	cmpeq	r0, #0
  40404e:	bf1c      	itt	ne
  404050:	f04f 31ff 	movne.w	r1, #4294967295
  404054:	f04f 30ff 	movne.w	r0, #4294967295
  404058:	f000 b97a 	b.w	404350 <__aeabi_idiv0>
  40405c:	f1ad 0c08 	sub.w	ip, sp, #8
  404060:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404064:	f000 f806 	bl	404074 <__udivmoddi4>
  404068:	f8dd e004 	ldr.w	lr, [sp, #4]
  40406c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404070:	b004      	add	sp, #16
  404072:	4770      	bx	lr

00404074 <__udivmoddi4>:
  404074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404078:	468c      	mov	ip, r1
  40407a:	460d      	mov	r5, r1
  40407c:	4604      	mov	r4, r0
  40407e:	9e08      	ldr	r6, [sp, #32]
  404080:	2b00      	cmp	r3, #0
  404082:	d151      	bne.n	404128 <__udivmoddi4+0xb4>
  404084:	428a      	cmp	r2, r1
  404086:	4617      	mov	r7, r2
  404088:	d96d      	bls.n	404166 <__udivmoddi4+0xf2>
  40408a:	fab2 fe82 	clz	lr, r2
  40408e:	f1be 0f00 	cmp.w	lr, #0
  404092:	d00b      	beq.n	4040ac <__udivmoddi4+0x38>
  404094:	f1ce 0c20 	rsb	ip, lr, #32
  404098:	fa01 f50e 	lsl.w	r5, r1, lr
  40409c:	fa20 fc0c 	lsr.w	ip, r0, ip
  4040a0:	fa02 f70e 	lsl.w	r7, r2, lr
  4040a4:	ea4c 0c05 	orr.w	ip, ip, r5
  4040a8:	fa00 f40e 	lsl.w	r4, r0, lr
  4040ac:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4040b0:	0c25      	lsrs	r5, r4, #16
  4040b2:	fbbc f8fa 	udiv	r8, ip, sl
  4040b6:	fa1f f987 	uxth.w	r9, r7
  4040ba:	fb0a cc18 	mls	ip, sl, r8, ip
  4040be:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4040c2:	fb08 f309 	mul.w	r3, r8, r9
  4040c6:	42ab      	cmp	r3, r5
  4040c8:	d90a      	bls.n	4040e0 <__udivmoddi4+0x6c>
  4040ca:	19ed      	adds	r5, r5, r7
  4040cc:	f108 32ff 	add.w	r2, r8, #4294967295
  4040d0:	f080 8123 	bcs.w	40431a <__udivmoddi4+0x2a6>
  4040d4:	42ab      	cmp	r3, r5
  4040d6:	f240 8120 	bls.w	40431a <__udivmoddi4+0x2a6>
  4040da:	f1a8 0802 	sub.w	r8, r8, #2
  4040de:	443d      	add	r5, r7
  4040e0:	1aed      	subs	r5, r5, r3
  4040e2:	b2a4      	uxth	r4, r4
  4040e4:	fbb5 f0fa 	udiv	r0, r5, sl
  4040e8:	fb0a 5510 	mls	r5, sl, r0, r5
  4040ec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4040f0:	fb00 f909 	mul.w	r9, r0, r9
  4040f4:	45a1      	cmp	r9, r4
  4040f6:	d909      	bls.n	40410c <__udivmoddi4+0x98>
  4040f8:	19e4      	adds	r4, r4, r7
  4040fa:	f100 33ff 	add.w	r3, r0, #4294967295
  4040fe:	f080 810a 	bcs.w	404316 <__udivmoddi4+0x2a2>
  404102:	45a1      	cmp	r9, r4
  404104:	f240 8107 	bls.w	404316 <__udivmoddi4+0x2a2>
  404108:	3802      	subs	r0, #2
  40410a:	443c      	add	r4, r7
  40410c:	eba4 0409 	sub.w	r4, r4, r9
  404110:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404114:	2100      	movs	r1, #0
  404116:	2e00      	cmp	r6, #0
  404118:	d061      	beq.n	4041de <__udivmoddi4+0x16a>
  40411a:	fa24 f40e 	lsr.w	r4, r4, lr
  40411e:	2300      	movs	r3, #0
  404120:	6034      	str	r4, [r6, #0]
  404122:	6073      	str	r3, [r6, #4]
  404124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404128:	428b      	cmp	r3, r1
  40412a:	d907      	bls.n	40413c <__udivmoddi4+0xc8>
  40412c:	2e00      	cmp	r6, #0
  40412e:	d054      	beq.n	4041da <__udivmoddi4+0x166>
  404130:	2100      	movs	r1, #0
  404132:	e886 0021 	stmia.w	r6, {r0, r5}
  404136:	4608      	mov	r0, r1
  404138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40413c:	fab3 f183 	clz	r1, r3
  404140:	2900      	cmp	r1, #0
  404142:	f040 808e 	bne.w	404262 <__udivmoddi4+0x1ee>
  404146:	42ab      	cmp	r3, r5
  404148:	d302      	bcc.n	404150 <__udivmoddi4+0xdc>
  40414a:	4282      	cmp	r2, r0
  40414c:	f200 80fa 	bhi.w	404344 <__udivmoddi4+0x2d0>
  404150:	1a84      	subs	r4, r0, r2
  404152:	eb65 0503 	sbc.w	r5, r5, r3
  404156:	2001      	movs	r0, #1
  404158:	46ac      	mov	ip, r5
  40415a:	2e00      	cmp	r6, #0
  40415c:	d03f      	beq.n	4041de <__udivmoddi4+0x16a>
  40415e:	e886 1010 	stmia.w	r6, {r4, ip}
  404162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404166:	b912      	cbnz	r2, 40416e <__udivmoddi4+0xfa>
  404168:	2701      	movs	r7, #1
  40416a:	fbb7 f7f2 	udiv	r7, r7, r2
  40416e:	fab7 fe87 	clz	lr, r7
  404172:	f1be 0f00 	cmp.w	lr, #0
  404176:	d134      	bne.n	4041e2 <__udivmoddi4+0x16e>
  404178:	1beb      	subs	r3, r5, r7
  40417a:	0c3a      	lsrs	r2, r7, #16
  40417c:	fa1f fc87 	uxth.w	ip, r7
  404180:	2101      	movs	r1, #1
  404182:	fbb3 f8f2 	udiv	r8, r3, r2
  404186:	0c25      	lsrs	r5, r4, #16
  404188:	fb02 3318 	mls	r3, r2, r8, r3
  40418c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404190:	fb0c f308 	mul.w	r3, ip, r8
  404194:	42ab      	cmp	r3, r5
  404196:	d907      	bls.n	4041a8 <__udivmoddi4+0x134>
  404198:	19ed      	adds	r5, r5, r7
  40419a:	f108 30ff 	add.w	r0, r8, #4294967295
  40419e:	d202      	bcs.n	4041a6 <__udivmoddi4+0x132>
  4041a0:	42ab      	cmp	r3, r5
  4041a2:	f200 80d1 	bhi.w	404348 <__udivmoddi4+0x2d4>
  4041a6:	4680      	mov	r8, r0
  4041a8:	1aed      	subs	r5, r5, r3
  4041aa:	b2a3      	uxth	r3, r4
  4041ac:	fbb5 f0f2 	udiv	r0, r5, r2
  4041b0:	fb02 5510 	mls	r5, r2, r0, r5
  4041b4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4041b8:	fb0c fc00 	mul.w	ip, ip, r0
  4041bc:	45a4      	cmp	ip, r4
  4041be:	d907      	bls.n	4041d0 <__udivmoddi4+0x15c>
  4041c0:	19e4      	adds	r4, r4, r7
  4041c2:	f100 33ff 	add.w	r3, r0, #4294967295
  4041c6:	d202      	bcs.n	4041ce <__udivmoddi4+0x15a>
  4041c8:	45a4      	cmp	ip, r4
  4041ca:	f200 80b8 	bhi.w	40433e <__udivmoddi4+0x2ca>
  4041ce:	4618      	mov	r0, r3
  4041d0:	eba4 040c 	sub.w	r4, r4, ip
  4041d4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4041d8:	e79d      	b.n	404116 <__udivmoddi4+0xa2>
  4041da:	4631      	mov	r1, r6
  4041dc:	4630      	mov	r0, r6
  4041de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4041e2:	f1ce 0420 	rsb	r4, lr, #32
  4041e6:	fa05 f30e 	lsl.w	r3, r5, lr
  4041ea:	fa07 f70e 	lsl.w	r7, r7, lr
  4041ee:	fa20 f804 	lsr.w	r8, r0, r4
  4041f2:	0c3a      	lsrs	r2, r7, #16
  4041f4:	fa25 f404 	lsr.w	r4, r5, r4
  4041f8:	ea48 0803 	orr.w	r8, r8, r3
  4041fc:	fbb4 f1f2 	udiv	r1, r4, r2
  404200:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404204:	fb02 4411 	mls	r4, r2, r1, r4
  404208:	fa1f fc87 	uxth.w	ip, r7
  40420c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404210:	fb01 f30c 	mul.w	r3, r1, ip
  404214:	42ab      	cmp	r3, r5
  404216:	fa00 f40e 	lsl.w	r4, r0, lr
  40421a:	d909      	bls.n	404230 <__udivmoddi4+0x1bc>
  40421c:	19ed      	adds	r5, r5, r7
  40421e:	f101 30ff 	add.w	r0, r1, #4294967295
  404222:	f080 808a 	bcs.w	40433a <__udivmoddi4+0x2c6>
  404226:	42ab      	cmp	r3, r5
  404228:	f240 8087 	bls.w	40433a <__udivmoddi4+0x2c6>
  40422c:	3902      	subs	r1, #2
  40422e:	443d      	add	r5, r7
  404230:	1aeb      	subs	r3, r5, r3
  404232:	fa1f f588 	uxth.w	r5, r8
  404236:	fbb3 f0f2 	udiv	r0, r3, r2
  40423a:	fb02 3310 	mls	r3, r2, r0, r3
  40423e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404242:	fb00 f30c 	mul.w	r3, r0, ip
  404246:	42ab      	cmp	r3, r5
  404248:	d907      	bls.n	40425a <__udivmoddi4+0x1e6>
  40424a:	19ed      	adds	r5, r5, r7
  40424c:	f100 38ff 	add.w	r8, r0, #4294967295
  404250:	d26f      	bcs.n	404332 <__udivmoddi4+0x2be>
  404252:	42ab      	cmp	r3, r5
  404254:	d96d      	bls.n	404332 <__udivmoddi4+0x2be>
  404256:	3802      	subs	r0, #2
  404258:	443d      	add	r5, r7
  40425a:	1aeb      	subs	r3, r5, r3
  40425c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404260:	e78f      	b.n	404182 <__udivmoddi4+0x10e>
  404262:	f1c1 0720 	rsb	r7, r1, #32
  404266:	fa22 f807 	lsr.w	r8, r2, r7
  40426a:	408b      	lsls	r3, r1
  40426c:	fa05 f401 	lsl.w	r4, r5, r1
  404270:	ea48 0303 	orr.w	r3, r8, r3
  404274:	fa20 fe07 	lsr.w	lr, r0, r7
  404278:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40427c:	40fd      	lsrs	r5, r7
  40427e:	ea4e 0e04 	orr.w	lr, lr, r4
  404282:	fbb5 f9fc 	udiv	r9, r5, ip
  404286:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40428a:	fb0c 5519 	mls	r5, ip, r9, r5
  40428e:	fa1f f883 	uxth.w	r8, r3
  404292:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404296:	fb09 f408 	mul.w	r4, r9, r8
  40429a:	42ac      	cmp	r4, r5
  40429c:	fa02 f201 	lsl.w	r2, r2, r1
  4042a0:	fa00 fa01 	lsl.w	sl, r0, r1
  4042a4:	d908      	bls.n	4042b8 <__udivmoddi4+0x244>
  4042a6:	18ed      	adds	r5, r5, r3
  4042a8:	f109 30ff 	add.w	r0, r9, #4294967295
  4042ac:	d243      	bcs.n	404336 <__udivmoddi4+0x2c2>
  4042ae:	42ac      	cmp	r4, r5
  4042b0:	d941      	bls.n	404336 <__udivmoddi4+0x2c2>
  4042b2:	f1a9 0902 	sub.w	r9, r9, #2
  4042b6:	441d      	add	r5, r3
  4042b8:	1b2d      	subs	r5, r5, r4
  4042ba:	fa1f fe8e 	uxth.w	lr, lr
  4042be:	fbb5 f0fc 	udiv	r0, r5, ip
  4042c2:	fb0c 5510 	mls	r5, ip, r0, r5
  4042c6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4042ca:	fb00 f808 	mul.w	r8, r0, r8
  4042ce:	45a0      	cmp	r8, r4
  4042d0:	d907      	bls.n	4042e2 <__udivmoddi4+0x26e>
  4042d2:	18e4      	adds	r4, r4, r3
  4042d4:	f100 35ff 	add.w	r5, r0, #4294967295
  4042d8:	d229      	bcs.n	40432e <__udivmoddi4+0x2ba>
  4042da:	45a0      	cmp	r8, r4
  4042dc:	d927      	bls.n	40432e <__udivmoddi4+0x2ba>
  4042de:	3802      	subs	r0, #2
  4042e0:	441c      	add	r4, r3
  4042e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4042e6:	eba4 0408 	sub.w	r4, r4, r8
  4042ea:	fba0 8902 	umull	r8, r9, r0, r2
  4042ee:	454c      	cmp	r4, r9
  4042f0:	46c6      	mov	lr, r8
  4042f2:	464d      	mov	r5, r9
  4042f4:	d315      	bcc.n	404322 <__udivmoddi4+0x2ae>
  4042f6:	d012      	beq.n	40431e <__udivmoddi4+0x2aa>
  4042f8:	b156      	cbz	r6, 404310 <__udivmoddi4+0x29c>
  4042fa:	ebba 030e 	subs.w	r3, sl, lr
  4042fe:	eb64 0405 	sbc.w	r4, r4, r5
  404302:	fa04 f707 	lsl.w	r7, r4, r7
  404306:	40cb      	lsrs	r3, r1
  404308:	431f      	orrs	r7, r3
  40430a:	40cc      	lsrs	r4, r1
  40430c:	6037      	str	r7, [r6, #0]
  40430e:	6074      	str	r4, [r6, #4]
  404310:	2100      	movs	r1, #0
  404312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404316:	4618      	mov	r0, r3
  404318:	e6f8      	b.n	40410c <__udivmoddi4+0x98>
  40431a:	4690      	mov	r8, r2
  40431c:	e6e0      	b.n	4040e0 <__udivmoddi4+0x6c>
  40431e:	45c2      	cmp	sl, r8
  404320:	d2ea      	bcs.n	4042f8 <__udivmoddi4+0x284>
  404322:	ebb8 0e02 	subs.w	lr, r8, r2
  404326:	eb69 0503 	sbc.w	r5, r9, r3
  40432a:	3801      	subs	r0, #1
  40432c:	e7e4      	b.n	4042f8 <__udivmoddi4+0x284>
  40432e:	4628      	mov	r0, r5
  404330:	e7d7      	b.n	4042e2 <__udivmoddi4+0x26e>
  404332:	4640      	mov	r0, r8
  404334:	e791      	b.n	40425a <__udivmoddi4+0x1e6>
  404336:	4681      	mov	r9, r0
  404338:	e7be      	b.n	4042b8 <__udivmoddi4+0x244>
  40433a:	4601      	mov	r1, r0
  40433c:	e778      	b.n	404230 <__udivmoddi4+0x1bc>
  40433e:	3802      	subs	r0, #2
  404340:	443c      	add	r4, r7
  404342:	e745      	b.n	4041d0 <__udivmoddi4+0x15c>
  404344:	4608      	mov	r0, r1
  404346:	e708      	b.n	40415a <__udivmoddi4+0xe6>
  404348:	f1a8 0802 	sub.w	r8, r8, #2
  40434c:	443d      	add	r5, r7
  40434e:	e72b      	b.n	4041a8 <__udivmoddi4+0x134>

00404350 <__aeabi_idiv0>:
  404350:	4770      	bx	lr
  404352:	bf00      	nop
  404354:	25686425 	.word	0x25686425
  404358:	64252064 	.word	0x64252064
  40435c:	2d64252d 	.word	0x2d64252d
  404360:	3a206425 	.word	0x3a206425
  404364:	6d655420 	.word	0x6d655420
  404368:	61726570 	.word	0x61726570
  40436c:	61727574 	.word	0x61727574
  404370:	746e4920 	.word	0x746e4920
  404374:	616e7265 	.word	0x616e7265
  404378:	43642520 	.word	0x43642520
  40437c:	25203a20 	.word	0x25203a20
  404380:	0a0d2064 	.word	0x0a0d2064
  404384:	00000000 	.word	0x00000000
  404388:	41202d2d 	.word	0x41202d2d
  40438c:	20434546 	.word	0x20434546
  404390:	706d6554 	.word	0x706d6554
  404394:	74617265 	.word	0x74617265
  404398:	20657275 	.word	0x20657275
  40439c:	736e6553 	.word	0x736e6553
  4043a0:	4520726f 	.word	0x4520726f
  4043a4:	706d6178 	.word	0x706d6178
  4043a8:	2d20656c 	.word	0x2d20656c
  4043ac:	2d0a0d2d 	.word	0x2d0a0d2d
  4043b0:	4153202d 	.word	0x4153202d
  4043b4:	3037454d 	.word	0x3037454d
  4043b8:	4c50582d 	.word	0x4c50582d
  4043bc:	2d2d2044 	.word	0x2d2d2044
  4043c0:	2d2d0a0d 	.word	0x2d2d0a0d
  4043c4:	6d6f4320 	.word	0x6d6f4320
  4043c8:	656c6970 	.word	0x656c6970
  4043cc:	41203a64 	.word	0x41203a64
  4043d0:	32207270 	.word	0x32207270
  4043d4:	30322034 	.word	0x30322034
  4043d8:	32203731 	.word	0x32203731
  4043dc:	31333a31 	.word	0x31333a31
  4043e0:	2032343a 	.word	0x2032343a
  4043e4:	000d2d2d 	.word	0x000d2d2d

004043e8 <_global_impure_ptr>:
  4043e8:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  4043f8:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  404408:	37363534 62613938 66656463 00000000     456789abcdef....
  404418:	6c756e28 0000296c                       (null)..

00404420 <blanks.7202>:
  404420:	20202020 20202020 20202020 20202020                     

00404430 <zeroes.7203>:
  404430:	30303030 30303030 30303030 30303030     0000000000000000
  404440:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404450 <_ctype_>:
  404450:	20202000 20202020 28282020 20282828     .         ((((( 
  404460:	20202020 20202020 20202020 20202020                     
  404470:	10108820 10101010 10101010 10101010      ...............
  404480:	04040410 04040404 10040404 10101010     ................
  404490:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4044a0:	01010101 01010101 01010101 10101010     ................
  4044b0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4044c0:	02020202 02020202 02020202 10101010     ................
  4044d0:	00000020 00000000 00000000 00000000      ...............
	...

00404554 <_init>:
  404554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404556:	bf00      	nop
  404558:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40455a:	bc08      	pop	{r3}
  40455c:	469e      	mov	lr, r3
  40455e:	4770      	bx	lr

00404560 <__init_array_start>:
  404560:	00402691 	.word	0x00402691

00404564 <__frame_dummy_init_array_entry>:
  404564:	00400165                                e.@.

00404568 <_fini>:
  404568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40456a:	bf00      	nop
  40456c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40456e:	bc08      	pop	{r3}
  404570:	469e      	mov	lr, r3
  404572:	4770      	bx	lr

00404574 <__fini_array_start>:
  404574:	00400141 	.word	0x00400141
