/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_INTR_ENABLE0_MAU_UNIT_RAM_ROW_H__
#define __REGISTER_INCLUDES_INTR_ENABLE0_MAU_UNIT_RAM_ROW_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbayB0 {
  namespace register_classes {

class IntrEnable0MauUnitRamRow : public model_core::RegisterBlock<RegisterCallback> {
public:
  IntrEnable0MauUnitRamRow(
      int chipNumber, int index_pipe_addrmap, int index_mau_addrmap, int index_mau_unit_ram_row_addrmap, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, index_mau_addrmap, index_mau_unit_ram_row_addrmap), 4, false, write_callback, read_callback, std::string("IntrEnable0MauUnitRamRow")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(index_mau_addrmap) + "," + boost::lexical_cast<std::string>(index_mau_unit_ram_row_addrmap))
    {
    }
  IntrEnable0MauUnitRamRow(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "IntrEnable0MauUnitRamRow")
    {
    }
public:



  uint16_t &unit_ram_sbe() { return unit_ram_sbe_; }



  uint16_t &unit_ram_mbe() { return unit_ram_mbe_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (unit_ram_sbe_ & 0xfff);
    *data |= ((unit_ram_mbe_ & 0xfff) << 12);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    unit_ram_sbe_ = (data & 0xfff);
    unit_ram_mbe_ = ((data >> 12) & 0xfff);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    unit_ram_sbe_ = 0x0;
    unit_ram_mbe_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("IntrEnable0MauUnitRamRow") + ":\n";
    r += indent_string + "  " + std::string("unit_ram_sbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(unit_ram_sbe_) ) + "\n";
    all_zeros &= (0 == unit_ram_sbe_);
    r += indent_string + "  " + std::string("unit_ram_mbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(unit_ram_mbe_) ) + "\n";
    all_zeros &= (0 == unit_ram_mbe_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("IntrEnable0MauUnitRamRow") + ":\n";
    r += indent_string + "  " + std::string("unit_ram_sbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(unit_ram_sbe_) ) + "\n";
    all_zeros &= (0 == unit_ram_sbe_);
    r += indent_string + "  " + std::string("unit_ram_mbe") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(unit_ram_mbe_) ) + "\n";
    all_zeros &= (0 == unit_ram_mbe_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint16_t unit_ram_sbe_;
  uint16_t unit_ram_mbe_;
private:
  static int StartOffset(
      int index_pipe_addrmap, int index_mau_addrmap, int index_mau_unit_ram_row_addrmap
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    assert(index_mau_addrmap < 20);
    offset += index_mau_addrmap * 0x80000; // mau_addrmap[]
    offset += 0x60000; // to get to rams
    offset += 0x8000; // to get to row
    assert(index_mau_unit_ram_row_addrmap < 8);
    offset += index_mau_unit_ram_row_addrmap * 0x1000; // mau_unit_ram_row_addrmap[]
    offset += 0xf34; // to get to intr_enable0_mau_unit_ram_row
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_INTR_ENABLE0_MAU_UNIT_RAM_ROW_H__
