ENTITY vddtie IS
GENERIC (
  CONSTANT area          : NATURAL := 1728;   
  CONSTANT transistors   : NATURAL := 2       
);
PORT (
  z	 : out BIT;
  vdd	 : in  BIT;
  vss	 : in  BIT
);
END vddtie;

ARCHITECTURE behaviour_data_flow OF vddtie IS

BEGIN
  ASSERT (vdd and not (vss))
  REPORT "power supply is missing on vddtie"
  SEVERITY WARNING;
  z <= '1';
END;
