0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/Lab/project_1_up_counter_sam/project_1_up_counter_sam.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/Lab/project_1_up_counter_sam/project_1_up_counter_sam.srcs/sim_1/new/tb_c_up.v,1669558870,verilog,,,,tb_c_up,,,,,,,,
D:/HDL_PRAC/Lab/project_1_up_counter_sam/project_1_up_counter_sam.srcs/sources_1/new/up_counter.v,1669559221,verilog,,D:/HDL_PRAC/Lab/project_1_up_counter_sam/project_1_up_counter_sam.srcs/sim_1/new/tb_c_up.v,,up_counter,,,,,,,,
