###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Sat May  7 14:25:17 2022
#  Design:            top
#  Command:           eval_legacy {timeDesign -postCTS}
###############################################################
Path 1: MET (0.710 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.233
            Slack:=          0.710
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.189   0.171    2.225  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90950/Q                                      -      A->Q    F     NO2X1           1  0.212   0.060    2.285  
  top_INST/CPU_REGS_regs_hi_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q    F     OR2X1           1  0.087   0.148    2.433  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    2.433  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.134    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.025    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.716 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.539 (P)          0.000 (I)
          Arrival:=          3.139              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.139
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.224
            Slack:=          0.716
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.189   0.171    2.225  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90952/Q                                      -      A->Q    F     NO2X1           1  0.212   0.050    2.275  
  top_INST/CPU_REGS_regs_hi_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q    F     OR2X1           1  0.086   0.149    2.424  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.424  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.130    3.139  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.021    3.139  
#-----------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.720 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.222
            Slack:=          0.720
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.189   0.167    2.220  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90944/Q                                      -      A->Q    F     NO2X1           1  0.204   0.047    2.268  
  top_INST/CPU_REGS_regs_hi_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q    F     OR2X1           1  0.089   0.155    2.422  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    2.422  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.721 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.222
            Slack:=          0.721
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.189   0.171    2.225  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90953/Q                                      -      A->Q    F     NO2X1           1  0.212   0.047    2.272  
  top_INST/CPU_REGS_regs_hi_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q    F     OR2X1           1  0.088   0.151    2.422  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    2.422  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.724 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.220
            Slack:=          0.724
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.189   0.167    2.220  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90943/Q                                      -      A->Q    F     NO2X1           1  0.204   0.049    2.270  
  top_INST/CPU_REGS_regs_hi_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q    F     OR2X1           1  0.077   0.150    2.420  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    2.420  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.134    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.025    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.726 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.217
            Slack:=          0.726
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.189   0.167    2.220  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90948/Q                                      -      A->Q    F     NO2X1           1  0.204   0.047    2.267  
  top_INST/CPU_REGS_regs_hi_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.150    2.417  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    2.417  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.727 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          3.141              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.141
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.213
            Slack:=          0.727
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91169/Q                                      -      B->Q    R     NA2X1           4  0.189   0.171    2.225  
  top_INST/n_1754                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90951/Q                                      -      A->Q    F     NO2X1           1  0.212   0.046    2.270  
  top_INST/CPU_REGS_regs_hi_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q    F     OR2X1           1  0.064   0.143    2.413  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    2.413  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.131    3.141  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.022    3.141  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.733 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.210
            Slack:=          0.733
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91455/Q                                      -      A->Q    F     INX1            2  0.935   0.098    2.054  
  top_INST/n_1561                                        -      -       -     (net)           2      -       -        -  
  top_INST/g91171/Q                                      -      B->Q    R     NA2X1           4  0.189   0.167    2.220  
  top_INST/n_1752                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90965/Q                                      -      A->Q    F     NO2X1           1  0.204   0.045    2.265  
  top_INST/CPU_REGS_regs_hi_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q    F     OR2X1           1  0.064   0.145    2.410  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    2.410  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.823 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.534 (P)          0.000 (I)
          Arrival:=          3.134              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.134
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.111
            Slack:=          0.823
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91193/Q                                      -      C->Q    F     NO3X0           1  0.935   0.151    2.106  
  top_INST/CPU_REGS_regs_hi_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q    F     OR2X1           1  0.299   0.204    2.311  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    2.311  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.124    3.134  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         37  0.096   0.015    3.134  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.828 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.142              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.142
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.114
            Slack:=          0.828
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91092/Q                                      -      C->Q    F     NO3X0           1  0.935   0.154    2.110  
  top_INST/CPU_REGS_regs_hi_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q    F     OR2X1           1  0.302   0.204    2.314  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    2.314  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.142  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.142  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.885 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.539 (P)          0.000 (I)
          Arrival:=          3.139              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.139
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.055
            Slack:=          0.885
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.295  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.576    1.955  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91192/Q                                      -      C->Q    F     NO3X1           1  0.935   0.115    2.071  
  top_INST/CPU_REGS_regs_hi_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.212   0.184    2.255  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    2.255  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.129    3.139  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.021    3.139  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.889 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.540 (P)          0.000 (I)
          Arrival:=          3.140              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.140
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.051
            Slack:=          0.889
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.577    1.956  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g91028/Q                                      -      C->Q    F     NO3X1           1  0.935   0.113    2.069  
  top_INST/CPU_REGS_regs_hi_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q    F     OR2X1           1  0.209   0.183    2.251  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    2.251  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.130    3.140  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.022    3.140  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.939 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          3.141              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.141
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          2.001
            Slack:=          0.939
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                                      -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                         -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                                      -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                         -      -       -     (net)           2      -       -        -  
  top_INST/g91836/Q                                      -      A->Q    R     NA3X1           1  0.100   0.090    1.296  
  top_INST/n_1241                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91650/Q                                      -      D->Q    F     AN31X1          1  0.140   0.083    1.379  
  top_INST/n_1417                                        -      -       -     (net)           1      -       -        -  
  top_INST/g91469/Q                                      -      C->Q    R     AN21X1          6  0.282   0.576    1.955  
  top_INST/n_1562                                        -      -       -     (net)           6      -       -        -  
  top_INST/g90847/Q                                      -      B->Q    F     NO2X1           1  0.935   0.076    2.031  
  top_INST/CPU_REGS_regs_hi_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q    F     OR2X1           1  0.175   0.170    2.201  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    2.201  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.131    3.141  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.022    3.141  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (1.380 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.563
            Slack:=          1.380
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.548   0.226    1.556  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90955/Q                                      -      A->Q    F     NO2X1           1  0.167   0.045    1.602  
  top_INST/CPU_REGS_regs_lo_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.162    1.763  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D       F     DLLQX1          1  0.072   0.000    1.763  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (1.387 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.142              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.142
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.555
            Slack:=          1.387
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.548   0.226    1.556  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90957/Q                                      -      A->Q    F     NO2X1           1  0.167   0.049    1.605  
  top_INST/CPU_REGS_regs_lo_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q    F     OR2X1           1  0.092   0.150    1.755  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.755  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.142  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.142  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (1.390 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.553
            Slack:=          1.390
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.548   0.226    1.557  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90956/Q                                      -      A->Q    F     NO2X1           1  0.167   0.051    1.608  
  top_INST/CPU_REGS_regs_lo_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q    F     OR2X1           1  0.071   0.145    1.753  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.753  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (1.391 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.552
            Slack:=          1.391
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.548   0.221    1.551  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90947/Q                                      -      A->Q    F     NO2X1           1  0.159   0.047    1.598  
  top_INST/CPU_REGS_regs_lo_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q    F     OR2X1           1  0.091   0.154    1.752  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.752  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (1.392 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.542 (P)          0.000 (I)
          Arrival:=          3.141              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.141
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.549
            Slack:=          1.392
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91170/Q                                      -      B->Q    R     OR2X1           4  0.548   0.226    1.556  
  top_INST/n_1753                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90954/Q                                      -      A->Q    F     NO2X1           1  0.167   0.047    1.603  
  top_INST/CPU_REGS_regs_lo_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q    F     OR2X1           1  0.077   0.146    1.749  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.749  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.132    3.141  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.023    3.141  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (1.398 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.545
            Slack:=          1.398
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.548   0.221    1.551  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90949/Q                                      -      A->Q    F     NO2X1           1  0.159   0.045    1.596  
  top_INST/CPU_REGS_regs_lo_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q    F     OR2X1           1  0.083   0.149    1.745  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.745  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (1.400 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.544
            Slack:=          1.400
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.548   0.221    1.551  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90945/Q                                      -      A->Q    F     NO2X1           1  0.159   0.045    1.596  
  top_INST/CPU_REGS_regs_lo_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q    F     OR2X1           1  0.065   0.147    1.744  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.744  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (1.401 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.542
            Slack:=          1.401
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.387    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91172/Q                                      -      B->Q    R     OR2X1           4  0.548   0.221    1.551  
  top_INST/n_1751                                        -      -       -     (net)           4      -       -        -  
  top_INST/g90946/Q                                      -      A->Q    F     NO2X1           1  0.159   0.044    1.596  
  top_INST/CPU_REGS_regs_lo_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q    F     OR2X1           1  0.075   0.146    1.742  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.742  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (1.479 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.456
            Slack:=          1.479
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                             -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                -      -       -     (net)           2      -       -        -  
  top_INST/g92342/Q                             -      A->Q    F     INX1            2  0.178   0.087    1.205  
  top_INST/n_739                                -      -       -     (net)           2      -       -        -  
  top_INST/g91461/Q                             -      F->Q    F     AO33X1          1  0.100   0.276    1.482  
  top_INST/CPU_REGS_n_152                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q    F     OR2X1           1  0.132   0.174    1.656  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D       F     DLLQX1          1  0.072   0.000    1.656  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.125   0.127    3.135  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.008    3.135  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (1.522 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.421
            Slack:=          1.522
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.386    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91110/Q                                      -      B->Q    F     NO3X0           1  0.548   0.116    1.445  
  top_INST/CPU_REGS_regs_lo_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q    F     OR2X1           1  0.190   0.175    1.621  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.621  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (1.538 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.542 (P)          0.000 (I)
          Arrival:=          3.142              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.142
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.404
            Slack:=          1.538
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.386    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91029/Q                                      -      C->Q    F     NO3X1           1  0.548   0.109    1.439  
  top_INST/CPU_REGS_regs_lo_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q    F     OR2X1           1  0.154   0.166    1.604  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.604  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.142  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.142  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (1.542 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.540 (P)          0.000 (I)
          Arrival:=          3.140              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.140
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.399
            Slack:=          1.542
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.386    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91124/Q                                      -      C->Q    F     NO3X1           1  0.548   0.105    1.435  
  top_INST/CPU_REGS_regs_lo_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q    F     OR2X1           1  0.150   0.164    1.599  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.599  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.131    3.140  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.022    3.140  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (1.542 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.543 (P)          0.000 (I)
          Arrival:=          3.143              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.143
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.401
            Slack:=          1.542
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.386    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g91126/Q                                      -      C->Q    F     NO3X1           1  0.548   0.106    1.436  
  top_INST/CPU_REGS_regs_lo_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q    F     OR2X1           1  0.152   0.165    1.601  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.601  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.133    3.143  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.024    3.143  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (1.577 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.541 (P)          0.000 (I)
          Arrival:=          3.141              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.141
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.364
            Slack:=          1.577
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                                 -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                                      -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                                        -      -       -     (net)          10      -       -        -  
  top_INST/g91335/Q                                      -      B->Q    R     NA2X1           7  0.308   0.386    1.330  
  top_INST/n_1648                                        -      -       -     (net)           7      -       -        -  
  top_INST/g90848/Q                                      -      B->Q    F     NO2X1           1  0.548   0.075    1.405  
  top_INST/CPU_REGS_regs_lo_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q    F     OR2X1           1  0.124   0.159    1.564  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.564  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP             2  0.135   0.410    3.010  
  CLK_I                                                   -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    F     BUX20          37  0.125   0.132    3.141  
  CLK_I__L1_N1                                            -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         37  0.098   0.023    3.141  
#-----------------------------------------------------------------------------------------------------------------------
Path 28: MET (1.681 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.256
            Slack:=          1.681
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g92074/Q                    -      C->Q    F     OA21X1          1  0.308   0.167    1.110  
  top_INST/n_1008                      -      -       -     (net)           1      -       -        -  
  top_INST/g90225/Q                    -      C->Q    R     ON21X1          2  0.067   0.114    1.224  
  top_INST/n_2479                      -      -       -     (net)           2      -       -        -  
  top_INST/g90223/Q                    -      C->Q    F     ON21X1          1  0.242   0.083    1.307  
  top_INST/n_2560                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.095   0.148    1.456  
  top_INST/RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.054   0.000    1.456  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.125   0.129    3.137  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.010    3.137  
#-----------------------------------------------------------------------------------------------------
Path 29: MET (1.721 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.216
            Slack:=          1.721
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g92074/Q                    -      C->Q    F     OA21X1          1  0.308   0.167    1.110  
  top_INST/n_1008                      -      -       -     (net)           1      -       -        -  
  top_INST/g90225/Q                    -      C->Q    R     ON21X1          2  0.067   0.114    1.224  
  top_INST/n_2479                      -      -       -     (net)           2      -       -        -  
  top_INST/g90224/Q                    -      A->Q    F     INX1            1  0.242   0.049    1.273  
  top_INST/n_2562                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.065   0.143    1.416  
  top_INST/RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.416  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.125   0.130    3.137  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.010    3.137  
#-----------------------------------------------------------------------------------------------------
Path 30: MET (1.727 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.208
            Slack:=          1.727
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g92416/Q                             -      B->Q    R     NA2X1           2  0.308   0.174    1.118  
  top_INST/n_738                                -      -       -     (net)           2      -       -        -  
  top_INST/g91464/Q                             -      D->Q    F     ON22X1          1  0.178   0.126    1.244  
  top_INST/CPU_REGS_n_125                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q    F     OR2X1           1  0.129   0.164    1.408  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.408  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.125   0.128    3.135  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.009    3.135  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (1.746 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.189
            Slack:=          1.746
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                             -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                               -      -       -     (net)          10      -       -        -  
  top_INST/g91491/Q                             -      C->Q    F     OA21X0          1  0.308   0.266    1.210  
  top_INST/CPU_REGS_n_126                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q    F     OR2X1           1  0.178   0.179    1.389  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D       F     DLLQX1          1  0.064   0.000    1.389  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.125   0.128    3.135  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.009    3.135  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (1.860 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          3.136              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.136
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.076
            Slack:=          1.860
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/g91324/Q                    -      B->Q    F     AND2X1          1  0.308   0.191    1.135  
  top_INST/n_2561                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.141    1.276  
  top_INST/RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.276  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.125   0.129    3.136  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.009    3.136  
#-----------------------------------------------------------------------------------------------------
Path 33: MET (1.882 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.535 (P)          0.000 (I)
          Arrival:=          3.135              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.135
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.053
            Slack:=          1.882
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  WAIT                                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                       -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                                         -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                              -      A->Q    F     INX1           10  0.077   0.201    0.943  
  top_INST/n_2594                                -      -       -     (net)          10      -       -        -  
  top_INST/g91122/Q                              -      C->Q    F     OA21X1          1  0.308   0.163    1.106  
  top_INST/CPU_REGS_n_131                        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q    F     OR2X1           1  0.072   0.147    1.253  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.253  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  CLK                                             -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                         -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                           -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                  -      A->Q    F     BUX20          36  0.125   0.127    3.135  
  CLK_I__L1_N0                                    -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.008    3.135  
#---------------------------------------------------------------------------------------------------------------
Path 34: MET (1.984 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          3.136              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.136
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.952
            Slack:=          1.984
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                               -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q                    -      A->Q    F     INX1           10  0.077   0.201    0.943  
  top_INST/n_2594                      -      -       -     (net)          10      -       -        -  
  top_INST/RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.308   0.208    1.152  
  top_INST/RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.152  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                 -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    F     BUX20          36  0.125   0.129    3.136  
  CLK_I__L1_N0                          -      -       -     (net)          36      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.009    3.136  
#-----------------------------------------------------------------------------------------------------
Path 35: MET (1.985 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.536 (P)          0.000 (I)
          Arrival:=          3.136              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.136
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.951
            Slack:=          1.985
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  F     ICP             9  0.135   0.381    0.581  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g91658/Q                             -      C->Q    R     AN211X0         1  0.077   0.254    0.835  
  top_INST/n_1409                               -      -       -     (net)           1      -       -        -  
  top_INST/g91537/Q                             -      C->Q    F     ON21X1          2  0.385   0.126    0.962  
  top_INST/n_1509                               -      -       -     (net)           2      -       -        -  
  top_INST/g91503/Q                             -      A->Q    R     NO2X1           1  0.157   0.083    1.045  
  top_INST/CPU_REGS_n_143                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q    R     OR2X1           1  0.099   0.107    1.151  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D       R     DLLQX1          1  0.061   0.000    1.151  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.125   0.129    3.136  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.010    3.136  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (1.988 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.537 (P)          0.000 (I)
          Arrival:=          3.137              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          3.137
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.948
            Slack:=          1.988
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  F     ICP             9  0.135   0.381    0.581  
  WAIT_I                                        -      -       -     (net)           9      -       -        -  
  top_INST/g91658/Q                             -      C->Q    R     AN211X0         1  0.077   0.254    0.835  
  top_INST/n_1409                               -      -       -     (net)           1      -       -        -  
  top_INST/g91537/Q                             -      C->Q    F     ON21X1          2  0.385   0.126    0.962  
  top_INST/n_1509                               -      -       -     (net)           2      -       -        -  
  top_INST/g91504/Q                             -      A->Q    R     NO2X1           1  0.157   0.079    1.041  
  top_INST/CPU_REGS_n_151                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q    R     OR2X1           1  0.093   0.108    1.148  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D       R     DLLQX1          1  0.064   0.000    1.148  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    2.600  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP             2  0.135   0.407    3.007  
  CLK_I                                          -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    F     BUX20          36  0.125   0.129    3.137  
  CLK_I__L1_N0                                   -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         36  0.093   0.010    3.137  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (4.269 ns) Setup Check with Pin top_INST/CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.676 (P)          0.000 (I)
          Arrival:=          5.876              0.000
 
            Setup:-          0.412
    Required Time:=          5.464
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.994
            Slack:=          4.269
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  WAIT                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y       -      PAD->Y  R     ICP             9  0.207   0.542    0.742  
  WAIT_I                         -      -       -     (net)           9      -       -        -  
  top_INST/g93017/Q              -      A->Q    F     INX1           10  0.077   0.202    0.944  
  top_INST/n_2594                -      -       -     (net)          10      -       -        -  
  top_INST/g91211/Q              -      B->Q    F     AND2X1          1  0.308   0.204    1.147  
  top_INST/CPU_REGS_n_138        -      -       -     (net)           1      -       -        -  
  top_INST/g15234/Q              -      A->Q    R     INX1            1  0.065   0.047    1.194  
  top_INST/n_9                   -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/SE  -      SE      R     SDFRQX0         1  0.057   0.000    1.194  
#----------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                           -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y       -      PAD->Y  R     ICP             2  0.207   0.565    5.765  
  CLK_I                         -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                -      A->Q    R     BUX20          36  0.123   0.111    5.876  
  CLK_I__L1_N0                  -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/C  -      C       R     SDFRQX0        36  0.099   0.008    5.876  
#---------------------------------------------------------------------------------------------
Path 38: MET (4.395 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[12][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[12][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.883 (P)          0.000 (I)
          Arrival:=          6.083              0.000
 
            Setup:-          0.145
    Required Time:=          5.938
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.343
            Slack:=          4.395
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.404   0.556    1.543  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][4]/D  -      D       R     DFRQX1         13  0.845   0.010    1.543  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.107    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L1_I0/Q    -      A->Q    F     INX4            1  0.068   0.043    6.035  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.047    6.083  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][4]/C        -      C       R     DFRQX1          8  0.064   0.001    6.083  
#------------------------------------------------------------------------------------------------------------------
Path 39: MET (4.395 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[8][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[8][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.883 (P)          0.000 (I)
          Arrival:=          6.083              0.000
 
            Setup:-          0.145
    Required Time:=          5.939
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.344
            Slack:=          4.395
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.556    1.544  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][4]/D  -      D       R     DFRQX1         13  0.845   0.011    1.544  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118    5.886  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.106    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L1_I0/Q    -      A->Q    F     INX4            1  0.067   0.043    6.035  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.049    6.083  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][4]/C         -      C       R     DFRQX1          8  0.064   0.001    6.083  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (4.400 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[10][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[10][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.889 (P)          0.000 (I)
          Arrival:=          6.089              0.000
 
            Setup:-          0.145
    Required Time:=          5.944
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.344
            Slack:=          4.400
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.404   0.557    1.544  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][4]/D  -      D       R     DFRQX1         13  0.845   0.011    1.544  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.107    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L1_I0/Q    -      A->Q    F     INX4            1  0.068   0.044    6.036  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.052    6.089  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2129__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[10][4]/C        -      C       R     DFRQX1          8  0.073   0.002    6.089  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (4.401 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[11][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[11][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.889 (P)          0.000 (I)
          Arrival:=          6.089              0.000
 
            Setup:-          0.145
    Required Time:=          5.945
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.344
            Slack:=          4.401
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[4]                                        -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                     -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                            -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                               -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                            -      C->Q    R     AO21X1         13  0.404   0.557    1.544  
  top_INST/n_129                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][4]/D  -      D       R     DFRQX1         13  0.845   0.011    1.544  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118    5.886  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.105    5.991  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L1_I0/Q    -      A->Q    F     INX4            1  0.066   0.043    6.034  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.055    6.089  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2145__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[11][4]/C        -      C       R     DFRQX1          8  0.076   0.002    6.089  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (4.402 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[9][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[9][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.891 (P)          0.000 (I)
          Arrival:=          6.091              0.000
 
            Setup:-          0.145
    Required Time:=          5.946
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.344
            Slack:=          4.402
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.557    1.544  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[9][4]/D  -      D       R     DFRQX1         13  0.845   0.011    1.544  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/Q  -      A->Q    R     AND2X4          1  0.102   0.106    5.995  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L1_I0/Q    -      A->Q    F     INX4            1  0.067   0.043    6.038  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.053    6.091  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2153__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[9][4]/C         -      C       R     DFRQX1          8  0.072   0.002    6.091  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (4.402 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[7][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[7][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.890 (P)          0.000 (I)
          Arrival:=          6.090              0.000
 
            Setup:-          0.145
    Required Time:=          5.946
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.343
            Slack:=          4.402
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.556    1.543  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[7][4]/D  -      D       R     DFRQX1         13  0.845   0.010    1.543  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.112    5.880  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.112    5.991  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L1_I0/Q    -      A->Q    F     INX4            1  0.075   0.045    6.036  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.054    6.090  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2149__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[7][4]/C         -      C       R     DFRQX1          8  0.075   0.002    6.090  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (4.403 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[4][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[4][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.890 (P)          0.000 (I)
          Arrival:=          6.090              0.000
 
            Setup:-          0.145
    Required Time:=          5.945
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.342
            Slack:=          4.403
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.555    1.543  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][4]/D  -      D       R     DFRQX1         13  0.845   0.009    1.543  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.108    5.876  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/Q  -      A->Q    R     AND2X4          1  0.101   0.114    5.990  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L1_I0/Q    -      A->Q    F     INX4            1  0.080   0.045    6.036  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L2_I0/Q    -      A->Q    R     INX6            8  0.050   0.054    6.090  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2139__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[4][4]/C         -      C       R     DFRQX1          8  0.074   0.002    6.090  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (4.404 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[3][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[3][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.891 (P)          0.000 (I)
          Arrival:=          6.091              0.000
 
            Setup:-          0.145
    Required Time:=          5.947
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.343
            Slack:=          4.404
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.556    1.543  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[3][4]/D  -      D       R     DFRQX1         13  0.845   0.010    1.543  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.115    5.882  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.110    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L1_I0/Q    -      A->Q    F     INX4            1  0.073   0.045    6.037  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.054    6.091  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2135__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[3][4]/C         -      C       R     DFRQX1          8  0.075   0.002    6.091  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (4.407 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[1][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[1][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.894 (P)          0.000 (I)
          Arrival:=          6.094              0.000
 
            Setup:-          0.145
    Required Time:=          5.950
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.342
            Slack:=          4.407
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.555    1.542  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[1][4]/D  -      D       R     DFRQX1         13  0.845   0.009    1.542  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/Q  -      A->Q    R     AND2X4          1  0.102   0.109    5.998  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L1_I0/Q    -      A->Q    F     INX4            1  0.072   0.044    6.042  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.052    6.094  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2157__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[1][4]/C         -      C       R     DFRQX1          8  0.071   0.002    6.094  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (4.408 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[2][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[2][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.895 (P)          0.000 (I)
          Arrival:=          6.095              0.000
 
            Setup:-          0.145
    Required Time:=          5.951
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.343
            Slack:=          4.408
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.556    1.543  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][4]/D  -      D       R     DFRQX1         13  0.845   0.010    1.543  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.111    5.996  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L1_I0/Q    -      A->Q    F     INX4            1  0.073   0.045    6.040  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.055    6.095  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2133__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[2][4]/C         -      C       R     DFRQX1          8  0.075   0.002    6.095  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (4.412 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[12][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[12][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.883 (P)          0.000 (I)
          Arrival:=          6.083              0.000
 
            Setup:-          0.145
    Required Time:=          5.938
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.326
            Slack:=          4.412
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[5]                                        -      DI[5]   R     (arrival)       1  0.207   0.000    0.200  
  DI[5]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_5/Y                     -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[5]                                      -      -       -     (net)           3      -       -        -  
  top_INST/g15058/Q                            -      AN->Q   R     NO2I1X1         2  0.050   0.240    0.964  
  top_INST/n_109                               -      -       -     (net)           2      -       -        -  
  top_INST/g15033/Q                            -      C->Q    R     AO21X1         13  0.369   0.562    1.526  
  top_INST/n_135                               -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][5]/D  -      D       R     DFRQX1         13  0.856   0.012    1.526  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.117    5.885  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.107    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L1_I0/Q    -      A->Q    F     INX4            1  0.068   0.043    6.035  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.048    6.083  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2131__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[12][5]/C        -      C       R     DFRQX1          8  0.064   0.002    6.083  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (4.412 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[5][4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[4]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[5][4]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.899 (P)          0.000 (I)
          Arrival:=          6.099              0.000
 
            Setup:-          0.145
    Required Time:=          5.955
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.343
            Slack:=          4.412
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[4]                                       -      DI[4]   R     (arrival)       1  0.207   0.000    0.200  
  DI[4]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_4/Y                    -      PAD->Y  R     ICP             3  0.207   0.526    0.726  
  DI_I[4]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15057/Q                           -      AN->Q   R     NO2I1X1         2  0.051   0.261    0.987  
  top_INST/n_110                              -      -       -     (net)           2      -       -        -  
  top_INST/g15039/Q                           -      C->Q    R     AO21X1         13  0.404   0.556    1.543  
  top_INST/n_129                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][4]/D  -      D       R     DFRQX1         13  0.845   0.010    1.543  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.565    5.765  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I0/Q                                     -      A->Q    R     BUX20          36  0.123   0.124    5.889  
  CLK_I__L1_N0                                       -      -       -     (net)          36      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q    R     AND2X4          1  0.102   0.111    6.001  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L1_I0/Q    -      A->Q    F     INX4            1  0.076   0.044    6.045  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L2_I0/Q    -      A->Q    R     INX6            8  0.049   0.054    6.099  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2141__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[5][4]/C         -      C       R     DFRQX1          8  0.075   0.002    6.099  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (4.412 ns) Setup Check with Pin top_INST/CPU_REGS_regs_hi_data_reg[8][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_hi_data_reg[8][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.883 (P)          0.000 (I)
          Arrival:=          6.083              0.000
 
            Setup:-          0.145
    Required Time:=          5.939
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.326
            Slack:=          4.412
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[5]                                       -      DI[5]   R     (arrival)       1  0.207   0.000    0.200  
  DI[5]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_5/Y                    -      PAD->Y  R     ICP             3  0.207   0.524    0.724  
  DI_I[5]                                     -      -       -     (net)           3      -       -        -  
  top_INST/g15058/Q                           -      AN->Q   R     NO2I1X1         2  0.050   0.240    0.964  
  top_INST/n_109                              -      -       -     (net)           2      -       -        -  
  top_INST/g15033/Q                           -      C->Q    R     AO21X1         13  0.369   0.562    1.526  
  top_INST/n_135                              -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][5]/D  -      D       R     DFRQX1         13  0.856   0.012    1.526  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    5.200  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP             2  0.207   0.568    5.768  
  CLK_I                                              -      -       -     (net)           2      -       -        -  
  CLK_I__L1_I1/Q                                     -      A->Q    R     BUX20          37  0.123   0.118    5.886  
  CLK_I__L1_N1                                       -      -       -     (net)          37      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q  -      A->Q    R     AND2X4          1  0.103   0.106    5.992  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151             -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L1_I0/Q    -      A->Q    F     INX4            1  0.067   0.043    6.035  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L1_N0      -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L2_I0/Q    -      A->Q    R     INX6            8  0.048   0.049    6.083  
  top_INST/CPU_REGS_regs_hi_rc_gclk_2151__L2_N0      -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_hi_data_reg[8][5]/C         -      C       R     DFRQX1          8  0.064   0.001    6.083  
#------------------------------------------------------------------------------------------------------------------

