# Tiny Tapeout project information
project:
  title:        "All Digital PLL"        # Project title
  author:       "Shrikrishna Kaje"       # Your name
  discord:      "792801"                 # Optional: Discord username for TT community role assignment
  description:  "RTL design of a fully programmable all-digital PLL"  # One-line description
  language:     "Verilog"                # HDL used
  clock_hz:     50000000                 # TinyTapeout global clock is 50 MHz

  # Tile usage: 1x1 is default. Increase only if synthesis shows overflow.
  tiles: "1x1"

  # Your top module must start with "tt_um_"
  top_module:   "tt_um_adpll"

  # List all Verilog source files in ./src (each separately).
  # The top wrapper must come first, then your project modules.
  source_files:
    - "tt_um_adpll.v"
    - "project.v"

# Pinout description for datasheet/website. Leave unused pins blank.
pinout:
  # Inputs
  ui[0]: "clk90"
  ui[1]: "clk_ref"
  ui[2]: "clr"
  ui[3]: "pgm"
  ui[4]: "out_sel"
  ui[5]: "param_sel[0]"
  ui[6]: "param_sel[1]"
  ui[7]: "param_sel[2]"

  # Outputs
  uo[0]: "dout[0]"
  uo[1]: "dout[1]"
  uo[2]: "dout[2]"
  uo[3]: "dout[3]"
  uo[4]: "dout[4]"
  uo[5]: "sign"
  uo[6]: ""
  uo[7]: ""

  # Bidirectional IOs
  uio[0]: "fb_clk"
  uio[1]: "dco_out"
  uio[2]: "pgm_value[0]"
  uio[3]: "pgm_value[1]"
  uio[4]: "pgm_value[2]"
  uio[5]: "pgm_value[3]"
  uio[6]: "pgm_value[4]"
  uio[7]: ""

# Do not change!
yaml_version: 6
