[CacheGeometry geo-d-l1]
Sets = 128
Assoc = 2
BlockSize = 256
Latency = 2
Policy = LRU
Ports = 2

[CacheGeometry geo-i-l1]
Sets = 128
Assoc = 2
BlockSize = 256
Latency = 2
Policy = LRU
Ports = 2

[CacheGeometry geo-l2]
Sets = 512
Assoc = 4
BlockSize = 256
Latency = 20
Policy = LRU
Ports = 4

; 4 Data caches

[Module mod-l1-0]
Type = Cache
Geometry = geo-d-l1
LowNetwork = net-l1-l2-0
LowModules = mod-l2-0


[Module mod-l1-1]
Type = Cache
Geometry = geo-d-l1
LowNetwork = net-l1-l2-0
LowModules = mod-l2-0


[Module mod-l1-2]
Type = Cache
Geometry = geo-d-l1
LowNetwork = net-l1-l2-1
LowModules = mod-l2-1


[Module mod-l1-3]
Type = Cache
Geometry = geo-d-l1
LowNetwork = net-l1-l2-1
LowModules = mod-l2-1


; 2 I caches shares between 2 cores


[Module mod-il1-0]
Type = Cache
Geometry = geo-i-l1
LowNetwork = net-l1-l2-0
LowModules = mod-l2-0 


[Module mod-il1-1]
Type = Cache
Geometry = geo-i-l1
LowNetwork = net-l1-l2-1
LowModules = mod-l2-1 

; Both L2s caches share the full address range

[Module mod-l2-0]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-0
LowNetwork = net0
LowNetworkNode = n0
LowModules = mod-mm-0 mod-mm-1 mod-mm-2 mod-mm-3

[Module mod-l2-1]
Type = Cache
Geometry = geo-l2
HighNetwork = net-l1-l2-1
LowNetwork = net0
LowNetworkNode = n1
LowModules = mod-mm-0 mod-mm-1 mod-mm-2 mod-mm-3


; 4 Memory banks share the entire address space

[Module mod-mm-0]
Type = MainMemory
BlockSize = 256
Latency = 200
HighNetwork = net0
HighNetworkNode = n2
AddressRange = ADDR DIV 256 MOD 4 EQ 0

[Module mod-mm-1]
Type = MainMemory
BlockSize = 256
Latency = 200
HighNetwork = net0
HighNetworkNode = n3
AddressRange = ADDR DIV 256 MOD 4 EQ 1

[Module mod-mm-2]
Type = MainMemory
BlockSize = 256
Latency = 200
HighNetwork = net0
HighNetworkNode = n4
AddressRange = ADDR DIV 256 MOD 4 EQ 2

[Module mod-mm-3]
Type = MainMemory
BlockSize = 256
Latency = 200
HighNetwork = net0
HighNetworkNode = n5
AddressRange = ADDR DIV 256 MOD 4 EQ 3


; Two networks between 2 sets of cores

[Network net-l1-l2-0]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256 


[Network net-l1-l2-1]
DefaultInputBufferSize = 1024 
DefaultOutputBufferSize = 1024
DefaultBandwidth = 256 


[Entry core-0]
Arch = x86
Core = 0
Thread = 0
DataModule = mod-l1-0
InstModule = mod-il1-0

[Entry core-1]
Arch = x86
Core = 1
Thread = 0
DataModule = mod-l1-1
InstModule = mod-il1-0

[Entry core-2]
Arch = x86
Core = 2
Thread = 0
DataModule = mod-l1-2
InstModule = mod-il1-1

[Entry core-3]
Arch = x86
Core = 3
Thread = 0
DataModule = mod-l1-3
InstModule = mod-il1-1

