________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Circuit name: single_inv.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.02 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	1 LUTs of size 1
	0 LUTs of size 2
	0 LUTs of size 3
	0 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	1 of type input
	1 of type output
	0 of type latch
	1 of type names
Timing analysis: ON
Circuit netlist file: single_inv.net
Circuit placement file: single_inv.place
Circuit routing file: single_inv.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/single_inv.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 160
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'single_inv.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 3, total nets: 2, total inputs: 1, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/single_inv.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.out:top^d_out, type: io
	
Passed route at end.
Complex block 1: cb.top^d_out, type: clb
	
Passed route at end.
Complex block 2: cb.top^d_in, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 2, average # input + clock pins used: 0.5, average # output pins used: 0.5
	clb: # blocks: 1, average # input + clock pins used: 1, average # output pins used: 1
Absorbed logical nets 0 out of 2 nets, 2 nets not absorbed.

Netlist conversion complete.

Packing took 0.01 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'single_inv.net'.

Netlist num_nets: 2
Netlist num_blocks: 3
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 1

The circuit will be mapped into a 5 x 5 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      2	blocks of type: io
	Architecture 160	blocks of type: io
	Netlist      1	blocks of type: clb
	Architecture 25	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 2 point to point connections in this circuit.

Initial placement cost: 1.91611 bb_cost: 0.15 td_cost: 8.02e-10 delay_cost: 8.02e-10

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  3.46723   0.84008    0.114524 7.18667e-10 7.18667e-10    4.01e-10   1.1588   0.9767  0.0831  6.0000  1.0000        43  0.5000
  1.73362   0.91827    0.114186  7.2293e-10  7.2293e-10    3.51e-10   1.0588   1.0000  0.1353  6.0000  1.0000        86  0.5000
  0.86681    1.0233    0.105349 6.95023e-10 6.95023e-10    3.51e-10   1.0588   1.0000  0.1394  6.0000  1.0000       129  0.5000
  0.43340    1.0095   0.0994595 7.26324e-10 7.26324e-10    3.51e-10   1.0588   0.8605  0.1033  6.0000  1.0000       172  0.9000
  0.39006   0.91919    0.101389 7.18667e-10 7.18667e-10    4.01e-10   1.1588   0.8372  0.0951  6.0000  1.0000       215  0.9000
  0.35106   0.89435   0.0946429    7.02e-10    7.02e-10    3.51e-10   1.0588   0.6512  0.1324  6.0000  1.0000       258  0.9500
  0.33350   0.90613    0.105946 6.99297e-10 6.99297e-10    3.51e-10   1.0588   0.8605  0.1110  6.0000  1.0000       301  0.9000
  0.30015   0.89906    0.106579 7.38842e-10 7.38842e-10    3.51e-10   1.0588   0.8837  0.1560  6.0000  1.0000       344  0.9000
  0.27014   0.92731    0.113889 7.07556e-10 7.07556e-10    4.01e-10   1.1588   0.8372  0.1079  6.0000  1.0000       387  0.9000
  0.24312   0.99091    0.099091 6.92909e-10 6.92909e-10    3.51e-10   1.0588   0.7674  0.0980  6.0000  1.0000       430  0.9500
  0.23097   0.91172    0.100313   6.895e-10   6.895e-10    3.51e-10   1.0588   0.7442  0.1000  6.0000  1.0000       473  0.9500
  0.21942   0.90741         0.1 6.83481e-10 6.83481e-10    3.51e-10   1.0588   0.6279  0.1234  6.0000  1.0000       516  0.9500
  0.20845   0.68502    0.101515 7.08061e-10 7.08061e-10    4.51e-10   1.2588   0.7674  0.0849  6.0000  1.0000       559  0.9500
  0.19803    1.3276   0.0930769 7.05846e-10 7.05846e-10    3.01e-10   0.9588   0.6047  0.2317  6.0000  1.0000       602  0.9500
  0.18813   0.95156   0.0996875 6.98875e-10 6.98875e-10    3.51e-10   1.0588   0.7442  0.0796  6.0000  1.0000       645  0.9500
  0.17872   0.83575   0.0945162 6.85871e-10 6.85871e-10    4.01e-10   1.1588   0.7209  0.0940  6.0000  1.0000       688  0.9500
  0.16978    1.0975   0.0972001    6.82e-10    6.82e-10    3.51e-10   1.0588   0.5814  0.1618  6.0000  1.0000       731  0.9500
  0.16129     1.132   0.0928001    7.06e-10    7.06e-10    3.01e-10   0.9588   0.5814  0.1054  6.0000  1.0000       774  0.9500
  0.15323   0.94773   0.0918182 6.79273e-10 6.79273e-10    3.51e-10   1.0588   0.5116  0.1516  6.0000  1.0000       817  0.9500
  0.14557    1.0027   0.0891305 6.93304e-10 6.93304e-10    4.01e-10   1.1588   0.5349  0.1383  6.0000  1.0000       860  0.9500
  0.13829   0.87817   0.0919048 6.92476e-10 6.92476e-10    3.51e-10   1.0588   0.4884  0.1392  6.0000  1.0000       903  0.9500
  0.13137      0.88       0.106 7.04857e-10 7.04857e-10    3.51e-10   1.0588   0.8140  0.0819  6.0000  1.0000       946  0.9000
  0.11824    1.1799    0.101667 6.90889e-10 6.90889e-10    3.01e-10   0.9588   0.4186  0.1251  6.0000  1.0000       989  0.9500
  0.11233   0.93667   0.0746667    6.42e-10    6.42e-10    3.51e-10   1.0588   0.3488  0.1286  5.8716  1.1797      1032  0.9500
  0.10671   0.98333   0.0881251   6.895e-10   6.895e-10    3.51e-10   1.0588   0.3721  0.0844  5.3364  1.9291      1075  0.9500
  0.10137   0.93512   0.0650001 6.43667e-10 6.43667e-10    3.51e-10   1.0588   0.2791  0.1330  4.9740  2.4364      1118  0.9500
  0.09631      0.95   0.0540001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1163  0.0950  4.1735  3.5571      1161  0.9500
  0.09149    1.1389   0.0511112    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2093  0.0751  2.8225  5.4486      1204  0.9500
  0.08692    1.0267   0.0520001 6.15333e-10 6.15333e-10    3.01e-10   0.9588   0.3488  0.0863  2.1713  6.3601      1247  0.9500
  0.08257   0.97143   0.0450001 6.44857e-10 6.44857e-10    3.01e-10   0.9588   0.3256  0.0642  1.9734  6.6373      1290  0.9500
  0.07844    1.1306   0.0611112 6.40889e-10 6.40889e-10    3.01e-10   0.9588   0.4186  0.1467  1.7476  6.9534      1333  0.9500
  0.07452    1.0882   0.0564707 6.49059e-10 6.49059e-10    3.01e-10   0.9588   0.3953  0.0820  1.7102  7.0057      1376  0.9500
  0.07079    1.1491   0.0826316 7.23053e-10 7.23053e-10    4.01e-10   1.1588   0.4419  0.0732  1.6338  7.1126      1419  0.9500
  0.06725    1.0122    0.102973 6.96595e-10 6.96595e-10    3.51e-10   1.0588   0.8605  0.0606  1.6369  7.1084      1462  0.9000
  0.06053   0.97105   0.0800001 6.44105e-10 6.44105e-10    3.51e-10   1.0588   0.4419  0.1048  2.3251  6.1448      1505  0.9500
  0.05750     0.985   0.0540001    6.72e-10    6.72e-10    3.01e-10   0.9588   0.2326  0.0883  2.3295  6.1388      1548  0.9500
  0.05463      0.95   0.0488889 6.24222e-10 6.24222e-10    3.51e-10   1.0588   0.2093  0.0433  1.8462  6.8153      1591  0.9500
  0.05190    1.0579    0.053158 6.54632e-10 6.54632e-10    3.01e-10   0.9588   0.4419  0.1058  1.4203  7.4116      1634  0.9500
  0.04930   0.87607   0.0565001    6.47e-10    6.47e-10    3.51e-10   1.0588   0.4651  0.0838  1.4229  7.4079      1677  0.9500
  0.04684   0.92639   0.0491667 6.35333e-10 6.35333e-10    3.01e-10   0.9588   0.2791  0.0411  1.4587  7.3578      1720  0.9500
  0.04449   0.97143   0.0442858 6.59143e-10 6.59143e-10    3.01e-10   0.9588   0.1628  0.0267  1.2239  7.6865      1763  0.9500
  0.04227     1.115   0.0520001    6.32e-10    6.32e-10    3.51e-10   1.0588   0.2326  0.0818  1.0000  8.0000      1806  0.9500
  0.04016    1.0792   0.0483334    6.52e-10    6.52e-10    3.51e-10   1.0588   0.1395  0.0459  1.0000  8.0000      1849  0.8000
  0.03212   0.94167   0.0483334 6.18667e-10 6.18667e-10    3.51e-10   1.0588   0.1395  0.0204  1.0000  8.0000      1892  0.8000
  0.02570   0.96429   0.0457143 6.16286e-10 6.16286e-10    3.01e-10   0.9588   0.3256  0.0457  1.0000  8.0000      1935  0.9500
  0.02441    1.0071   0.0400001 6.16286e-10 6.16286e-10    3.01e-10   0.9588   0.1628  0.0189  1.0000  8.0000      1978  0.9500
  0.02319         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1163  0.0000  1.0000  8.0000      2021  0.8000
  0.01856    1.0062   0.0400001   6.145e-10   6.145e-10    3.01e-10   0.9588   0.1860  0.0177  1.0000  8.0000      2064  0.9500
  0.01763   0.97727   0.0400001 6.56545e-10 6.56545e-10    3.51e-10   1.0588   0.2558  0.0261  1.0000  8.0000      2107  0.9500
  0.01675         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2326  0.0000  1.0000  8.0000      2150  0.9500
  0.01591    1.0167   0.0400001 6.35333e-10 6.35333e-10    3.01e-10   0.9588   0.1395  0.0258  1.0000  8.0000      2193  0.8000
  0.01273         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1628  0.0000  1.0000  8.0000      2236  0.9500
  0.01209         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1628  0.0000  1.0000  8.0000      2279  0.9500
  0.01149         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2093  0.0000  1.0000  8.0000      2322  0.9500
  0.01091         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2326  0.0000  1.0000  8.0000      2365  0.9500
  0.01037         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1163  0.0000  1.0000  8.0000      2408  0.8000
  0.00829         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.0930  0.0000  1.0000  8.0000      2451  0.8000
  0.00663         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2093  0.0000  1.0000  8.0000      2494  0.9500
  0.00630         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1395  0.0000  1.0000  8.0000      2537  0.8000
  0.00504         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2326  0.0000  1.0000  8.0000      2580  0.9500
  0.00479         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1860  0.0000  1.0000  8.0000      2623  0.9500
  0.00455         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2326  0.0000  1.0000  8.0000      2666  0.9500
  0.00432         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.0930  0.0000  1.0000  8.0000      2709  0.8000
  0.00346         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.0698  0.0000  1.0000  8.0000      2752  0.8000
  0.00277         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.2093  0.0000  1.0000  8.0000      2795  0.9500
  0.00263         1   0.0400001    6.02e-10    6.02e-10    3.01e-10   0.9588   0.1163  0.0000  1.0000  8.0000      2838  0.8000
  0.00000         1   0.0400001    6.02e-10    6.02e-10    3.01e-10            0.1628  0.0000  1.0000  8.0000      2881

BB estimate of min-dist (placement) wirelength: 4
bb_cost recomputed from scratch: 0.04
timing_cost recomputed from scratch: 6.02e-10
delay_cost recomputed from scratch: 6.02e-10

Completed placement consistency check successfully.

Swaps called: 2884

Placement estimated critical path delay: 0.95881 ns
Placement cost: 1, bb_cost: 0.0400001, td_cost: 6.02e-10, delay_cost: 6.02e-10
Placement total # of swap attempts: 2884
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.09 seconds.
Build rr_graph took 0.09 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 14, total available wire length 9600, ratio 0.00145833
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -9543
Circuit successfully routed with a channel width factor of 160.


Average number of bends per net: 1.50000  Maximum # of bends: 3

Number of routed nets (nonglobal): 2
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 14, average net length: 7.00000
	Maximum net length: 12

Wirelength results in terms of physical segments...
	Total wiring segments used: 5, average wire segments per net: 2.50000
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	2	1.20000  	160
1	0	0.00000  	160
2	1	0.600000 	160
3	0	0.00000  	160
4	0	0.00000  	160
5	0	0.00000  	160

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	160
1	0	0.00000  	160
2	1	0.600000 	160
3	0	0.00000  	160
4	0	0.00000  	160
5	1	0.400000 	160

Total tracks in x-direction: 960, in y-direction: 960

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 623259
	Total used logic block area: 24930.4

Routing area (in minimum width transistor areas)...
	Total routing area: 480992., per logic tile: 19239.7

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0013

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0013

Nets on critical path: 2 normal, 0 global.
Total logic delay: 3.5681e-10 (s), total net delay: 7.02e-10 (s)
Final critical path: 1.05881 ns
f_max: 944.457 MHz

Least slack in design: -1.05881 ns

Routing took 0.14 seconds.
The entire flow of VPR took 0.31 seconds.
