{"files":[{"patch":"@@ -1659,1 +1659,0 @@\n-\/\/ tmp1 - alias for t0 register,\n@@ -1663,1 +1662,0 @@\n-  assert_different_registers(dst, src, one);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":0,"deletions":2,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -7537,1 +7537,0 @@\n-  effect(TEMP_DEF dst, USE src, USE one);\n@@ -7548,1 +7547,0 @@\n-  effect(TEMP_DEF dst, USE src, USE one);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":0,"deletions":2,"binary":false,"changes":2,"status":"modified"}]}