Project Information                        d:\maxplus2\max2lib\lab4\out8_8.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 22:30:11

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

out8_841  EP1800ILC-70     40       2        0       8           16 %
out8_81   EP1800ILC-70     40       2        0       8           16 %
out8_82   EP1800ILC-70     39       3        0       9           18 %
out8_83   EP1800ILC-70     40       2        0       8           16 %

TOTAL:                     159      9        0       33          17 %

User Pins:                 135      8        0  



Project Information                        d:\maxplus2\max2lib\lab4\out8_8.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0][7..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Warning: No superset bus at connection -- "O[3..0]"
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                        d:\maxplus2\max2lib\lab4\out8_8.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'AB2'
Connect: {out8_841@54,  out8_83@54,   out8_81@54,   out8_82@54}

For node name 'RD'
Connect: {out8_841@53,  out8_83@53,   out8_81@53,   out8_82@53}

For node name 'AB1'
Connect: {out8_841@55,  out8_83@55,   out8_81@55,   out8_82@55}

For node name 'AB3'
Connect: {out8_841@50,  out8_83@50,   out8_81@50,   out8_82@50}

For node name 'AB0'
Connect: {out8_841@56,  out8_83@56,   out8_81@56,   out8_82@56}

For node name 'A1'
Connect: {out8_841@48,  out8_83@48,   out8_81@48,   out8_82@48}

For node name 'A0'
Connect: {out8_841@49,  out8_83@49,   out8_81@49,   out8_82@49}

Connect: {out8_82@68,   out8_83@24,   out8_81@24,   out8_841@24}


Project Information                        d:\maxplus2\max2lib\lab4\out8_8.rpt

** FILE HIERARCHY **



|out8_4:13|
|out8_4:13|out:1|
|out8_4:13|out:22|
|out8_4:13|out:21|
|out8_4:13|out:20|
|out8_4:13|out:19|
|out8_4:13|out:18|
|out8_4:13|out:17|
|out8_4:13|out:16|
|out8_4:16|
|out8_4:16|out:1|
|out8_4:16|out:22|
|out8_4:16|out:21|
|out8_4:16|out:20|
|out8_4:16|out:19|
|out8_4:16|out:18|
|out8_4:16|out:17|
|out8_4:16|out:16|
|out8_4:15|
|out8_4:15|out:1|
|out8_4:15|out:22|
|out8_4:15|out:21|
|out8_4:15|out:20|
|out8_4:15|out:19|
|out8_4:15|out:18|
|out8_4:15|out:17|
|out8_4:15|out:16|
|out8_4:14|
|out8_4:14|out:1|
|out8_4:14|out:22|
|out8_4:14|out:21|
|out8_4:14|out:20|
|out8_4:14|out:19|
|out8_4:14|out:18|
|out8_4:14|out:17|
|out8_4:14|out:16|


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

***** Logic for device 'out8_841' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E                             
              S  S  S  S  S  S  S  S                             
              E  E  E  E  E  E  E  E        O  O  O              
              R  R  R  R  R  R  R  R        1  1  1  O  O  O  O  
              V  V  V  V  V  V  V  V  G     2  1  0  9  8  7  4  
              E  E  E  E  E  E  E  E  N  Q  _  _  _  _  _  _  _  
              D  D  D  D  D  D  D  D  D  7  7  7  7  7  7  7  7  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | O0_7 
RESERVED | 11                                                  59 | O3_7 
RESERVED | 12                                                  58 | O13_5 
RESERVED | 13                                                  57 | O12_5 
    O5_7 | 14                                                  56 | AB0 
    O5_5 | 15                                                  55 | AB1 
    O2_7 | 16                                                  54 | AB2 
    O6_5 | 17                                                  53 | RD 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    O6_7 | 19                                                  51 | O9_5 
    O2_5 | 20                                                  50 | AB3 
    O1_7 | 21                                                  49 | A0 
    O1_5 | 22                                                  48 | A1 
   O15_7 | 23                                                  47 | O0_5 
 ~PIN000 | 24                                                  46 | O3_5 
RESERVED | 25                                                  45 | O14_7 
RESERVED | 26                                                  44 | O13_7 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  O  O  O  O  O  O  O  Q  
              E  E  E  E  E  E  E  E  N  4  7  8  1  1  1  1  5  
              S  S  S  S  S  S  S  S  D  _  _  _  0  1  4  5     
              E  E  E  E  E  E  E  E     5  5  5  _  _  _  _     
              R  R  R  R  R  R  R  R              5  5  5  5     
              V  V  V  V  V  V  V  V                             
              E  E  E  E  E  E  E  E                             
              D  D  D  D  D  D  D  D                             


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   2/12( 16%) 
C:    LC25 - LC36     4/12( 33%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            26/48     ( 54%)
Total logic cells used:                          8/48     ( 16%)
Average fan-in:                                  13.50
Total fan-in:                                   108

Total input pins required:                      40
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0    6  AB0
  55      -   -       INPUT              0    0    0    6  AB1
  54      -   -       INPUT              0    0    0    6  AB2
  50      -   -       INPUT              0    0    0    6  AB3
  49      -   -       INPUT              0    0    0    6  A0
  48      -   -       INPUT              0    0    0    6  A1
  47   (36)  (C)      INPUT     g        0    0    0    2  O0_5
  60   (40)  (D)      INPUT     g        0    0    0    2  O0_7
  22      -   -       INPUT              0    0    0    2  O1_5
  21      -   -       INPUT              0    0    0    2  O1_7
  20      -   -       INPUT              0    0    0    2  O2_5
  16      -   -       INPUT              0    0    0    2  O2_7
  46   (35)  (C)      INPUT     g        0    0    0    1  O3_5
  59   (39)  (D)      INPUT     g        0    0    0    1  O3_7
  36   (25)  (C)      INPUT              0    0    0    2  O4_5
  61   (41)  (D)      INPUT              0    0    0    2  O4_7
  15      -   -       INPUT              0    0    0    2  O5_5
  14      -   -       INPUT              0    0    0    2  O5_7
  17      -   -       INPUT              0    0    0    2  O6_5
  19      -   -       INPUT              0    0    0    2  O6_7
  37   (26)  (C)      INPUT              0    0    0    1  O7_5
  62   (42)  (D)      INPUT              0    0    0    1  O7_7
  38   (27)  (C)      INPUT              0    0    0    2  O8_5
  63   (43)  (D)      INPUT              0    0    0    2  O8_7
  51      -   -       INPUT              0    0    0    2  O9_5
  64   (44)  (D)      INPUT              0    0    0    2  O9_7
  39   (28)  (C)      INPUT              0    0    0    2  O10_5
  65   (45)  (D)      INPUT              0    0    0    2  O10_7
  40   (29)  (C)      INPUT              0    0    0    1  O11_5
  66   (46)  (D)      INPUT              0    0    0    1  O11_7
  57   (37)  (D)      INPUT     g        0    0    0    2  O12_5
  67   (47)  (D)      INPUT              0    0    0    2  O12_7
  58   (38)  (D)      INPUT     g        0    0    0    2  O13_5
  44   (33)  (C)      INPUT     g        0    0    0    2  O13_7
  41   (30)  (C)      INPUT              0    0    0    2  O14_5
  45   (34)  (C)      INPUT     g        0    0    0    2  O14_7
  42   (31)  (C)      INPUT              0    0    0    1  O15_5
  23   (13)  (B)      INPUT     g        0    0    0    1  O15_7
  24   (14)  (B)      INPUT    sg        0    0    2    0  ~PIN000
  53      -   -       INPUT              0    0    2    6  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C        TRI              2    3    0    0  Q5
  68     48    D        TRI              2    3    0    0  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (58)    38    D       SOFT    s        23    0    1    0  |out8_4:13|out:1|~8~1~3~2
 (57)    37    D       SOFT    s        15    0    1    0  |out8_4:13|out:1|~8~1~3~3
 (60)    40    D       SOFT    s        11    0    1    0  |out8_4:13|out:1|~8~1~3~4
 (45)    34    C       SOFT    s        23    0    1    0  |out8_4:13|out:17|~8~1~3~2
 (44)    33    C       SOFT    s        15    0    1    0  |out8_4:13|out:17|~8~1~3~3
 (47)    36    C       SOFT    s        11    0    1    0  |out8_4:13|out:17|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC34 |out8_4:13|out:17|~8~1~3~2
        | +----- LC33 |out8_4:13|out:17|~8~1~3~3
        | | +--- LC36 |out8_4:13|out:17|~8~1~3~4
        | | | +- LC32 Q5
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC34 -> - - - @ | <-- |out8_4:13|out:17|~8~1~3~2
LC33 -> - - - @ | <-- |out8_4:13|out:17|~8~1~3~3
LC36 -> - - - @ | <-- |out8_4:13|out:17|~8~1~3~4
LC32 -> - - - - | <-- Q5

Pin
56   -> @ @ @ - | <-- AB0
55   -> @ @ @ - | <-- AB1
54   -> @ @ @ - | <-- AB2
50   -> @ @ @ - | <-- AB3
49   -> @ @ @ - | <-- A0
48   -> @ @ @ - | <-- A1
47   -> * - * - | <-- O0_5
22   -> @ @ - - | <-- O1_5
21   -> - - - - | <-- O1_7
20   -> @ @ - - | <-- O2_5
16   -> - - - - | <-- O2_7
46   -> * - - - | <-- O3_5
36   -> * - * - | <-- O4_5
15   -> @ @ - - | <-- O5_5
14   -> - - - - | <-- O5_7
17   -> @ @ - - | <-- O6_5
19   -> - - - - | <-- O6_7
37   -> * - - - | <-- O7_5
38   -> * - * - | <-- O8_5
51   -> @ @ - - | <-- O9_5
39   -> * * - - | <-- O10_5
40   -> * - - - | <-- O11_5
57   -> * - * - | <-- O12_5
58   -> * * - - | <-- O13_5
41   -> * * - - | <-- O14_5
42   -> * - - - | <-- O15_5
24   -> - - - * | <-- ~PIN000
53   -> @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC38 |out8_4:13|out:1|~8~1~3~2
        | +----- LC37 |out8_4:13|out:1|~8~1~3~3
        | | +--- LC40 |out8_4:13|out:1|~8~1~3~4
        | | | +- LC48 Q7
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC38 -> - - - @ | <-- |out8_4:13|out:1|~8~1~3~2
LC37 -> - - - @ | <-- |out8_4:13|out:1|~8~1~3~3
LC40 -> - - - @ | <-- |out8_4:13|out:1|~8~1~3~4
LC48 -> - - - - | <-- Q7

Pin
56   -> @ @ @ - | <-- AB0
55   -> @ @ @ - | <-- AB1
54   -> @ @ @ - | <-- AB2
50   -> @ @ @ - | <-- AB3
49   -> @ @ @ - | <-- A0
48   -> @ @ @ - | <-- A1
60   -> * - * - | <-- O0_7
22   -> - - - - | <-- O1_5
21   -> @ @ - - | <-- O1_7
20   -> - - - - | <-- O2_5
16   -> @ @ - - | <-- O2_7
59   -> * - - - | <-- O3_7
61   -> * - * - | <-- O4_7
15   -> - - - - | <-- O5_5
14   -> @ @ - - | <-- O5_7
17   -> - - - - | <-- O6_5
19   -> @ @ - - | <-- O6_7
62   -> * - - - | <-- O7_7
63   -> * - * - | <-- O8_7
51   -> - - - - | <-- O9_5
64   -> * * - - | <-- O9_7
65   -> * * - - | <-- O10_7
66   -> * - - - | <-- O11_7
67   -> * - * - | <-- O12_7
44   -> * * - - | <-- O13_7
45   -> * * - - | <-- O14_7
23   -> * - - - | <-- O15_7
24   -> - - - * | <-- ~PIN000
53   -> @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_841

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_5     : INPUT;
O0_7     : INPUT;
O1_5     : INPUT;
O1_7     : INPUT;
O2_5     : INPUT;
O2_7     : INPUT;
O3_5     : INPUT;
O3_7     : INPUT;
O4_5     : INPUT;
O4_7     : INPUT;
O5_5     : INPUT;
O5_7     : INPUT;
O6_5     : INPUT;
O6_7     : INPUT;
O7_5     : INPUT;
O7_7     : INPUT;
O8_5     : INPUT;
O8_7     : INPUT;
O9_5     : INPUT;
O9_7     : INPUT;
O10_5    : INPUT;
O10_7    : INPUT;
O11_5    : INPUT;
O11_7    : INPUT;
O12_5    : INPUT;
O12_7    : INPUT;
O13_5    : INPUT;
O13_7    : INPUT;
O14_5    : INPUT;
O14_7    : INPUT;
O15_5    : INPUT;
O15_7    : INPUT;
RD       : INPUT;
~PIN000  : INPUT;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC032, type is output.
Q5       = TRI(_LC032,  _EQ001);
_LC032   = LCELL( _EQ002);
  _EQ002 = !_LC033 & !_LC034 & !_LC036;
  _EQ001 = !~PIN000 &  RD;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC048, type is output.
Q7       = TRI(_LC048,  _EQ003);
_LC048   = LCELL( _EQ004);
  _EQ004 = !_LC037 & !_LC038 & !_LC040;
  _EQ003 = !~PIN000 &  RD;

-- Node name is '|out8_4:13|out:1|~8~1~3~2' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ005);
  _EQ005 =  AB2 & !O8_7 & !O9_7 & !O10_7 & !O11_7 &  RD
         #  AB1 & !O4_7 & !O5_7 & !O6_7 & !O7_7 &  RD
         #  AB3 & !O12_7 & !O13_7 & !O14_7 & !O15_7 &  RD
         #  AB0 & !O0_7 & !O1_7 & !O2_7 & !O3_7 &  RD
         #  AB2 &  A0 &  A1 & !O11_7 &  RD
         #  AB1 &  A0 &  A1 & !O7_7 &  RD
         #  AB3 &  A0 &  A1 & !O15_7 &  RD
         #  AB0 &  A0 &  A1 & !O3_7 &  RD;

-- Node name is '|out8_4:13|out:1|~8~1~3~3' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ006);
  _EQ006 =  AB2 & !A0 &  A1 & !O10_7 &  RD
         #  AB2 &  A0 & !A1 & !O9_7 &  RD
         #  AB1 & !A0 &  A1 & !O6_7 &  RD
         #  AB1 &  A0 & !A1 & !O5_7 &  RD
         #  AB3 & !A0 &  A1 & !O14_7 &  RD
         #  AB3 &  A0 & !A1 & !O13_7 &  RD
         #  AB0 & !A0 &  A1 & !O2_7 &  RD
         #  AB0 &  A0 & !A1 & !O1_7 &  RD;

-- Node name is '|out8_4:13|out:1|~8~1~3~4' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ007);
  _EQ007 =  AB2 & !A0 & !A1 & !O8_7 &  RD
         #  AB1 & !A0 & !A1 & !O4_7 &  RD
         #  AB3 & !A0 & !A1 & !O12_7 &  RD
         #  AB0 & !A0 & !A1 & !O0_7 &  RD;

-- Node name is '|out8_4:13|out:17|~8~1~3~2' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ008);
  _EQ008 =  AB2 & !O8_5 & !O9_5 & !O10_5 & !O11_5 &  RD
         #  AB1 & !O4_5 & !O5_5 & !O6_5 & !O7_5 &  RD
         #  AB3 & !O12_5 & !O13_5 & !O14_5 & !O15_5 &  RD
         #  AB0 & !O0_5 & !O1_5 & !O2_5 & !O3_5 &  RD
         #  AB2 &  A0 &  A1 & !O11_5 &  RD
         #  AB1 &  A0 &  A1 & !O7_5 &  RD
         #  AB3 &  A0 &  A1 & !O15_5 &  RD
         #  AB0 &  A0 &  A1 & !O3_5 &  RD;

-- Node name is '|out8_4:13|out:17|~8~1~3~3' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ009);
  _EQ009 =  AB2 & !A0 &  A1 & !O10_5 &  RD
         #  AB2 &  A0 & !A1 & !O9_5 &  RD
         #  AB1 & !A0 &  A1 & !O6_5 &  RD
         #  AB1 &  A0 & !A1 & !O5_5 &  RD
         #  AB3 & !A0 &  A1 & !O14_5 &  RD
         #  AB3 &  A0 & !A1 & !O13_5 &  RD
         #  AB0 & !A0 &  A1 & !O2_5 &  RD
         #  AB0 &  A0 & !A1 & !O1_5 &  RD;

-- Node name is '|out8_4:13|out:17|~8~1~3~4' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ010);
  _EQ010 =  AB2 & !A0 & !A1 & !O8_5 &  RD
         #  AB1 & !A0 & !A1 & !O4_5 &  RD
         #  AB3 & !A0 & !A1 & !O12_5 &  RD
         #  AB0 & !A0 & !A1 & !O0_5 &  RD;



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

***** Logic for device 'out8_81' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E                             
              S  S  S  S  S  S  S  S                             
              E  E  E  E  E  E  E  E        O  O  O              
              R  R  R  R  R  R  R  R        1  1  1  O  O  O  O  
              V  V  V  V  V  V  V  V  G     2  1  0  9  8  7  4  
              E  E  E  E  E  E  E  E  N  Q  _  _  _  _  _  _  _  
              D  D  D  D  D  D  D  D  D  4  4  4  4  4  4  4  4  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | O0_4 
RESERVED | 11                                                  59 | O3_4 
RESERVED | 12                                                  58 | O13_2 
RESERVED | 13                                                  57 | O12_2 
    O5_4 | 14                                                  56 | AB0 
    O5_2 | 15                                                  55 | AB1 
    O2_4 | 16                                                  54 | AB2 
    O6_2 | 17                                                  53 | RD 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    O6_4 | 19                                                  51 | O9_2 
    O2_2 | 20                                                  50 | AB3 
    O1_4 | 21                                                  49 | A0 
    O1_2 | 22                                                  48 | A1 
   O15_4 | 23                                                  47 | O0_2 
 ~PIN000 | 24                                                  46 | O3_2 
RESERVED | 25                                                  45 | O14_4 
RESERVED | 26                                                  44 | O13_4 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  O  O  O  O  O  O  O  Q  
              E  E  E  E  E  E  E  E  N  4  7  8  1  1  1  1  2  
              S  S  S  S  S  S  S  S  D  _  _  _  0  1  4  5     
              E  E  E  E  E  E  E  E     2  2  2  _  _  _  _     
              R  R  R  R  R  R  R  R              2  2  2  2     
              V  V  V  V  V  V  V  V                             
              E  E  E  E  E  E  E  E                             
              D  D  D  D  D  D  D  D                             


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   2/12( 16%) 
C:    LC25 - LC36     4/12( 33%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            26/48     ( 54%)
Total logic cells used:                          8/48     ( 16%)
Average fan-in:                                  13.50
Total fan-in:                                   108

Total input pins required:                      40
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0    6  AB0
  55      -   -       INPUT              0    0    0    6  AB1
  54      -   -       INPUT              0    0    0    6  AB2
  50      -   -       INPUT              0    0    0    6  AB3
  49      -   -       INPUT              0    0    0    6  A0
  48      -   -       INPUT              0    0    0    6  A1
  47   (36)  (C)      INPUT     g        0    0    0    2  O0_2
  60   (40)  (D)      INPUT     g        0    0    0    2  O0_4
  22      -   -       INPUT              0    0    0    2  O1_2
  21      -   -       INPUT              0    0    0    2  O1_4
  20      -   -       INPUT              0    0    0    2  O2_2
  16      -   -       INPUT              0    0    0    2  O2_4
  46   (35)  (C)      INPUT     g        0    0    0    1  O3_2
  59   (39)  (D)      INPUT     g        0    0    0    1  O3_4
  36   (25)  (C)      INPUT              0    0    0    2  O4_2
  61   (41)  (D)      INPUT              0    0    0    2  O4_4
  15      -   -       INPUT              0    0    0    2  O5_2
  14      -   -       INPUT              0    0    0    2  O5_4
  17      -   -       INPUT              0    0    0    2  O6_2
  19      -   -       INPUT              0    0    0    2  O6_4
  37   (26)  (C)      INPUT              0    0    0    1  O7_2
  62   (42)  (D)      INPUT              0    0    0    1  O7_4
  38   (27)  (C)      INPUT              0    0    0    2  O8_2
  63   (43)  (D)      INPUT              0    0    0    2  O8_4
  51      -   -       INPUT              0    0    0    2  O9_2
  64   (44)  (D)      INPUT              0    0    0    2  O9_4
  39   (28)  (C)      INPUT              0    0    0    2  O10_2
  65   (45)  (D)      INPUT              0    0    0    2  O10_4
  40   (29)  (C)      INPUT              0    0    0    1  O11_2
  66   (46)  (D)      INPUT              0    0    0    1  O11_4
  57   (37)  (D)      INPUT     g        0    0    0    2  O12_2
  67   (47)  (D)      INPUT              0    0    0    2  O12_4
  58   (38)  (D)      INPUT     g        0    0    0    2  O13_2
  44   (33)  (C)      INPUT     g        0    0    0    2  O13_4
  41   (30)  (C)      INPUT              0    0    0    2  O14_2
  45   (34)  (C)      INPUT     g        0    0    0    2  O14_4
  42   (31)  (C)      INPUT              0    0    0    1  O15_2
  23   (13)  (B)      INPUT     g        0    0    0    1  O15_4
  24   (14)  (B)      INPUT    sg        0    0    2    0  ~PIN000
  53      -   -       INPUT              0    0    2    6  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C        TRI              2    3    0    0  Q2
  68     48    D        TRI              2    3    0    0  Q4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (58)    38    D       SOFT    s        23    0    1    0  |out8_4:13|out:18|~8~1~3~2
 (57)    37    D       SOFT    s        15    0    1    0  |out8_4:13|out:18|~8~1~3~3
 (60)    40    D       SOFT    s        11    0    1    0  |out8_4:13|out:18|~8~1~3~4
 (45)    34    C       SOFT    s        23    0    1    0  |out8_4:13|out:20|~8~1~3~2
 (44)    33    C       SOFT    s        15    0    1    0  |out8_4:13|out:20|~8~1~3~3
 (47)    36    C       SOFT    s        11    0    1    0  |out8_4:13|out:20|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC34 |out8_4:13|out:20|~8~1~3~2
        | +----- LC33 |out8_4:13|out:20|~8~1~3~3
        | | +--- LC36 |out8_4:13|out:20|~8~1~3~4
        | | | +- LC32 Q2
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC34 -> - - - @ | <-- |out8_4:13|out:20|~8~1~3~2
LC33 -> - - - @ | <-- |out8_4:13|out:20|~8~1~3~3
LC36 -> - - - @ | <-- |out8_4:13|out:20|~8~1~3~4
LC32 -> - - - - | <-- Q2

Pin
56   -> @ @ @ - | <-- AB0
55   -> @ @ @ - | <-- AB1
54   -> @ @ @ - | <-- AB2
50   -> @ @ @ - | <-- AB3
49   -> @ @ @ - | <-- A0
48   -> @ @ @ - | <-- A1
47   -> * - * - | <-- O0_2
22   -> @ @ - - | <-- O1_2
21   -> - - - - | <-- O1_4
20   -> @ @ - - | <-- O2_2
16   -> - - - - | <-- O2_4
46   -> * - - - | <-- O3_2
36   -> * - * - | <-- O4_2
15   -> @ @ - - | <-- O5_2
14   -> - - - - | <-- O5_4
17   -> @ @ - - | <-- O6_2
19   -> - - - - | <-- O6_4
37   -> * - - - | <-- O7_2
38   -> * - * - | <-- O8_2
51   -> @ @ - - | <-- O9_2
39   -> * * - - | <-- O10_2
40   -> * - - - | <-- O11_2
57   -> * - * - | <-- O12_2
58   -> * * - - | <-- O13_2
41   -> * * - - | <-- O14_2
42   -> * - - - | <-- O15_2
24   -> - - - * | <-- ~PIN000
53   -> @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC38 |out8_4:13|out:18|~8~1~3~2
        | +----- LC37 |out8_4:13|out:18|~8~1~3~3
        | | +--- LC40 |out8_4:13|out:18|~8~1~3~4
        | | | +- LC48 Q4
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC38 -> - - - @ | <-- |out8_4:13|out:18|~8~1~3~2
LC37 -> - - - @ | <-- |out8_4:13|out:18|~8~1~3~3
LC40 -> - - - @ | <-- |out8_4:13|out:18|~8~1~3~4
LC48 -> - - - - | <-- Q4

Pin
56   -> @ @ @ - | <-- AB0
55   -> @ @ @ - | <-- AB1
54   -> @ @ @ - | <-- AB2
50   -> @ @ @ - | <-- AB3
49   -> @ @ @ - | <-- A0
48   -> @ @ @ - | <-- A1
60   -> * - * - | <-- O0_4
22   -> - - - - | <-- O1_2
21   -> @ @ - - | <-- O1_4
20   -> - - - - | <-- O2_2
16   -> @ @ - - | <-- O2_4
59   -> * - - - | <-- O3_4
61   -> * - * - | <-- O4_4
15   -> - - - - | <-- O5_2
14   -> @ @ - - | <-- O5_4
17   -> - - - - | <-- O6_2
19   -> @ @ - - | <-- O6_4
62   -> * - - - | <-- O7_4
63   -> * - * - | <-- O8_4
51   -> - - - - | <-- O9_2
64   -> * * - - | <-- O9_4
65   -> * * - - | <-- O10_4
66   -> * - - - | <-- O11_4
67   -> * - * - | <-- O12_4
44   -> * * - - | <-- O13_4
45   -> * * - - | <-- O14_4
23   -> * - - - | <-- O15_4
24   -> - - - * | <-- ~PIN000
53   -> @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_81

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_2     : INPUT;
O0_4     : INPUT;
O1_2     : INPUT;
O1_4     : INPUT;
O2_2     : INPUT;
O2_4     : INPUT;
O3_2     : INPUT;
O3_4     : INPUT;
O4_2     : INPUT;
O4_4     : INPUT;
O5_2     : INPUT;
O5_4     : INPUT;
O6_2     : INPUT;
O6_4     : INPUT;
O7_2     : INPUT;
O7_4     : INPUT;
O8_2     : INPUT;
O8_4     : INPUT;
O9_2     : INPUT;
O9_4     : INPUT;
O10_2    : INPUT;
O10_4    : INPUT;
O11_2    : INPUT;
O11_4    : INPUT;
O12_2    : INPUT;
O12_4    : INPUT;
O13_2    : INPUT;
O13_4    : INPUT;
O14_2    : INPUT;
O14_4    : INPUT;
O15_2    : INPUT;
O15_4    : INPUT;
RD       : INPUT;
~PIN000  : INPUT;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC032, type is output.
Q2       = TRI(_LC032,  _EQ001);
_LC032   = LCELL( _EQ002);
  _EQ002 = !_LC033 & !_LC034 & !_LC036;
  _EQ001 = !~PIN000 &  RD;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC048, type is output.
Q4       = TRI(_LC048,  _EQ003);
_LC048   = LCELL( _EQ004);
  _EQ004 = !_LC037 & !_LC038 & !_LC040;
  _EQ003 = !~PIN000 &  RD;

-- Node name is '|out8_4:13|out:18|~8~1~3~2' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ005);
  _EQ005 =  AB2 & !O8_4 & !O9_4 & !O10_4 & !O11_4 &  RD
         #  AB1 & !O4_4 & !O5_4 & !O6_4 & !O7_4 &  RD
         #  AB3 & !O12_4 & !O13_4 & !O14_4 & !O15_4 &  RD
         #  AB0 & !O0_4 & !O1_4 & !O2_4 & !O3_4 &  RD
         #  AB2 &  A0 &  A1 & !O11_4 &  RD
         #  AB1 &  A0 &  A1 & !O7_4 &  RD
         #  AB3 &  A0 &  A1 & !O15_4 &  RD
         #  AB0 &  A0 &  A1 & !O3_4 &  RD;

-- Node name is '|out8_4:13|out:18|~8~1~3~3' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ006);
  _EQ006 =  AB2 & !A0 &  A1 & !O10_4 &  RD
         #  AB2 &  A0 & !A1 & !O9_4 &  RD
         #  AB1 & !A0 &  A1 & !O6_4 &  RD
         #  AB1 &  A0 & !A1 & !O5_4 &  RD
         #  AB3 & !A0 &  A1 & !O14_4 &  RD
         #  AB3 &  A0 & !A1 & !O13_4 &  RD
         #  AB0 & !A0 &  A1 & !O2_4 &  RD
         #  AB0 &  A0 & !A1 & !O1_4 &  RD;

-- Node name is '|out8_4:13|out:18|~8~1~3~4' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ007);
  _EQ007 =  AB2 & !A0 & !A1 & !O8_4 &  RD
         #  AB1 & !A0 & !A1 & !O4_4 &  RD
         #  AB3 & !A0 & !A1 & !O12_4 &  RD
         #  AB0 & !A0 & !A1 & !O0_4 &  RD;

-- Node name is '|out8_4:13|out:20|~8~1~3~2' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ008);
  _EQ008 =  AB2 & !O8_2 & !O9_2 & !O10_2 & !O11_2 &  RD
         #  AB1 & !O4_2 & !O5_2 & !O6_2 & !O7_2 &  RD
         #  AB3 & !O12_2 & !O13_2 & !O14_2 & !O15_2 &  RD
         #  AB0 & !O0_2 & !O1_2 & !O2_2 & !O3_2 &  RD
         #  AB2 &  A0 &  A1 & !O11_2 &  RD
         #  AB1 &  A0 &  A1 & !O7_2 &  RD
         #  AB3 &  A0 &  A1 & !O15_2 &  RD
         #  AB0 &  A0 &  A1 & !O3_2 &  RD;

-- Node name is '|out8_4:13|out:20|~8~1~3~3' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ009);
  _EQ009 =  AB2 & !A0 &  A1 & !O10_2 &  RD
         #  AB2 &  A0 & !A1 & !O9_2 &  RD
         #  AB1 & !A0 &  A1 & !O6_2 &  RD
         #  AB1 &  A0 & !A1 & !O5_2 &  RD
         #  AB3 & !A0 &  A1 & !O14_2 &  RD
         #  AB3 &  A0 & !A1 & !O13_2 &  RD
         #  AB0 & !A0 &  A1 & !O2_2 &  RD
         #  AB0 &  A0 & !A1 & !O1_2 &  RD;

-- Node name is '|out8_4:13|out:20|~8~1~3~4' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ010);
  _EQ010 =  AB2 & !A0 & !A1 & !O8_2 &  RD
         #  AB1 & !A0 & !A1 & !O4_2 &  RD
         #  AB3 & !A0 & !A1 & !O12_2 &  RD
         #  AB0 & !A0 & !A1 & !O0_2 &  RD;



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

***** Logic for device 'out8_82' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E     ~                       
              S  S  S  S  S  S  S  S     P                       
              E  E  E  E  E  E  E  E     I        O  O  O        
              R  R  R  R  R  R  R  R     N        1  1  1  O  O  
              V  V  V  V  V  V  V  V  G  0        2  1  0  9  8  
              E  E  E  E  E  E  E  E  N  0  Q  Q  _  _  _  _  _  
              D  D  D  D  D  D  D  D  D  0  1  6  6  6  6  6  6  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | O0_6 
RESERVED | 11                                                  59 | O3_6 
RESERVED | 12                                                  58 | O4_6 
RESERVED | 13                                                  57 | O7_6 
    O5_6 | 14                                                  56 | AB0 
    O5_1 | 15                                                  55 | AB1 
    O2_6 | 16                                                  54 | AB2 
    O6_1 | 17                                                  53 | RD 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    O6_6 | 19                                                  51 | O9_1 
    O2_1 | 20                                                  50 | AB3 
    O1_6 | 21                                                  49 | A0 
    O1_1 | 22                                                  48 | A1 
   O13_6 | 23                                                  47 | O13_1 
   O14_1 | 24                                                  46 | O10_1 
   O14_6 | 25                                                  45 | RESERVED 
   O15_6 | 26                                                  44 | RESERVED 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  O  O  O  O  O  O  O  O  
              E  E  E  E  E  E  E  E  N  0  3  4  7  8  1  1  1  
              S  S  S  S  S  S  S  S  D  _  _  _  _  _  1  2  5  
              E  E  E  E  E  E  E  E     1  1  1  1  1  _  _  _  
              R  R  R  R  R  R  R  R                    1  1  1  
              V  V  V  V  V  V  V  V                             
              E  E  E  E  E  E  E  E                             
              D  D  D  D  D  D  D  D                             


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   4/12( 33%) 
C:    LC25 - LC36     2/12( 16%)  10/12( 83%) 
D:    LC37 - LC48     7/12( 58%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            26/48     ( 54%)
Total logic cells used:                          9/48     ( 18%)
Average fan-in:                                  12.44
Total fan-in:                                   112

Total input pins required:                      39
Total output pins required:                      3
Total bidirectional pins required:               0
Total logic cells required:                      9
Total flipflops required:                        0

Synthesized logic cells:                         7/  48   ( 14%)



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    1    6  AB0
  55      -   -       INPUT              0    0    1    6  AB1
  54      -   -       INPUT              0    0    1    6  AB2
  50      -   -       INPUT              0    0    1    6  AB3
  49      -   -       INPUT              0    0    0    6  A0
  48      -   -       INPUT              0    0    0    6  A1
  36   (25)  (C)      INPUT              0    0    0    2  O0_1
  60   (40)  (D)      INPUT     g        0    0    0    2  O0_6
  22      -   -       INPUT              0    0    0    2  O1_1
  21      -   -       INPUT              0    0    0    2  O1_6
  20      -   -       INPUT              0    0    0    2  O2_1
  16      -   -       INPUT              0    0    0    2  O2_6
  37   (26)  (C)      INPUT              0    0    0    1  O3_1
  59   (39)  (D)      INPUT     g        0    0    0    1  O3_6
  38   (27)  (C)      INPUT              0    0    0    2  O4_1
  58   (38)  (D)      INPUT     g        0    0    0    2  O4_6
  15      -   -       INPUT              0    0    0    2  O5_1
  14      -   -       INPUT              0    0    0    2  O5_6
  17      -   -       INPUT              0    0    0    2  O6_1
  19      -   -       INPUT              0    0    0    2  O6_6
  39   (28)  (C)      INPUT              0    0    0    1  O7_1
  57   (37)  (D)      INPUT     g        0    0    0    1  O7_6
  40   (29)  (C)      INPUT              0    0    0    2  O8_1
  61   (41)  (D)      INPUT              0    0    0    2  O8_6
  51      -   -       INPUT              0    0    0    2  O9_1
  62   (42)  (D)      INPUT              0    0    0    2  O9_6
  46   (35)  (C)      INPUT     g        0    0    0    2  O10_1
  63   (43)  (D)      INPUT              0    0    0    2  O10_6
  41   (30)  (C)      INPUT              0    0    0    1  O11_1
  64   (44)  (D)      INPUT              0    0    0    1  O11_6
  42   (31)  (C)      INPUT              0    0    0    2  O12_1
  65   (45)  (D)      INPUT              0    0    0    2  O12_6
  47   (36)  (C)      INPUT     g        0    0    0    2  O13_1
  23   (13)  (B)      INPUT     g        0    0    0    2  O13_6
  24   (14)  (B)      INPUT     g        0    0    0    2  O14_1
  25   (15)  (B)      INPUT     g        0    0    0    2  O14_6
  43   (32)  (C)      INPUT              0    0    0    1  O15_1
  26   (16)  (B)      INPUT     g        0    0    0    1  O15_6
  53      -   -       INPUT              0    0    2    6  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  68     48    D     OUTPUT    s         4    0    2    0  ~PIN000
  67     47    D        TRI              1    4    0    0  Q1
  66     46    D        TRI              1    4    0    0  Q6


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (60)    40    D       SOFT    s        23    0    1    0  |out8_4:13|out:16|~8~1~3~2
 (59)    39    D       SOFT    s        15    0    1    0  |out8_4:13|out:16|~8~1~3~3
 (58)    38    D       SOFT    s        11    0    1    0  |out8_4:13|out:16|~8~1~3~4
 (44)    33    C       SOFT    sg       23    0    1    0  |out8_4:13|out:21|~8~1~3~2
 (57)    37    D       SOFT    s        15    0    1    0  |out8_4:13|out:21|~8~1~3~3
 (45)    34    C       SOFT    sg       11    0    1    0  |out8_4:13|out:21|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** LOGIC CELL INTERCONNECTIONS **

             Logic cells placed in LAB 'C'
        +--- LC33 |out8_4:13|out:21|~8~1~3~2
        | +- LC34 |out8_4:13|out:21|~8~1~3~4
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'C'
LC      | | 
LC33 -> - - | <-- |out8_4:13|out:21|~8~1~3~2
LC34 -> - - | <-- |out8_4:13|out:21|~8~1~3~4

Pin
56   -> @ @ | <-- AB0
55   -> @ @ | <-- AB1
54   -> @ @ | <-- AB2
50   -> @ @ | <-- AB3
49   -> @ @ | <-- A0
48   -> @ @ | <-- A1
36   -> * * | <-- O0_1
22   -> @ - | <-- O1_1
21   -> - - | <-- O1_6
20   -> @ - | <-- O2_1
16   -> - - | <-- O2_6
37   -> * - | <-- O3_1
38   -> * * | <-- O4_1
15   -> @ - | <-- O5_1
14   -> - - | <-- O5_6
17   -> @ - | <-- O6_1
19   -> - - | <-- O6_6
39   -> * - | <-- O7_1
40   -> * * | <-- O8_1
51   -> @ - | <-- O9_1
46   -> * - | <-- O10_1
41   -> * - | <-- O11_1
42   -> * * | <-- O12_1
47   -> * - | <-- O13_1
24   -> * - | <-- O14_1
43   -> * - | <-- O15_1
53   -> @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'D'
        +------------- LC40 |out8_4:13|out:16|~8~1~3~2
        | +----------- LC39 |out8_4:13|out:16|~8~1~3~3
        | | +--------- LC38 |out8_4:13|out:16|~8~1~3~4
        | | | +------- LC37 |out8_4:13|out:21|~8~1~3~3
        | | | | +----- LC48 ~PIN000
        | | | | | +--- LC47 Q1
        | | | | | | +- LC46 Q6
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'D'
LC      | | | | | | | 
LC40 -> - - - - - - @ | <-- |out8_4:13|out:16|~8~1~3~2
LC39 -> - - - - - - @ | <-- |out8_4:13|out:16|~8~1~3~3
LC38 -> - - - - - - @ | <-- |out8_4:13|out:16|~8~1~3~4
LC37 -> - - - - - @ - | <-- |out8_4:13|out:21|~8~1~3~3
LC48 -> - - - - - @ @ | <-- ~PIN000
LC47 -> - - - - - - - | <-- Q1
LC46 -> - - - - - - - | <-- Q6

Pin
56   -> @ @ @ @ @ - - | <-- AB0
55   -> @ @ @ @ @ - - | <-- AB1
54   -> @ @ @ @ @ - - | <-- AB2
50   -> @ @ @ @ @ - - | <-- AB3
49   -> @ @ @ @ - - - | <-- A0
48   -> @ @ @ @ - - - | <-- A1
60   -> * - * - - - - | <-- O0_6
22   -> - - - @ - - - | <-- O1_1
21   -> @ @ - - - - - | <-- O1_6
20   -> - - - @ - - - | <-- O2_1
16   -> @ @ - - - - - | <-- O2_6
59   -> * - - - - - - | <-- O3_6
58   -> * - * - - - - | <-- O4_6
15   -> - - - @ - - - | <-- O5_1
14   -> @ @ - - - - - | <-- O5_6
17   -> - - - @ - - - | <-- O6_1
19   -> @ @ - - - - - | <-- O6_6
57   -> * - - - - - - | <-- O7_6
61   -> * - * - - - - | <-- O8_6
51   -> - - - @ - - - | <-- O9_1
62   -> * * - - - - - | <-- O9_6
46   -> - - - * - - - | <-- O10_1
63   -> * * - - - - - | <-- O10_6
64   -> * - - - - - - | <-- O11_6
65   -> * - * - - - - | <-- O12_6
47   -> - - - * - - - | <-- O13_1
23   -> * * - - - - - | <-- O13_6
24   -> - - - * - - - | <-- O14_1
25   -> * * - - - - - | <-- O14_6
26   -> * - - - - - - | <-- O15_6
53   -> @ @ @ @ - @ @ | <-- RD
LC33 -> - - - - - * - | <-- |out8_4:13|out:21|~8~1~3~2
LC34 -> - - - - - * - | <-- |out8_4:13|out:21|~8~1~3~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_82

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_1     : INPUT;
O0_6     : INPUT;
O1_1     : INPUT;
O1_6     : INPUT;
O2_1     : INPUT;
O2_6     : INPUT;
O3_1     : INPUT;
O3_6     : INPUT;
O4_1     : INPUT;
O4_6     : INPUT;
O5_1     : INPUT;
O5_6     : INPUT;
O6_1     : INPUT;
O6_6     : INPUT;
O7_1     : INPUT;
O7_6     : INPUT;
O8_1     : INPUT;
O8_6     : INPUT;
O9_1     : INPUT;
O9_6     : INPUT;
O10_1    : INPUT;
O10_6    : INPUT;
O11_1    : INPUT;
O11_6    : INPUT;
O12_1    : INPUT;
O12_6    : INPUT;
O13_1    : INPUT;
O13_6    : INPUT;
O14_1    : INPUT;
O14_6    : INPUT;
O15_1    : INPUT;
O15_6    : INPUT;
RD       : INPUT;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC047, type is output.
Q1       = TRI(_LC047,  _EQ001);
_LC047   = LCELL( _EQ002);
  _EQ002 = !_LC033 & !_LC034 & !_LC037;
  _EQ001 = !~PIN000 &  RD;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC046, type is output.
Q6       = TRI(_LC046,  _EQ003);
_LC046   = LCELL( _EQ004);
  _EQ004 = !_LC038 & !_LC039 & !_LC040;
  _EQ003 = !~PIN000 &  RD;

-- Node name is '|out8_4:13|out:16|~8~1~3~2' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ005);
  _EQ005 =  AB2 & !O8_6 & !O9_6 & !O10_6 & !O11_6 &  RD
         #  AB1 & !O4_6 & !O5_6 & !O6_6 & !O7_6 &  RD
         #  AB3 & !O12_6 & !O13_6 & !O14_6 & !O15_6 &  RD
         #  AB0 & !O0_6 & !O1_6 & !O2_6 & !O3_6 &  RD
         #  AB2 &  A0 &  A1 & !O11_6 &  RD
         #  AB1 &  A0 &  A1 & !O7_6 &  RD
         #  AB3 &  A0 &  A1 & !O15_6 &  RD
         #  AB0 &  A0 &  A1 & !O3_6 &  RD;

-- Node name is '|out8_4:13|out:16|~8~1~3~3' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ006);
  _EQ006 =  AB2 & !A0 &  A1 & !O10_6 &  RD
         #  AB2 &  A0 & !A1 & !O9_6 &  RD
         #  AB1 & !A0 &  A1 & !O6_6 &  RD
         #  AB1 &  A0 & !A1 & !O5_6 &  RD
         #  AB3 & !A0 &  A1 & !O14_6 &  RD
         #  AB3 &  A0 & !A1 & !O13_6 &  RD
         #  AB0 & !A0 &  A1 & !O2_6 &  RD
         #  AB0 &  A0 & !A1 & !O1_6 &  RD;

-- Node name is '|out8_4:13|out:16|~8~1~3~4' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ007);
  _EQ007 =  AB2 & !A0 & !A1 & !O8_6 &  RD
         #  AB1 & !A0 & !A1 & !O4_6 &  RD
         #  AB3 & !A0 & !A1 & !O12_6 &  RD
         #  AB0 & !A0 & !A1 & !O0_6 &  RD;

-- Node name is '|out8_4:13|out:21|~8~1~3~2' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ008);
  _EQ008 =  AB2 & !O8_1 & !O9_1 & !O10_1 & !O11_1 &  RD
         #  AB1 & !O4_1 & !O5_1 & !O6_1 & !O7_1 &  RD
         #  AB3 & !O12_1 & !O13_1 & !O14_1 & !O15_1 &  RD
         #  AB0 & !O0_1 & !O1_1 & !O2_1 & !O3_1 &  RD
         #  AB2 &  A0 &  A1 & !O11_1 &  RD
         #  AB1 &  A0 &  A1 & !O7_1 &  RD
         #  AB3 &  A0 &  A1 & !O15_1 &  RD
         #  AB0 &  A0 &  A1 & !O3_1 &  RD;

-- Node name is '|out8_4:13|out:21|~8~1~3~3' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ009);
  _EQ009 =  AB2 & !A0 &  A1 & !O10_1 &  RD
         #  AB2 &  A0 & !A1 & !O9_1 &  RD
         #  AB1 & !A0 &  A1 & !O6_1 &  RD
         #  AB1 &  A0 & !A1 & !O5_1 &  RD
         #  AB3 & !A0 &  A1 & !O14_1 &  RD
         #  AB3 &  A0 & !A1 & !O13_1 &  RD
         #  AB0 & !A0 &  A1 & !O2_1 &  RD
         #  AB0 &  A0 & !A1 & !O1_1 &  RD;

-- Node name is '|out8_4:13|out:21|~8~1~3~4' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ010);
  _EQ010 =  AB2 & !A0 & !A1 & !O8_1 &  RD
         #  AB1 & !A0 & !A1 & !O4_1 &  RD
         #  AB3 & !A0 & !A1 & !O12_1 &  RD
         #  AB0 & !A0 & !A1 & !O0_1 &  RD;

-- Node name is '|out8_4:13|out:22|~8~1~2~2' = '~PIN000' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN000 = LCELL( _EQ011);
  _EQ011 = !AB0 & !AB1 & !AB2 & !AB3;



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

***** Logic for device 'out8_83' compiled without errors.




Device: EP1800ILC-70

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R  R  R  R  R  R                             
              E  E  E  E  E  E  E  E                             
              S  S  S  S  S  S  S  S                             
              E  E  E  E  E  E  E  E        O  O  O              
              R  R  R  R  R  R  R  R        1  1  1  O  O  O  O  
              V  V  V  V  V  V  V  V  G     2  1  0  9  8  7  4  
              E  E  E  E  E  E  E  E  N  Q  _  _  _  _  _  _  _  
              D  D  D  D  D  D  D  D  D  3  3  3  3  3  3  3  3  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
RESERVED | 10                                                  60 | O0_3 
RESERVED | 11                                                  59 | O3_3 
RESERVED | 12                                                  58 | O13_0 
RESERVED | 13                                                  57 | O12_0 
    O5_3 | 14                                                  56 | AB0 
    O5_0 | 15                                                  55 | AB1 
    O2_3 | 16                                                  54 | AB2 
    O6_0 | 17                                                  53 | RD 
     VCC | 18                   EP1800ILC-70                   52 | VCC 
    O6_3 | 19                                                  51 | O9_0 
    O2_0 | 20                                                  50 | AB3 
    O1_3 | 21                                                  49 | A0 
    O1_0 | 22                                                  48 | A1 
   O15_3 | 23                                                  47 | O0_0 
 ~PIN000 | 24                                                  46 | O3_0 
RESERVED | 25                                                  45 | O14_3 
RESERVED | 26                                                  44 | O13_3 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              R  R  R  R  R  R  R  R  G  O  O  O  O  O  O  O  Q  
              E  E  E  E  E  E  E  E  N  4  7  8  1  1  1  1  0  
              S  S  S  S  S  S  S  S  D  _  _  _  0  1  4  5     
              E  E  E  E  E  E  E  E     0  0  0  _  _  _  _     
              R  R  R  R  R  R  R  R              0  0  0  0     
              V  V  V  V  V  V  V  V                             
              E  E  E  E  E  E  E  E                             
              D  D  D  D  D  D  D  D                             


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   2/12( 16%) 
C:    LC25 - LC36     4/12( 33%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            26/48     ( 54%)
Total logic cells used:                          8/48     ( 16%)
Average fan-in:                                  13.50
Total fan-in:                                   108

Total input pins required:                      40
Total output pins required:                      2
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        0

Synthesized logic cells:                         6/  48   ( 12%)



Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    0    6  AB0
  55      -   -       INPUT              0    0    0    6  AB1
  54      -   -       INPUT              0    0    0    6  AB2
  50      -   -       INPUT              0    0    0    6  AB3
  49      -   -       INPUT              0    0    0    6  A0
  48      -   -       INPUT              0    0    0    6  A1
  47   (36)  (C)      INPUT     g        0    0    0    2  O0_0
  60   (40)  (D)      INPUT     g        0    0    0    2  O0_3
  22      -   -       INPUT              0    0    0    2  O1_0
  21      -   -       INPUT              0    0    0    2  O1_3
  20      -   -       INPUT              0    0    0    2  O2_0
  16      -   -       INPUT              0    0    0    2  O2_3
  46   (35)  (C)      INPUT     g        0    0    0    1  O3_0
  59   (39)  (D)      INPUT     g        0    0    0    1  O3_3
  36   (25)  (C)      INPUT              0    0    0    2  O4_0
  61   (41)  (D)      INPUT              0    0    0    2  O4_3
  15      -   -       INPUT              0    0    0    2  O5_0
  14      -   -       INPUT              0    0    0    2  O5_3
  17      -   -       INPUT              0    0    0    2  O6_0
  19      -   -       INPUT              0    0    0    2  O6_3
  37   (26)  (C)      INPUT              0    0    0    1  O7_0
  62   (42)  (D)      INPUT              0    0    0    1  O7_3
  38   (27)  (C)      INPUT              0    0    0    2  O8_0
  63   (43)  (D)      INPUT              0    0    0    2  O8_3
  51      -   -       INPUT              0    0    0    2  O9_0
  64   (44)  (D)      INPUT              0    0    0    2  O9_3
  39   (28)  (C)      INPUT              0    0    0    2  O10_0
  65   (45)  (D)      INPUT              0    0    0    2  O10_3
  40   (29)  (C)      INPUT              0    0    0    1  O11_0
  66   (46)  (D)      INPUT              0    0    0    1  O11_3
  57   (37)  (D)      INPUT     g        0    0    0    2  O12_0
  67   (47)  (D)      INPUT              0    0    0    2  O12_3
  58   (38)  (D)      INPUT     g        0    0    0    2  O13_0
  44   (33)  (C)      INPUT     g        0    0    0    2  O13_3
  41   (30)  (C)      INPUT              0    0    0    2  O14_0
  45   (34)  (C)      INPUT     g        0    0    0    2  O14_3
  42   (31)  (C)      INPUT              0    0    0    1  O15_0
  23   (13)  (B)      INPUT     g        0    0    0    1  O15_3
  24   (14)  (B)      INPUT    sg        0    0    2    0  ~PIN000
  53      -   -       INPUT              0    0    2    6  RD


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C        TRI              2    3    0    0  Q0
  68     48    D        TRI              2    3    0    0  Q3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (58)    38    D       SOFT    s        23    0    1    0  |out8_4:13|out:19|~8~1~3~2
 (57)    37    D       SOFT    s        15    0    1    0  |out8_4:13|out:19|~8~1~3~3
 (60)    40    D       SOFT    s        11    0    1    0  |out8_4:13|out:19|~8~1~3~4
 (45)    34    C       SOFT    s        23    0    1    0  |out8_4:13|out:22|~8~1~3~2
 (44)    33    C       SOFT    s        15    0    1    0  |out8_4:13|out:22|~8~1~3~3
 (47)    36    C       SOFT    s        11    0    1    0  |out8_4:13|out:22|~8~1~3~4


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'C'
        +------- LC34 |out8_4:13|out:22|~8~1~3~2
        | +----- LC33 |out8_4:13|out:22|~8~1~3~3
        | | +--- LC36 |out8_4:13|out:22|~8~1~3~4
        | | | +- LC32 Q0
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'C'
LC      | | | | 
LC34 -> - - - @ | <-- |out8_4:13|out:22|~8~1~3~2
LC33 -> - - - @ | <-- |out8_4:13|out:22|~8~1~3~3
LC36 -> - - - @ | <-- |out8_4:13|out:22|~8~1~3~4
LC32 -> - - - - | <-- Q0

Pin
56   -> @ @ @ - | <-- AB0
55   -> @ @ @ - | <-- AB1
54   -> @ @ @ - | <-- AB2
50   -> @ @ @ - | <-- AB3
49   -> @ @ @ - | <-- A0
48   -> @ @ @ - | <-- A1
47   -> * - * - | <-- O0_0
22   -> @ @ - - | <-- O1_0
21   -> - - - - | <-- O1_3
20   -> @ @ - - | <-- O2_0
16   -> - - - - | <-- O2_3
46   -> * - - - | <-- O3_0
36   -> * - * - | <-- O4_0
15   -> @ @ - - | <-- O5_0
14   -> - - - - | <-- O5_3
17   -> @ @ - - | <-- O6_0
19   -> - - - - | <-- O6_3
37   -> * - - - | <-- O7_0
38   -> * - * - | <-- O8_0
51   -> @ @ - - | <-- O9_0
39   -> * * - - | <-- O10_0
40   -> * - - - | <-- O11_0
57   -> * - * - | <-- O12_0
58   -> * * - - | <-- O13_0
41   -> * * - - | <-- O14_0
42   -> * - - - | <-- O15_0
24   -> - - - * | <-- ~PIN000
53   -> @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC38 |out8_4:13|out:19|~8~1~3~2
        | +----- LC37 |out8_4:13|out:19|~8~1~3~3
        | | +--- LC40 |out8_4:13|out:19|~8~1~3~4
        | | | +- LC48 Q3
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC38 -> - - - @ | <-- |out8_4:13|out:19|~8~1~3~2
LC37 -> - - - @ | <-- |out8_4:13|out:19|~8~1~3~3
LC40 -> - - - @ | <-- |out8_4:13|out:19|~8~1~3~4
LC48 -> - - - - | <-- Q3

Pin
56   -> @ @ @ - | <-- AB0
55   -> @ @ @ - | <-- AB1
54   -> @ @ @ - | <-- AB2
50   -> @ @ @ - | <-- AB3
49   -> @ @ @ - | <-- A0
48   -> @ @ @ - | <-- A1
60   -> * - * - | <-- O0_3
22   -> - - - - | <-- O1_0
21   -> @ @ - - | <-- O1_3
20   -> - - - - | <-- O2_0
16   -> @ @ - - | <-- O2_3
59   -> * - - - | <-- O3_3
61   -> * - * - | <-- O4_3
15   -> - - - - | <-- O5_0
14   -> @ @ - - | <-- O5_3
17   -> - - - - | <-- O6_0
19   -> @ @ - - | <-- O6_3
62   -> * - - - | <-- O7_3
63   -> * - * - | <-- O8_3
51   -> - - - - | <-- O9_0
64   -> * * - - | <-- O9_3
65   -> * * - - | <-- O10_3
66   -> * - - - | <-- O11_3
67   -> * - * - | <-- O12_3
44   -> * * - - | <-- O13_3
45   -> * * - - | <-- O14_3
23   -> * - - - | <-- O15_3
24   -> - - - * | <-- ~PIN000
53   -> @ @ @ @ | <-- RD


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               d:\maxplus2\max2lib\lab4\out8_8.rpt
out8_83

** EQUATIONS **

AB0      : INPUT;
AB1      : INPUT;
AB2      : INPUT;
AB3      : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_0     : INPUT;
O0_3     : INPUT;
O1_0     : INPUT;
O1_3     : INPUT;
O2_0     : INPUT;
O2_3     : INPUT;
O3_0     : INPUT;
O3_3     : INPUT;
O4_0     : INPUT;
O4_3     : INPUT;
O5_0     : INPUT;
O5_3     : INPUT;
O6_0     : INPUT;
O6_3     : INPUT;
O7_0     : INPUT;
O7_3     : INPUT;
O8_0     : INPUT;
O8_3     : INPUT;
O9_0     : INPUT;
O9_3     : INPUT;
O10_0    : INPUT;
O10_3    : INPUT;
O11_0    : INPUT;
O11_3    : INPUT;
O12_0    : INPUT;
O12_3    : INPUT;
O13_0    : INPUT;
O13_3    : INPUT;
O14_0    : INPUT;
O14_3    : INPUT;
O15_0    : INPUT;
O15_3    : INPUT;
RD       : INPUT;
~PIN000  : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC032, type is output.
Q0       = TRI(_LC032,  _EQ001);
_LC032   = LCELL( _EQ002);
  _EQ002 = !_LC033 & !_LC034 & !_LC036;
  _EQ001 = !~PIN000 &  RD;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC048, type is output.
Q3       = TRI(_LC048,  _EQ003);
_LC048   = LCELL( _EQ004);
  _EQ004 = !_LC037 & !_LC038 & !_LC040;
  _EQ003 = !~PIN000 &  RD;

-- Node name is '|out8_4:13|out:19|~8~1~3~2' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ005);
  _EQ005 =  AB2 & !O8_3 & !O9_3 & !O10_3 & !O11_3 &  RD
         #  AB1 & !O4_3 & !O5_3 & !O6_3 & !O7_3 &  RD
         #  AB3 & !O12_3 & !O13_3 & !O14_3 & !O15_3 &  RD
         #  AB0 & !O0_3 & !O1_3 & !O2_3 & !O3_3 &  RD
         #  AB2 &  A0 &  A1 & !O11_3 &  RD
         #  AB1 &  A0 &  A1 & !O7_3 &  RD
         #  AB3 &  A0 &  A1 & !O15_3 &  RD
         #  AB0 &  A0 &  A1 & !O3_3 &  RD;

-- Node name is '|out8_4:13|out:19|~8~1~3~3' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ006);
  _EQ006 =  AB2 & !A0 &  A1 & !O10_3 &  RD
         #  AB2 &  A0 & !A1 & !O9_3 &  RD
         #  AB1 & !A0 &  A1 & !O6_3 &  RD
         #  AB1 &  A0 & !A1 & !O5_3 &  RD
         #  AB3 & !A0 &  A1 & !O14_3 &  RD
         #  AB3 &  A0 & !A1 & !O13_3 &  RD
         #  AB0 & !A0 &  A1 & !O2_3 &  RD
         #  AB0 &  A0 & !A1 & !O1_3 &  RD;

-- Node name is '|out8_4:13|out:19|~8~1~3~4' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ007);
  _EQ007 =  AB2 & !A0 & !A1 & !O8_3 &  RD
         #  AB1 & !A0 & !A1 & !O4_3 &  RD
         #  AB3 & !A0 & !A1 & !O12_3 &  RD
         #  AB0 & !A0 & !A1 & !O0_3 &  RD;

-- Node name is '|out8_4:13|out:22|~8~1~3~2' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ008);
  _EQ008 =  AB2 & !O8_0 & !O9_0 & !O10_0 & !O11_0 &  RD
         #  AB1 & !O4_0 & !O5_0 & !O6_0 & !O7_0 &  RD
         #  AB3 & !O12_0 & !O13_0 & !O14_0 & !O15_0 &  RD
         #  AB0 & !O0_0 & !O1_0 & !O2_0 & !O3_0 &  RD
         #  AB2 &  A0 &  A1 & !O11_0 &  RD
         #  AB1 &  A0 &  A1 & !O7_0 &  RD
         #  AB3 &  A0 &  A1 & !O15_0 &  RD
         #  AB0 &  A0 &  A1 & !O3_0 &  RD;

-- Node name is '|out8_4:13|out:22|~8~1~3~3' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ009);
  _EQ009 =  AB2 & !A0 &  A1 & !O10_0 &  RD
         #  AB2 &  A0 & !A1 & !O9_0 &  RD
         #  AB1 & !A0 &  A1 & !O6_0 &  RD
         #  AB1 &  A0 & !A1 & !O5_0 &  RD
         #  AB3 & !A0 &  A1 & !O14_0 &  RD
         #  AB3 &  A0 & !A1 & !O13_0 &  RD
         #  AB0 & !A0 &  A1 & !O2_0 &  RD
         #  AB0 &  A0 & !A1 & !O1_0 &  RD;

-- Node name is '|out8_4:13|out:22|~8~1~3~4' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ010);
  _EQ010 =  AB2 & !A0 & !A1 & !O8_0 &  RD
         #  AB1 & !A0 & !A1 & !O4_0 &  RD
         #  AB3 & !A0 & !A1 & !O12_0 &  RD
         #  AB0 & !A0 & !A1 & !O0_0 &  RD;



Project Information                        d:\maxplus2\max2lib\lab4\out8_8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:05
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:06


Memory Allocated
-----------------

Peak memory allocated during compilation  = 9,488K
