<module name="CBASS_RC0_QOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map1" offset="0x2800" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_0_grp_map2" offset="0x2804" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_linkgrp_0_grp_map1" offset="0x2808" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_linkgrp_0_grp_map2" offset="0x280C" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_1_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_1_grp_map1" offset="0x2810" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_1_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_slv_grp_1_grp_map2" offset="0x2814" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_map0" offset="0x2900" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map1" offset="0x2C00" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_0_grp_map2" offset="0x2C04" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_linkgrp_0_grp_map1" offset="0x2C08" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_linkgrp_0_grp_map2" offset="0x2C0C" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_1_grp_map1" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_1_grp_map1" offset="0x2C10" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_1_grp_map2" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_slv_grp_1_grp_map2" offset="0x2C14" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" acronym="QOS_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_map0" offset="0x2D00" width="32" description="">
		<bitfield id="ATYPE" width="2" begin="29" end="28" resetval="0x0" description="epriority signal for channel N. 0 = physical. 1 = intermediate. 2 = virtual. 3 = physical with coherence." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="VIRTID" width="12" begin="27" end="16" resetval="0x0" description="virtid signal for channel N." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_0_grp_map1" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_0_grp_map1" offset="0x6000" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_0_grp_map2" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_0_grp_map2" offset="0x6004" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_linkgrp_0_grp_map1" offset="0x6008" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_linkgrp_0_grp_map2" offset="0x600C" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_1_grp_map1" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_1_grp_map1" offset="0x6010" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_1_grp_map2" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_slv_grp_1_grp_map2" offset="0x6014" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_map0" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_rd_vbusm_map0" offset="0x6100" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_0_grp_map1" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_0_grp_map1" offset="0x6400" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_0_grp_map2" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_0_grp_map2" offset="0x6404" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_linkgrp_0_grp_map1" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_linkgrp_0_grp_map1" offset="0x6408" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_linkgrp_0_grp_map2" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_linkgrp_0_grp_map2" offset="0x640C" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_1_grp_map1" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_1_grp_map1" offset="0x6410" width="32" description="">
		<bitfield id="ORDERID7" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID6" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID5" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID4" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID3" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID2" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID1" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID0" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_1_grp_map2" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_slv_grp_1_grp_map2" offset="0x6414" width="32" description="">
		<bitfield id="ORDERID15" width="4" begin="31" end="28" resetval="0x0" description="orderid signal for 7." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ORDERID14" width="4" begin="27" end="24" resetval="0x0" description="orderid signal for 6." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="ORDERID13" width="4" begin="23" end="20" resetval="0x0" description="orderid signal for 5." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="ORDERID12" width="4" begin="19" end="16" resetval="0x0" description="orderid signal for 4." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ORDERID11" width="4" begin="15" end="12" resetval="0x0" description="orderid signal for 3." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ORDERID10" width="4" begin="11" end="8" resetval="0x0" description="orderid signal for 2." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID9" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for 1." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ORDERID8" width="4" begin="3" end="0" resetval="0x0" description="orderid signal for 0." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_map0" acronym="QOS_REGS_Icompute_cluster_j7ahp_main_0_gic_mem_wr_vbusm_map0" offset="0x6500" width="32" description="">
		<bitfield id="EPRIORITY" width="3" begin="14" end="12" resetval="0x7" description="epriority signal for channel N." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="ASEL" width="4" begin="11" end="8" resetval="0x0" description="asel signal for channel N. 0 = SOC address. 1-15 = peripheral address." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="ORDERID" width="4" begin="7" end="4" resetval="0x0" description="orderid signal for channel N." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="QOS" width="3" begin="2" end="0" resetval="0x0" description="qos signal for channel N." range="2 - 0" rwaccess="R/W"/>
	</register>
</module>