/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [16:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [22:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  reg [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [17:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [15:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [13:0] celloutsig_0_68z;
  wire [14:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  reg [2:0] celloutsig_0_73z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_85z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire [28:0] celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire [37:0] celloutsig_0_93z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  reg [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[9] : celloutsig_0_2z;
  assign celloutsig_0_46z = celloutsig_0_1z[4] ? celloutsig_0_20z : celloutsig_0_25z;
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_0_65z = celloutsig_0_18z[5] ? celloutsig_0_20z : celloutsig_0_17z;
  assign celloutsig_0_70z = celloutsig_0_54z[1] ? celloutsig_0_57z : celloutsig_0_13z;
  assign celloutsig_0_82z = celloutsig_0_56z ? celloutsig_0_68z[8] : celloutsig_0_23z;
  assign celloutsig_0_85z = celloutsig_0_64z[3] ? celloutsig_0_26z[0] : celloutsig_0_8z[15];
  assign celloutsig_0_89z = celloutsig_0_31z[1] ? celloutsig_0_33z : celloutsig_0_35z[2];
  assign celloutsig_1_11z = celloutsig_1_8z ? celloutsig_1_1z[4] : celloutsig_1_7z;
  assign celloutsig_0_17z = celloutsig_0_12z ? celloutsig_0_9z[2] : celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_2z ? celloutsig_0_17z : celloutsig_0_2z;
  assign celloutsig_0_36z = ~(celloutsig_0_11z & in_data[48]);
  assign celloutsig_0_51z = ~(celloutsig_0_14z[8] & celloutsig_0_22z);
  assign celloutsig_1_14z = ~(celloutsig_1_2z & celloutsig_1_10z);
  assign celloutsig_0_21z = ~(celloutsig_0_2z & celloutsig_0_1z[3]);
  assign celloutsig_0_44z = ~(celloutsig_0_5z | celloutsig_0_31z[7]);
  assign celloutsig_0_55z = ~(celloutsig_0_24z[1] | celloutsig_0_17z);
  assign celloutsig_0_58z = ~(celloutsig_0_39z[3] | celloutsig_0_56z);
  assign celloutsig_0_81z = ~(celloutsig_0_25z | celloutsig_0_78z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_3z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z | celloutsig_1_6z);
  assign celloutsig_0_15z = ~(celloutsig_0_1z[3] | celloutsig_0_11z);
  assign celloutsig_0_29z = ~(celloutsig_0_9z[0] | celloutsig_0_12z);
  assign celloutsig_0_0z = ~((in_data[12] | in_data[24]) & (in_data[65] | in_data[21]));
  assign celloutsig_0_62z = ~((celloutsig_0_49z[3] | celloutsig_0_42z[3]) & (celloutsig_0_8z[15] | celloutsig_0_26z[1]));
  assign celloutsig_0_80z = ~((celloutsig_0_39z[1] | celloutsig_0_42z[4]) & (celloutsig_0_60z | celloutsig_0_78z));
  assign celloutsig_1_0z = ~((in_data[112] | in_data[164]) & (in_data[120] | in_data[109]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | celloutsig_1_0z) & (in_data[122] | celloutsig_1_1z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_8z) & (celloutsig_1_16z | celloutsig_1_14z));
  assign celloutsig_0_28z = ~((celloutsig_0_1z[2] | celloutsig_0_14z[0]) & (celloutsig_0_9z[2] | celloutsig_0_26z[1]));
  assign celloutsig_0_33z = celloutsig_0_23z | ~(celloutsig_0_25z);
  assign celloutsig_0_34z = celloutsig_0_33z | ~(celloutsig_0_17z);
  assign celloutsig_0_47z = celloutsig_0_33z | ~(celloutsig_0_18z[5]);
  assign celloutsig_0_4z = in_data[4] | ~(celloutsig_0_2z);
  assign celloutsig_0_59z = celloutsig_0_33z | ~(celloutsig_0_6z);
  assign celloutsig_1_6z = celloutsig_1_5z[1] | ~(in_data[189]);
  assign celloutsig_1_10z = celloutsig_1_3z[1] | ~(celloutsig_1_4z);
  assign celloutsig_0_2z = in_data[69] | ~(celloutsig_0_0z);
  assign celloutsig_0_50z = celloutsig_0_48z[8:6] && { celloutsig_0_42z[5], celloutsig_0_13z, celloutsig_0_30z };
  assign celloutsig_0_7z = { celloutsig_0_1z[2:0], celloutsig_0_6z } && celloutsig_0_1z[3:0];
  assign celloutsig_0_27z = { celloutsig_0_24z[7:1], celloutsig_0_3z, celloutsig_0_2z } && celloutsig_0_14z[9:1];
  assign celloutsig_0_56z = ! in_data[44:31];
  assign celloutsig_0_60z = ! { celloutsig_0_48z[2:1], celloutsig_0_51z, celloutsig_0_40z, celloutsig_0_55z, celloutsig_0_57z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_27z };
  assign celloutsig_0_6z = ! { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_78z = ! celloutsig_0_8z[28:10];
  assign celloutsig_0_16z = ! in_data[30:15];
  assign celloutsig_0_22z = ! { celloutsig_0_8z[12:8], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_1_9z = celloutsig_1_5z[10:3] || { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_23z = { celloutsig_0_18z[7:4], celloutsig_0_6z, celloutsig_0_12z } || { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_24z[3:1] || celloutsig_0_10z[13:11];
  assign celloutsig_0_63z = { celloutsig_0_57z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_40z, celloutsig_0_28z, celloutsig_0_58z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_36z } < celloutsig_0_24z[16:6];
  assign celloutsig_0_92z = { celloutsig_0_53z[10], celloutsig_0_3z, celloutsig_0_50z, celloutsig_0_85z, celloutsig_0_81z, celloutsig_0_60z } < { celloutsig_0_1z[4], celloutsig_0_16z, celloutsig_0_65z, celloutsig_0_81z, celloutsig_0_3z, celloutsig_0_82z };
  assign celloutsig_1_16z = { celloutsig_1_5z[10:7], celloutsig_1_4z } < { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_0_11z = { celloutsig_0_1z[1], celloutsig_0_7z, celloutsig_0_4z } < celloutsig_0_8z[28:26];
  assign celloutsig_0_19z = { celloutsig_0_1z[3], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z } < { celloutsig_0_10z[15:11], celloutsig_0_5z };
  assign celloutsig_0_53z = { celloutsig_0_31z[12:3], celloutsig_0_42z, celloutsig_0_15z, celloutsig_0_29z } * in_data[52:35];
  assign celloutsig_0_93z = { celloutsig_0_69z[13:2], celloutsig_0_59z, celloutsig_0_16z, celloutsig_0_89z, celloutsig_0_31z } * { celloutsig_0_68z[12:5], celloutsig_0_2z, celloutsig_0_62z, celloutsig_0_80z, celloutsig_0_88z, celloutsig_0_63z, celloutsig_0_37z, celloutsig_0_70z, celloutsig_0_57z, celloutsig_0_73z, celloutsig_0_49z, celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:3], celloutsig_1_2z } * { celloutsig_1_1z[5:4], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } * { in_data[22:8], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z } * in_data[23:15];
  assign celloutsig_0_31z = { celloutsig_0_8z[16], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_11z } * { celloutsig_0_18z[6:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_38z = - { celloutsig_0_36z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_54z = - { celloutsig_0_26z[1:0], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_68z = - { celloutsig_0_39z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_42z };
  assign celloutsig_0_8z = - { in_data[90:64], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_1z = - in_data[133:128];
  assign celloutsig_0_1z = - { in_data[83:80], celloutsig_0_0z };
  assign celloutsig_0_26z = - { celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_35z = ~ { celloutsig_0_8z[28:23], celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_41z = ~ celloutsig_0_31z[9:3];
  assign celloutsig_0_42z = ~ celloutsig_0_24z[11:6];
  assign celloutsig_0_64z = ~ { celloutsig_0_10z[16:3], celloutsig_0_46z, celloutsig_0_5z };
  assign celloutsig_0_9z = ~ { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = ~ celloutsig_0_10z[15:5];
  assign celloutsig_0_37z = { celloutsig_0_24z[13:1], celloutsig_0_27z } | { celloutsig_0_35z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_0_48z = { celloutsig_0_37z[10:8], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_40z } | celloutsig_0_14z[10:1];
  assign celloutsig_0_49z = celloutsig_0_1z[4:1] | { celloutsig_0_10z[4:3], celloutsig_0_21z, celloutsig_0_47z };
  assign celloutsig_0_69z = celloutsig_0_64z[14:0] | { celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_1z };
  assign celloutsig_0_40z = & celloutsig_0_31z[21:8];
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[143] };
  assign celloutsig_0_12z = & { celloutsig_0_10z[15:0], celloutsig_0_0z };
  assign celloutsig_0_13z = & { celloutsig_0_10z[8:3], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_25z = & { celloutsig_0_22z, celloutsig_0_18z[4], celloutsig_0_10z[8:3], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_57z = | celloutsig_0_24z[6:2];
  assign celloutsig_0_88z = | { celloutsig_0_64z[0], celloutsig_0_44z, celloutsig_0_19z };
  assign celloutsig_1_7z = | { in_data[171:169], celloutsig_1_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_39z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_39z = { celloutsig_0_38z[3:0], celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_73z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_73z = { celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_5z = 11'h000;
    else if (clkin_data[64]) celloutsig_1_5z = { in_data[186:178], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[192]) celloutsig_1_15z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_24z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_8z[28:24], celloutsig_0_0z, celloutsig_0_14z };
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z[35:4] };
endmodule
