//###########################################################################
//
// FILE:   F2806x_PieVect.h
//
// TITLE:  F2806x Devices PIE Vector Table Definitions.
//
//###########################################################################
// $TI Release: $
// $Release Date: $
// $Copyright:
// Copyright (C) 2009-2022 Texas Instruments Incorporated - http://www.ti.com/
//
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions 
// are met:
// 
//   Redistributions of source code must retain the above copyright 
//   notice, this list of conditions and the following disclaimer.
// 
//   Redistributions in binary form must reproduce the above copyright
//   notice, this list of conditions and the following disclaimer in the 
//   documentation and/or other materials provided with the   
//   distribution.
// 
//   Neither the name of Texas Instruments Incorporated nor the names of
//   its contributors may be used to endorse or promote products derived
//   from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// $
//###########################################################################

#ifndef F2806x_PIE_VECT_H
#define F2806x_PIE_VECT_H

#ifdef __cplusplus
extern "C" {
#endif

//
// PIE Interrupt Vector Table Definition:
//

//
// Create a user type called PINT (pointer to interrupt)
//
typedef interrupt void(*PINT)(void);

//
// Define Vector Table
//
struct PIE_VECT_TABLE 
{
    //
    // Reset is never fetched from this table.
    // It will always be fetched from 0x3FFFC0 in boot ROM
    //
    PINT     PIE1_RESERVED;
    PINT     PIE2_RESERVED;
    PINT     PIE3_RESERVED;
    PINT     PIE4_RESERVED;
    PINT     PIE5_RESERVED;
    PINT     PIE6_RESERVED;
    PINT     PIE7_RESERVED;
    PINT     PIE8_RESERVED;
    PINT     PIE9_RESERVED;
    PINT     PIE10_RESERVED;
    PINT     PIE11_RESERVED;
    PINT     PIE12_RESERVED;
    PINT     PIE13_RESERVED;

    //
    // Non-Peripheral Interrupts
    //
    PINT     TINT1;     // CPU-Timer1
    PINT     TINT2;     // CPU-Timer2
    PINT     DATALOG;   // Datalogging interrupt
    PINT     RTOSINT;   // RTOS interrupt
    PINT     EMUINT;    // Emulation interrupt
    PINT     NMI;       // Non-maskable interrupt
    PINT     ILLEGAL;   // Illegal operation TRAP
    PINT     USER1;     // User Defined trap 1
    PINT     USER2;     // User Defined trap 2
    PINT     USER3;     // User Defined trap 3
    PINT     USER4;     // User Defined trap 4
    PINT     USER5;     // User Defined trap 5
    PINT     USER6;     // User Defined trap 6
    PINT     USER7;     // User Defined trap 7
    PINT     USER8;     // User Defined trap 8
    PINT     USER9;     // User Defined trap 9
    PINT     USER10;    // User Defined trap 10
    PINT     USER11;    // User Defined trap 11
    PINT     USER12;    // User Defined trap 12

    //
    // Group 1 PIE Peripheral Vectors
    //
    
    //
    // ADC - if Group 10 ADCINT1 is enabled, this must be rsvd1_1
    //
    PINT     ADCINT1;   
    
    //
    // ADC - if Group 10 ADCINT2 is enabled, this must be rsvd1_2
    //
    PINT     ADCINT2;   
    
    PINT     rsvd1_3;
    PINT     XINT1;	    // External Interrupt 1
    PINT     XINT2;     // External Interrupt 2
    PINT     ADCINT9;   // ADC 9
    PINT     TINT0;     // Timer 0
    PINT     WAKEINT;   // WD

    //
    // Group 2 PIE Peripheral Vectors
    //
    PINT     EPWM1_TZINT;   // EPWM-1
    PINT     EPWM2_TZINT;   // EPWM-2
    PINT     EPWM3_TZINT;   // EPWM-3
    PINT     EPWM4_TZINT;   // EPWM-4
    PINT     EPWM5_TZINT;   // EPWM-5
    PINT     EPWM6_TZINT;   // EPWM-6
    PINT     EPWM7_TZINT;   // EPWM-7
    PINT     EPWM8_TZINT;  	// EPWM-8

    //
    // Group 3 PIE Peripheral Vectors
    //
    PINT     EPWM1_INT;  // EPWM-1
    PINT     EPWM2_INT;  // EPWM-2
    PINT     EPWM3_INT;  // EPWM-3
    PINT     EPWM4_INT;  // EPWM-4
    PINT     EPWM5_INT;  // EPWM-5
    PINT     EPWM6_INT;  // EPWM-6
    PINT     EPWM7_INT;  // EPWM-7
    PINT     EPWM8_INT;  // EPWM-8

    //
    // Group 4 PIE Peripheral Vectors
    //
    PINT     ECAP1_INT;  // ECAP-1
    PINT     ECAP2_INT;  // ECAP-2
    PINT     ECAP3_INT;  // ECAP-3
    PINT     rsvd4_4;
    PINT     rsvd4_5;
    PINT     rsvd4_6;
    PINT     HRCAP1_INT; // HRCAP-1
    PINT     HRCAP2_INT; // HRCAP-2

    //
    // Group 5 PIE Peripheral Vectors
    //
    PINT     EQEP1_INT;  // EQEP-1
    PINT     EQEP2_INT;  // EQEP-2
    PINT     rsvd5_3;
    PINT     HRCAP3_INT; // HRCAP-3
    PINT     HRCAP4_INT; // HRCAP-4
    PINT     rsvd5_6;
    PINT     rsvd5_7;
    PINT     USB0_INT;   // USB-0

    //
    // Group 6 PIE Peripheral Vectors
    //
    PINT     SPIRXINTA;     // SPI-A
    PINT     SPITXINTA;     // SPI-A
    PINT     SPIRXINTB;     // SPI-B
    PINT     SPITXINTB;     // SPI-B
    PINT     MRINTA;	    // McBSP-A
    PINT     MXINTA;        // McBSP-A
    PINT     rsvd6_7;
    PINT     rsvd6_8;

    //
    // Group 7 PIE Peripheral Vectors
    //
    PINT     DINTCH1;	// DMA CH1
    PINT     DINTCH2;	// DMA CH2
    PINT     DINTCH3;	// DMA CH3
    PINT     DINTCH4;	// DMA CH4
    PINT     DINTCH5;	// DMA CH5
    PINT     DINTCH6;	// DMA CH6
    PINT     rsvd7_7;
    PINT     rsvd7_8;

    //
    // Group 8 PIE Peripheral Vectors
    //
    PINT     I2CINT1A;  // I2C-A
    PINT     I2CINT2A;  // I2C-A
    PINT     rsvd8_3;
    PINT     rsvd8_4;
    PINT     rsvd8_5;
    PINT     rsvd8_6;
    PINT     rsvd8_7;
    PINT     rsvd8_8;

    //
    // Group 9 PIE Peripheral Vectors
    //
    PINT     SCIRXINTA;  // SCI-A
    PINT     SCITXINTA;  // SCI-A
    PINT     SCIRXINTB;  // SCI-B
    PINT     SCITXINTB;  // SCI-B
    PINT     ECAN0INTA;  // eCAN-A
    PINT     ECAN1INTA;  // eCAN-A
    PINT     rsvd9_7;
    PINT     rsvd9_8;

    //
    // Group 10 PIE Peripheral Vectors
    //
    
    //
    // Can be ADCINT1, but must make ADCINT1 in Group 1 space "reserved".
    //
    PINT     rsvd10_1; 
    
    //
    // Can be ADCINT2, but must make ADCINT2 in Group 1 space "reserved".
    //
    PINT     rsvd10_2; 
    
    PINT     ADCINT3;  // ADC
    PINT     ADCINT4;  // ADC
    PINT     ADCINT5;  // ADC
    PINT     ADCINT6;  // ADC
    PINT     ADCINT7;  // ADC
    PINT     ADCINT8;  // ADC

    //
    // Group 11 PIE Peripheral Vectors:
    //
    PINT     CLA1_INT1;  // CLA
    PINT     CLA1_INT2;  // CLA
    PINT     CLA1_INT3;  // CLA
    PINT     CLA1_INT4;  // CLA
    PINT     CLA1_INT5;  // CLA
    PINT     CLA1_INT6;  // CLA
    PINT     CLA1_INT7;  // CLA
    PINT     CLA1_INT8;  // CLA

    //
    // Group 12 PIE Peripheral Vectors:
    //
    PINT     XINT3;
    PINT     rsvd12_2;
    PINT     rsvd12_3;
    PINT     rsvd12_4;
    PINT     rsvd12_5;
    PINT     rsvd12_6;
    PINT     LVF;        // Latched overflow
    PINT     LUF;        // Latched underflow
};

//
// PIE Interrupt Vector Table External References & Function Declarations:
//
extern volatile struct PIE_VECT_TABLE PieVectTable;

#ifdef __cplusplus
}
#endif /* extern "C" */

#endif    // end of F2806x_PIE_VECT_H definition

//
// End of file
//

