
hsn-253-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d554  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e4  0800d610  0800d610  0000e610  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dff4  0800dff4  000101d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dff4  0800dff4  0000eff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dffc  0800dffc  000101d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dffc  0800dffc  0000effc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e000  0800e000  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800e004  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000074c  200001d4  0800e1d8  000101d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000920  0800e1d8  00010920  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f0b  00000000  00000000  000101fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aa1  00000000  00000000  00023107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  00025ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c82  00000000  00000000  00026b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab5d  00000000  00000000  00027802  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000145d4  00000000  00000000  0004235f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2a2a  00000000  00000000  00056933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f935d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f64  00000000  00000000  000f93a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000fe304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d5f8 	.word	0x0800d5f8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	0800d5f8 	.word	0x0800d5f8

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f002 f937 	bl	80026c0 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f002 f87b 	bl	8002558 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f002 f929 	bl	80026c0 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f002 f91f 	bl	80026c0 <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f002 f8a5 	bl	80025e0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f002 f89b 	bl	80025e0 <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_cfrcmple>:
 80004b8:	4684      	mov	ip, r0
 80004ba:	0008      	movs	r0, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	e7ff      	b.n	80004c0 <__aeabi_cfcmpeq>

080004c0 <__aeabi_cfcmpeq>:
 80004c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c2:	f000 fcaf 	bl	8000e24 <__lesf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	d401      	bmi.n	80004ce <__aeabi_cfcmpeq+0xe>
 80004ca:	2100      	movs	r1, #0
 80004cc:	42c8      	cmn	r0, r1
 80004ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d0 <__aeabi_fcmpeq>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fc37 	bl	8000d44 <__eqsf2>
 80004d6:	4240      	negs	r0, r0
 80004d8:	3001      	adds	r0, #1
 80004da:	bd10      	pop	{r4, pc}

080004dc <__aeabi_fcmplt>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fca1 	bl	8000e24 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	db01      	blt.n	80004ea <__aeabi_fcmplt+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmple>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fc97 	bl	8000e24 <__lesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dd01      	ble.n	80004fe <__aeabi_fcmple+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpgt>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fc45 	bl	8000d94 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	dc01      	bgt.n	8000512 <__aeabi_fcmpgt+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_fcmpge>:
 8000518:	b510      	push	{r4, lr}
 800051a:	f000 fc3b 	bl	8000d94 <__gesf2>
 800051e:	2800      	cmp	r0, #0
 8000520:	da01      	bge.n	8000526 <__aeabi_fcmpge+0xe>
 8000522:	2000      	movs	r0, #0
 8000524:	bd10      	pop	{r4, pc}
 8000526:	2001      	movs	r0, #1
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)

0800052c <__aeabi_uldivmod>:
 800052c:	2b00      	cmp	r3, #0
 800052e:	d111      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000530:	2a00      	cmp	r2, #0
 8000532:	d10f      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000534:	2900      	cmp	r1, #0
 8000536:	d100      	bne.n	800053a <__aeabi_uldivmod+0xe>
 8000538:	2800      	cmp	r0, #0
 800053a:	d002      	beq.n	8000542 <__aeabi_uldivmod+0x16>
 800053c:	2100      	movs	r1, #0
 800053e:	43c9      	mvns	r1, r1
 8000540:	0008      	movs	r0, r1
 8000542:	b407      	push	{r0, r1, r2}
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <__aeabi_uldivmod+0x24>)
 8000546:	a102      	add	r1, pc, #8	@ (adr r1, 8000550 <__aeabi_uldivmod+0x24>)
 8000548:	1840      	adds	r0, r0, r1
 800054a:	9002      	str	r0, [sp, #8]
 800054c:	bd03      	pop	{r0, r1, pc}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	fffffee9 	.word	0xfffffee9
 8000554:	b403      	push	{r0, r1}
 8000556:	4668      	mov	r0, sp
 8000558:	b501      	push	{r0, lr}
 800055a:	9802      	ldr	r0, [sp, #8]
 800055c:	f000 f81e 	bl	800059c <__udivmoddi4>
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	469e      	mov	lr, r3
 8000564:	b002      	add	sp, #8
 8000566:	bc0c      	pop	{r2, r3}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			@ (mov r8, r8)

0800056c <__aeabi_f2uiz>:
 800056c:	219e      	movs	r1, #158	@ 0x9e
 800056e:	b510      	push	{r4, lr}
 8000570:	05c9      	lsls	r1, r1, #23
 8000572:	1c04      	adds	r4, r0, #0
 8000574:	f7ff ffd0 	bl	8000518 <__aeabi_fcmpge>
 8000578:	2800      	cmp	r0, #0
 800057a:	d103      	bne.n	8000584 <__aeabi_f2uiz+0x18>
 800057c:	1c20      	adds	r0, r4, #0
 800057e:	f001 f857 	bl	8001630 <__aeabi_f2iz>
 8000582:	bd10      	pop	{r4, pc}
 8000584:	219e      	movs	r1, #158	@ 0x9e
 8000586:	1c20      	adds	r0, r4, #0
 8000588:	05c9      	lsls	r1, r1, #23
 800058a:	f000 fded 	bl	8001168 <__aeabi_fsub>
 800058e:	f001 f84f 	bl	8001630 <__aeabi_f2iz>
 8000592:	2380      	movs	r3, #128	@ 0x80
 8000594:	061b      	lsls	r3, r3, #24
 8000596:	469c      	mov	ip, r3
 8000598:	4460      	add	r0, ip
 800059a:	e7f2      	b.n	8000582 <__aeabi_f2uiz+0x16>

0800059c <__udivmoddi4>:
 800059c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059e:	4657      	mov	r7, sl
 80005a0:	464e      	mov	r6, r9
 80005a2:	4645      	mov	r5, r8
 80005a4:	46de      	mov	lr, fp
 80005a6:	b5e0      	push	{r5, r6, r7, lr}
 80005a8:	0004      	movs	r4, r0
 80005aa:	000d      	movs	r5, r1
 80005ac:	4692      	mov	sl, r2
 80005ae:	4699      	mov	r9, r3
 80005b0:	b083      	sub	sp, #12
 80005b2:	428b      	cmp	r3, r1
 80005b4:	d830      	bhi.n	8000618 <__udivmoddi4+0x7c>
 80005b6:	d02d      	beq.n	8000614 <__udivmoddi4+0x78>
 80005b8:	4649      	mov	r1, r9
 80005ba:	4650      	mov	r0, sl
 80005bc:	f003 f8f4 	bl	80037a8 <__clzdi2>
 80005c0:	0029      	movs	r1, r5
 80005c2:	0006      	movs	r6, r0
 80005c4:	0020      	movs	r0, r4
 80005c6:	f003 f8ef 	bl	80037a8 <__clzdi2>
 80005ca:	1a33      	subs	r3, r6, r0
 80005cc:	4698      	mov	r8, r3
 80005ce:	3b20      	subs	r3, #32
 80005d0:	d434      	bmi.n	800063c <__udivmoddi4+0xa0>
 80005d2:	469b      	mov	fp, r3
 80005d4:	4653      	mov	r3, sl
 80005d6:	465a      	mov	r2, fp
 80005d8:	4093      	lsls	r3, r2
 80005da:	4642      	mov	r2, r8
 80005dc:	001f      	movs	r7, r3
 80005de:	4653      	mov	r3, sl
 80005e0:	4093      	lsls	r3, r2
 80005e2:	001e      	movs	r6, r3
 80005e4:	42af      	cmp	r7, r5
 80005e6:	d83b      	bhi.n	8000660 <__udivmoddi4+0xc4>
 80005e8:	42af      	cmp	r7, r5
 80005ea:	d100      	bne.n	80005ee <__udivmoddi4+0x52>
 80005ec:	e079      	b.n	80006e2 <__udivmoddi4+0x146>
 80005ee:	465b      	mov	r3, fp
 80005f0:	1ba4      	subs	r4, r4, r6
 80005f2:	41bd      	sbcs	r5, r7
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	da00      	bge.n	80005fa <__udivmoddi4+0x5e>
 80005f8:	e076      	b.n	80006e8 <__udivmoddi4+0x14c>
 80005fa:	2200      	movs	r2, #0
 80005fc:	2300      	movs	r3, #0
 80005fe:	9200      	str	r2, [sp, #0]
 8000600:	9301      	str	r3, [sp, #4]
 8000602:	2301      	movs	r3, #1
 8000604:	465a      	mov	r2, fp
 8000606:	4093      	lsls	r3, r2
 8000608:	9301      	str	r3, [sp, #4]
 800060a:	2301      	movs	r3, #1
 800060c:	4642      	mov	r2, r8
 800060e:	4093      	lsls	r3, r2
 8000610:	9300      	str	r3, [sp, #0]
 8000612:	e029      	b.n	8000668 <__udivmoddi4+0xcc>
 8000614:	4282      	cmp	r2, r0
 8000616:	d9cf      	bls.n	80005b8 <__udivmoddi4+0x1c>
 8000618:	2200      	movs	r2, #0
 800061a:	2300      	movs	r3, #0
 800061c:	9200      	str	r2, [sp, #0]
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <__udivmoddi4+0x8e>
 8000626:	601c      	str	r4, [r3, #0]
 8000628:	605d      	str	r5, [r3, #4]
 800062a:	9800      	ldr	r0, [sp, #0]
 800062c:	9901      	ldr	r1, [sp, #4]
 800062e:	b003      	add	sp, #12
 8000630:	bcf0      	pop	{r4, r5, r6, r7}
 8000632:	46bb      	mov	fp, r7
 8000634:	46b2      	mov	sl, r6
 8000636:	46a9      	mov	r9, r5
 8000638:	46a0      	mov	r8, r4
 800063a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800063c:	4642      	mov	r2, r8
 800063e:	469b      	mov	fp, r3
 8000640:	2320      	movs	r3, #32
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	4652      	mov	r2, sl
 8000646:	40da      	lsrs	r2, r3
 8000648:	4641      	mov	r1, r8
 800064a:	0013      	movs	r3, r2
 800064c:	464a      	mov	r2, r9
 800064e:	408a      	lsls	r2, r1
 8000650:	0017      	movs	r7, r2
 8000652:	4642      	mov	r2, r8
 8000654:	431f      	orrs	r7, r3
 8000656:	4653      	mov	r3, sl
 8000658:	4093      	lsls	r3, r2
 800065a:	001e      	movs	r6, r3
 800065c:	42af      	cmp	r7, r5
 800065e:	d9c3      	bls.n	80005e8 <__udivmoddi4+0x4c>
 8000660:	2200      	movs	r2, #0
 8000662:	2300      	movs	r3, #0
 8000664:	9200      	str	r2, [sp, #0]
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	4643      	mov	r3, r8
 800066a:	2b00      	cmp	r3, #0
 800066c:	d0d8      	beq.n	8000620 <__udivmoddi4+0x84>
 800066e:	07fb      	lsls	r3, r7, #31
 8000670:	0872      	lsrs	r2, r6, #1
 8000672:	431a      	orrs	r2, r3
 8000674:	4646      	mov	r6, r8
 8000676:	087b      	lsrs	r3, r7, #1
 8000678:	e00e      	b.n	8000698 <__udivmoddi4+0xfc>
 800067a:	42ab      	cmp	r3, r5
 800067c:	d101      	bne.n	8000682 <__udivmoddi4+0xe6>
 800067e:	42a2      	cmp	r2, r4
 8000680:	d80c      	bhi.n	800069c <__udivmoddi4+0x100>
 8000682:	1aa4      	subs	r4, r4, r2
 8000684:	419d      	sbcs	r5, r3
 8000686:	2001      	movs	r0, #1
 8000688:	1924      	adds	r4, r4, r4
 800068a:	416d      	adcs	r5, r5
 800068c:	2100      	movs	r1, #0
 800068e:	3e01      	subs	r6, #1
 8000690:	1824      	adds	r4, r4, r0
 8000692:	414d      	adcs	r5, r1
 8000694:	2e00      	cmp	r6, #0
 8000696:	d006      	beq.n	80006a6 <__udivmoddi4+0x10a>
 8000698:	42ab      	cmp	r3, r5
 800069a:	d9ee      	bls.n	800067a <__udivmoddi4+0xde>
 800069c:	3e01      	subs	r6, #1
 800069e:	1924      	adds	r4, r4, r4
 80006a0:	416d      	adcs	r5, r5
 80006a2:	2e00      	cmp	r6, #0
 80006a4:	d1f8      	bne.n	8000698 <__udivmoddi4+0xfc>
 80006a6:	9800      	ldr	r0, [sp, #0]
 80006a8:	9901      	ldr	r1, [sp, #4]
 80006aa:	465b      	mov	r3, fp
 80006ac:	1900      	adds	r0, r0, r4
 80006ae:	4169      	adcs	r1, r5
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	db24      	blt.n	80006fe <__udivmoddi4+0x162>
 80006b4:	002b      	movs	r3, r5
 80006b6:	465a      	mov	r2, fp
 80006b8:	4644      	mov	r4, r8
 80006ba:	40d3      	lsrs	r3, r2
 80006bc:	002a      	movs	r2, r5
 80006be:	40e2      	lsrs	r2, r4
 80006c0:	001c      	movs	r4, r3
 80006c2:	465b      	mov	r3, fp
 80006c4:	0015      	movs	r5, r2
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	db2a      	blt.n	8000720 <__udivmoddi4+0x184>
 80006ca:	0026      	movs	r6, r4
 80006cc:	409e      	lsls	r6, r3
 80006ce:	0033      	movs	r3, r6
 80006d0:	0026      	movs	r6, r4
 80006d2:	4647      	mov	r7, r8
 80006d4:	40be      	lsls	r6, r7
 80006d6:	0032      	movs	r2, r6
 80006d8:	1a80      	subs	r0, r0, r2
 80006da:	4199      	sbcs	r1, r3
 80006dc:	9000      	str	r0, [sp, #0]
 80006de:	9101      	str	r1, [sp, #4]
 80006e0:	e79e      	b.n	8000620 <__udivmoddi4+0x84>
 80006e2:	42a3      	cmp	r3, r4
 80006e4:	d8bc      	bhi.n	8000660 <__udivmoddi4+0xc4>
 80006e6:	e782      	b.n	80005ee <__udivmoddi4+0x52>
 80006e8:	4642      	mov	r2, r8
 80006ea:	2320      	movs	r3, #32
 80006ec:	2100      	movs	r1, #0
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	2200      	movs	r2, #0
 80006f2:	9100      	str	r1, [sp, #0]
 80006f4:	9201      	str	r2, [sp, #4]
 80006f6:	2201      	movs	r2, #1
 80006f8:	40da      	lsrs	r2, r3
 80006fa:	9201      	str	r2, [sp, #4]
 80006fc:	e785      	b.n	800060a <__udivmoddi4+0x6e>
 80006fe:	4642      	mov	r2, r8
 8000700:	2320      	movs	r3, #32
 8000702:	1a9b      	subs	r3, r3, r2
 8000704:	002a      	movs	r2, r5
 8000706:	4646      	mov	r6, r8
 8000708:	409a      	lsls	r2, r3
 800070a:	0023      	movs	r3, r4
 800070c:	40f3      	lsrs	r3, r6
 800070e:	4644      	mov	r4, r8
 8000710:	4313      	orrs	r3, r2
 8000712:	002a      	movs	r2, r5
 8000714:	40e2      	lsrs	r2, r4
 8000716:	001c      	movs	r4, r3
 8000718:	465b      	mov	r3, fp
 800071a:	0015      	movs	r5, r2
 800071c:	2b00      	cmp	r3, #0
 800071e:	dad4      	bge.n	80006ca <__udivmoddi4+0x12e>
 8000720:	4642      	mov	r2, r8
 8000722:	002f      	movs	r7, r5
 8000724:	2320      	movs	r3, #32
 8000726:	0026      	movs	r6, r4
 8000728:	4097      	lsls	r7, r2
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	40de      	lsrs	r6, r3
 800072e:	003b      	movs	r3, r7
 8000730:	4333      	orrs	r3, r6
 8000732:	e7cd      	b.n	80006d0 <__udivmoddi4+0x134>

08000734 <__aeabi_fadd>:
 8000734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000736:	024b      	lsls	r3, r1, #9
 8000738:	0a5a      	lsrs	r2, r3, #9
 800073a:	4694      	mov	ip, r2
 800073c:	004a      	lsls	r2, r1, #1
 800073e:	0fc9      	lsrs	r1, r1, #31
 8000740:	46ce      	mov	lr, r9
 8000742:	4647      	mov	r7, r8
 8000744:	4689      	mov	r9, r1
 8000746:	0045      	lsls	r5, r0, #1
 8000748:	0246      	lsls	r6, r0, #9
 800074a:	0e2d      	lsrs	r5, r5, #24
 800074c:	0e12      	lsrs	r2, r2, #24
 800074e:	b580      	push	{r7, lr}
 8000750:	0999      	lsrs	r1, r3, #6
 8000752:	0a77      	lsrs	r7, r6, #9
 8000754:	0fc4      	lsrs	r4, r0, #31
 8000756:	09b6      	lsrs	r6, r6, #6
 8000758:	1aab      	subs	r3, r5, r2
 800075a:	454c      	cmp	r4, r9
 800075c:	d020      	beq.n	80007a0 <__aeabi_fadd+0x6c>
 800075e:	2b00      	cmp	r3, #0
 8000760:	dd0c      	ble.n	800077c <__aeabi_fadd+0x48>
 8000762:	2a00      	cmp	r2, #0
 8000764:	d134      	bne.n	80007d0 <__aeabi_fadd+0x9c>
 8000766:	2900      	cmp	r1, #0
 8000768:	d02a      	beq.n	80007c0 <__aeabi_fadd+0x8c>
 800076a:	1e5a      	subs	r2, r3, #1
 800076c:	2b01      	cmp	r3, #1
 800076e:	d100      	bne.n	8000772 <__aeabi_fadd+0x3e>
 8000770:	e08f      	b.n	8000892 <__aeabi_fadd+0x15e>
 8000772:	2bff      	cmp	r3, #255	@ 0xff
 8000774:	d100      	bne.n	8000778 <__aeabi_fadd+0x44>
 8000776:	e0cd      	b.n	8000914 <__aeabi_fadd+0x1e0>
 8000778:	0013      	movs	r3, r2
 800077a:	e02f      	b.n	80007dc <__aeabi_fadd+0xa8>
 800077c:	2b00      	cmp	r3, #0
 800077e:	d060      	beq.n	8000842 <__aeabi_fadd+0x10e>
 8000780:	1b53      	subs	r3, r2, r5
 8000782:	2d00      	cmp	r5, #0
 8000784:	d000      	beq.n	8000788 <__aeabi_fadd+0x54>
 8000786:	e0ee      	b.n	8000966 <__aeabi_fadd+0x232>
 8000788:	2e00      	cmp	r6, #0
 800078a:	d100      	bne.n	800078e <__aeabi_fadd+0x5a>
 800078c:	e13e      	b.n	8000a0c <__aeabi_fadd+0x2d8>
 800078e:	1e5c      	subs	r4, r3, #1
 8000790:	2b01      	cmp	r3, #1
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x62>
 8000794:	e16b      	b.n	8000a6e <__aeabi_fadd+0x33a>
 8000796:	2bff      	cmp	r3, #255	@ 0xff
 8000798:	d100      	bne.n	800079c <__aeabi_fadd+0x68>
 800079a:	e0b9      	b.n	8000910 <__aeabi_fadd+0x1dc>
 800079c:	0023      	movs	r3, r4
 800079e:	e0e7      	b.n	8000970 <__aeabi_fadd+0x23c>
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dc00      	bgt.n	80007a6 <__aeabi_fadd+0x72>
 80007a4:	e0a4      	b.n	80008f0 <__aeabi_fadd+0x1bc>
 80007a6:	2a00      	cmp	r2, #0
 80007a8:	d069      	beq.n	800087e <__aeabi_fadd+0x14a>
 80007aa:	2dff      	cmp	r5, #255	@ 0xff
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fadd+0x7c>
 80007ae:	e0b1      	b.n	8000914 <__aeabi_fadd+0x1e0>
 80007b0:	2280      	movs	r2, #128	@ 0x80
 80007b2:	04d2      	lsls	r2, r2, #19
 80007b4:	4311      	orrs	r1, r2
 80007b6:	2b1b      	cmp	r3, #27
 80007b8:	dc00      	bgt.n	80007bc <__aeabi_fadd+0x88>
 80007ba:	e0e9      	b.n	8000990 <__aeabi_fadd+0x25c>
 80007bc:	002b      	movs	r3, r5
 80007be:	3605      	adds	r6, #5
 80007c0:	08f7      	lsrs	r7, r6, #3
 80007c2:	2bff      	cmp	r3, #255	@ 0xff
 80007c4:	d100      	bne.n	80007c8 <__aeabi_fadd+0x94>
 80007c6:	e0a5      	b.n	8000914 <__aeabi_fadd+0x1e0>
 80007c8:	027a      	lsls	r2, r7, #9
 80007ca:	0a52      	lsrs	r2, r2, #9
 80007cc:	b2d8      	uxtb	r0, r3
 80007ce:	e030      	b.n	8000832 <__aeabi_fadd+0xfe>
 80007d0:	2dff      	cmp	r5, #255	@ 0xff
 80007d2:	d100      	bne.n	80007d6 <__aeabi_fadd+0xa2>
 80007d4:	e09e      	b.n	8000914 <__aeabi_fadd+0x1e0>
 80007d6:	2280      	movs	r2, #128	@ 0x80
 80007d8:	04d2      	lsls	r2, r2, #19
 80007da:	4311      	orrs	r1, r2
 80007dc:	2001      	movs	r0, #1
 80007de:	2b1b      	cmp	r3, #27
 80007e0:	dc08      	bgt.n	80007f4 <__aeabi_fadd+0xc0>
 80007e2:	0008      	movs	r0, r1
 80007e4:	2220      	movs	r2, #32
 80007e6:	40d8      	lsrs	r0, r3
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	4099      	lsls	r1, r3
 80007ec:	000b      	movs	r3, r1
 80007ee:	1e5a      	subs	r2, r3, #1
 80007f0:	4193      	sbcs	r3, r2
 80007f2:	4318      	orrs	r0, r3
 80007f4:	1a36      	subs	r6, r6, r0
 80007f6:	0173      	lsls	r3, r6, #5
 80007f8:	d400      	bmi.n	80007fc <__aeabi_fadd+0xc8>
 80007fa:	e071      	b.n	80008e0 <__aeabi_fadd+0x1ac>
 80007fc:	01b6      	lsls	r6, r6, #6
 80007fe:	09b7      	lsrs	r7, r6, #6
 8000800:	0038      	movs	r0, r7
 8000802:	f002 ffb3 	bl	800376c <__clzsi2>
 8000806:	003b      	movs	r3, r7
 8000808:	3805      	subs	r0, #5
 800080a:	4083      	lsls	r3, r0
 800080c:	4285      	cmp	r5, r0
 800080e:	dd4d      	ble.n	80008ac <__aeabi_fadd+0x178>
 8000810:	4eb4      	ldr	r6, [pc, #720]	@ (8000ae4 <__aeabi_fadd+0x3b0>)
 8000812:	1a2d      	subs	r5, r5, r0
 8000814:	401e      	ands	r6, r3
 8000816:	075a      	lsls	r2, r3, #29
 8000818:	d068      	beq.n	80008ec <__aeabi_fadd+0x1b8>
 800081a:	220f      	movs	r2, #15
 800081c:	4013      	ands	r3, r2
 800081e:	2b04      	cmp	r3, #4
 8000820:	d064      	beq.n	80008ec <__aeabi_fadd+0x1b8>
 8000822:	3604      	adds	r6, #4
 8000824:	0173      	lsls	r3, r6, #5
 8000826:	d561      	bpl.n	80008ec <__aeabi_fadd+0x1b8>
 8000828:	1c68      	adds	r0, r5, #1
 800082a:	2dfe      	cmp	r5, #254	@ 0xfe
 800082c:	d154      	bne.n	80008d8 <__aeabi_fadd+0x1a4>
 800082e:	20ff      	movs	r0, #255	@ 0xff
 8000830:	2200      	movs	r2, #0
 8000832:	05c0      	lsls	r0, r0, #23
 8000834:	4310      	orrs	r0, r2
 8000836:	07e4      	lsls	r4, r4, #31
 8000838:	4320      	orrs	r0, r4
 800083a:	bcc0      	pop	{r6, r7}
 800083c:	46b9      	mov	r9, r7
 800083e:	46b0      	mov	r8, r6
 8000840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000842:	22fe      	movs	r2, #254	@ 0xfe
 8000844:	4690      	mov	r8, r2
 8000846:	1c68      	adds	r0, r5, #1
 8000848:	0002      	movs	r2, r0
 800084a:	4640      	mov	r0, r8
 800084c:	4210      	tst	r0, r2
 800084e:	d16b      	bne.n	8000928 <__aeabi_fadd+0x1f4>
 8000850:	2d00      	cmp	r5, #0
 8000852:	d000      	beq.n	8000856 <__aeabi_fadd+0x122>
 8000854:	e0dd      	b.n	8000a12 <__aeabi_fadd+0x2de>
 8000856:	2e00      	cmp	r6, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x128>
 800085a:	e102      	b.n	8000a62 <__aeabi_fadd+0x32e>
 800085c:	2900      	cmp	r1, #0
 800085e:	d0b3      	beq.n	80007c8 <__aeabi_fadd+0x94>
 8000860:	2280      	movs	r2, #128	@ 0x80
 8000862:	1a77      	subs	r7, r6, r1
 8000864:	04d2      	lsls	r2, r2, #19
 8000866:	4217      	tst	r7, r2
 8000868:	d100      	bne.n	800086c <__aeabi_fadd+0x138>
 800086a:	e136      	b.n	8000ada <__aeabi_fadd+0x3a6>
 800086c:	464c      	mov	r4, r9
 800086e:	1b8e      	subs	r6, r1, r6
 8000870:	d061      	beq.n	8000936 <__aeabi_fadd+0x202>
 8000872:	2001      	movs	r0, #1
 8000874:	4216      	tst	r6, r2
 8000876:	d130      	bne.n	80008da <__aeabi_fadd+0x1a6>
 8000878:	2300      	movs	r3, #0
 800087a:	08f7      	lsrs	r7, r6, #3
 800087c:	e7a4      	b.n	80007c8 <__aeabi_fadd+0x94>
 800087e:	2900      	cmp	r1, #0
 8000880:	d09e      	beq.n	80007c0 <__aeabi_fadd+0x8c>
 8000882:	1e5a      	subs	r2, r3, #1
 8000884:	2b01      	cmp	r3, #1
 8000886:	d100      	bne.n	800088a <__aeabi_fadd+0x156>
 8000888:	e0ca      	b.n	8000a20 <__aeabi_fadd+0x2ec>
 800088a:	2bff      	cmp	r3, #255	@ 0xff
 800088c:	d042      	beq.n	8000914 <__aeabi_fadd+0x1e0>
 800088e:	0013      	movs	r3, r2
 8000890:	e791      	b.n	80007b6 <__aeabi_fadd+0x82>
 8000892:	1a71      	subs	r1, r6, r1
 8000894:	014b      	lsls	r3, r1, #5
 8000896:	d400      	bmi.n	800089a <__aeabi_fadd+0x166>
 8000898:	e0d1      	b.n	8000a3e <__aeabi_fadd+0x30a>
 800089a:	018f      	lsls	r7, r1, #6
 800089c:	09bf      	lsrs	r7, r7, #6
 800089e:	0038      	movs	r0, r7
 80008a0:	f002 ff64 	bl	800376c <__clzsi2>
 80008a4:	003b      	movs	r3, r7
 80008a6:	3805      	subs	r0, #5
 80008a8:	4083      	lsls	r3, r0
 80008aa:	2501      	movs	r5, #1
 80008ac:	2220      	movs	r2, #32
 80008ae:	1b40      	subs	r0, r0, r5
 80008b0:	3001      	adds	r0, #1
 80008b2:	1a12      	subs	r2, r2, r0
 80008b4:	001e      	movs	r6, r3
 80008b6:	4093      	lsls	r3, r2
 80008b8:	40c6      	lsrs	r6, r0
 80008ba:	1e5a      	subs	r2, r3, #1
 80008bc:	4193      	sbcs	r3, r2
 80008be:	431e      	orrs	r6, r3
 80008c0:	d039      	beq.n	8000936 <__aeabi_fadd+0x202>
 80008c2:	0773      	lsls	r3, r6, #29
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fadd+0x194>
 80008c6:	e11b      	b.n	8000b00 <__aeabi_fadd+0x3cc>
 80008c8:	230f      	movs	r3, #15
 80008ca:	2500      	movs	r5, #0
 80008cc:	4033      	ands	r3, r6
 80008ce:	2b04      	cmp	r3, #4
 80008d0:	d1a7      	bne.n	8000822 <__aeabi_fadd+0xee>
 80008d2:	2001      	movs	r0, #1
 80008d4:	0172      	lsls	r2, r6, #5
 80008d6:	d57c      	bpl.n	80009d2 <__aeabi_fadd+0x29e>
 80008d8:	b2c0      	uxtb	r0, r0
 80008da:	01b2      	lsls	r2, r6, #6
 80008dc:	0a52      	lsrs	r2, r2, #9
 80008de:	e7a8      	b.n	8000832 <__aeabi_fadd+0xfe>
 80008e0:	0773      	lsls	r3, r6, #29
 80008e2:	d003      	beq.n	80008ec <__aeabi_fadd+0x1b8>
 80008e4:	230f      	movs	r3, #15
 80008e6:	4033      	ands	r3, r6
 80008e8:	2b04      	cmp	r3, #4
 80008ea:	d19a      	bne.n	8000822 <__aeabi_fadd+0xee>
 80008ec:	002b      	movs	r3, r5
 80008ee:	e767      	b.n	80007c0 <__aeabi_fadd+0x8c>
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d023      	beq.n	800093c <__aeabi_fadd+0x208>
 80008f4:	1b53      	subs	r3, r2, r5
 80008f6:	2d00      	cmp	r5, #0
 80008f8:	d17b      	bne.n	80009f2 <__aeabi_fadd+0x2be>
 80008fa:	2e00      	cmp	r6, #0
 80008fc:	d100      	bne.n	8000900 <__aeabi_fadd+0x1cc>
 80008fe:	e086      	b.n	8000a0e <__aeabi_fadd+0x2da>
 8000900:	1e5d      	subs	r5, r3, #1
 8000902:	2b01      	cmp	r3, #1
 8000904:	d100      	bne.n	8000908 <__aeabi_fadd+0x1d4>
 8000906:	e08b      	b.n	8000a20 <__aeabi_fadd+0x2ec>
 8000908:	2bff      	cmp	r3, #255	@ 0xff
 800090a:	d002      	beq.n	8000912 <__aeabi_fadd+0x1de>
 800090c:	002b      	movs	r3, r5
 800090e:	e075      	b.n	80009fc <__aeabi_fadd+0x2c8>
 8000910:	464c      	mov	r4, r9
 8000912:	4667      	mov	r7, ip
 8000914:	2f00      	cmp	r7, #0
 8000916:	d100      	bne.n	800091a <__aeabi_fadd+0x1e6>
 8000918:	e789      	b.n	800082e <__aeabi_fadd+0xfa>
 800091a:	2280      	movs	r2, #128	@ 0x80
 800091c:	03d2      	lsls	r2, r2, #15
 800091e:	433a      	orrs	r2, r7
 8000920:	0252      	lsls	r2, r2, #9
 8000922:	20ff      	movs	r0, #255	@ 0xff
 8000924:	0a52      	lsrs	r2, r2, #9
 8000926:	e784      	b.n	8000832 <__aeabi_fadd+0xfe>
 8000928:	1a77      	subs	r7, r6, r1
 800092a:	017b      	lsls	r3, r7, #5
 800092c:	d46b      	bmi.n	8000a06 <__aeabi_fadd+0x2d2>
 800092e:	2f00      	cmp	r7, #0
 8000930:	d000      	beq.n	8000934 <__aeabi_fadd+0x200>
 8000932:	e765      	b.n	8000800 <__aeabi_fadd+0xcc>
 8000934:	2400      	movs	r4, #0
 8000936:	2000      	movs	r0, #0
 8000938:	2200      	movs	r2, #0
 800093a:	e77a      	b.n	8000832 <__aeabi_fadd+0xfe>
 800093c:	22fe      	movs	r2, #254	@ 0xfe
 800093e:	1c6b      	adds	r3, r5, #1
 8000940:	421a      	tst	r2, r3
 8000942:	d149      	bne.n	80009d8 <__aeabi_fadd+0x2a4>
 8000944:	2d00      	cmp	r5, #0
 8000946:	d000      	beq.n	800094a <__aeabi_fadd+0x216>
 8000948:	e09f      	b.n	8000a8a <__aeabi_fadd+0x356>
 800094a:	2e00      	cmp	r6, #0
 800094c:	d100      	bne.n	8000950 <__aeabi_fadd+0x21c>
 800094e:	e0ba      	b.n	8000ac6 <__aeabi_fadd+0x392>
 8000950:	2900      	cmp	r1, #0
 8000952:	d100      	bne.n	8000956 <__aeabi_fadd+0x222>
 8000954:	e0cf      	b.n	8000af6 <__aeabi_fadd+0x3c2>
 8000956:	1872      	adds	r2, r6, r1
 8000958:	0153      	lsls	r3, r2, #5
 800095a:	d400      	bmi.n	800095e <__aeabi_fadd+0x22a>
 800095c:	e0cd      	b.n	8000afa <__aeabi_fadd+0x3c6>
 800095e:	0192      	lsls	r2, r2, #6
 8000960:	2001      	movs	r0, #1
 8000962:	0a52      	lsrs	r2, r2, #9
 8000964:	e765      	b.n	8000832 <__aeabi_fadd+0xfe>
 8000966:	2aff      	cmp	r2, #255	@ 0xff
 8000968:	d0d2      	beq.n	8000910 <__aeabi_fadd+0x1dc>
 800096a:	2080      	movs	r0, #128	@ 0x80
 800096c:	04c0      	lsls	r0, r0, #19
 800096e:	4306      	orrs	r6, r0
 8000970:	2001      	movs	r0, #1
 8000972:	2b1b      	cmp	r3, #27
 8000974:	dc08      	bgt.n	8000988 <__aeabi_fadd+0x254>
 8000976:	0030      	movs	r0, r6
 8000978:	2420      	movs	r4, #32
 800097a:	40d8      	lsrs	r0, r3
 800097c:	1ae3      	subs	r3, r4, r3
 800097e:	409e      	lsls	r6, r3
 8000980:	0033      	movs	r3, r6
 8000982:	1e5c      	subs	r4, r3, #1
 8000984:	41a3      	sbcs	r3, r4
 8000986:	4318      	orrs	r0, r3
 8000988:	464c      	mov	r4, r9
 800098a:	0015      	movs	r5, r2
 800098c:	1a0e      	subs	r6, r1, r0
 800098e:	e732      	b.n	80007f6 <__aeabi_fadd+0xc2>
 8000990:	0008      	movs	r0, r1
 8000992:	2220      	movs	r2, #32
 8000994:	40d8      	lsrs	r0, r3
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	4099      	lsls	r1, r3
 800099a:	000b      	movs	r3, r1
 800099c:	1e5a      	subs	r2, r3, #1
 800099e:	4193      	sbcs	r3, r2
 80009a0:	4303      	orrs	r3, r0
 80009a2:	18f6      	adds	r6, r6, r3
 80009a4:	0173      	lsls	r3, r6, #5
 80009a6:	d59b      	bpl.n	80008e0 <__aeabi_fadd+0x1ac>
 80009a8:	3501      	adds	r5, #1
 80009aa:	2dff      	cmp	r5, #255	@ 0xff
 80009ac:	d100      	bne.n	80009b0 <__aeabi_fadd+0x27c>
 80009ae:	e73e      	b.n	800082e <__aeabi_fadd+0xfa>
 80009b0:	2301      	movs	r3, #1
 80009b2:	494d      	ldr	r1, [pc, #308]	@ (8000ae8 <__aeabi_fadd+0x3b4>)
 80009b4:	0872      	lsrs	r2, r6, #1
 80009b6:	4033      	ands	r3, r6
 80009b8:	400a      	ands	r2, r1
 80009ba:	431a      	orrs	r2, r3
 80009bc:	0016      	movs	r6, r2
 80009be:	0753      	lsls	r3, r2, #29
 80009c0:	d004      	beq.n	80009cc <__aeabi_fadd+0x298>
 80009c2:	230f      	movs	r3, #15
 80009c4:	4013      	ands	r3, r2
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	d000      	beq.n	80009cc <__aeabi_fadd+0x298>
 80009ca:	e72a      	b.n	8000822 <__aeabi_fadd+0xee>
 80009cc:	0173      	lsls	r3, r6, #5
 80009ce:	d500      	bpl.n	80009d2 <__aeabi_fadd+0x29e>
 80009d0:	e72a      	b.n	8000828 <__aeabi_fadd+0xf4>
 80009d2:	002b      	movs	r3, r5
 80009d4:	08f7      	lsrs	r7, r6, #3
 80009d6:	e6f7      	b.n	80007c8 <__aeabi_fadd+0x94>
 80009d8:	2bff      	cmp	r3, #255	@ 0xff
 80009da:	d100      	bne.n	80009de <__aeabi_fadd+0x2aa>
 80009dc:	e727      	b.n	800082e <__aeabi_fadd+0xfa>
 80009de:	1871      	adds	r1, r6, r1
 80009e0:	0849      	lsrs	r1, r1, #1
 80009e2:	074a      	lsls	r2, r1, #29
 80009e4:	d02f      	beq.n	8000a46 <__aeabi_fadd+0x312>
 80009e6:	220f      	movs	r2, #15
 80009e8:	400a      	ands	r2, r1
 80009ea:	2a04      	cmp	r2, #4
 80009ec:	d02b      	beq.n	8000a46 <__aeabi_fadd+0x312>
 80009ee:	1d0e      	adds	r6, r1, #4
 80009f0:	e6e6      	b.n	80007c0 <__aeabi_fadd+0x8c>
 80009f2:	2aff      	cmp	r2, #255	@ 0xff
 80009f4:	d08d      	beq.n	8000912 <__aeabi_fadd+0x1de>
 80009f6:	2080      	movs	r0, #128	@ 0x80
 80009f8:	04c0      	lsls	r0, r0, #19
 80009fa:	4306      	orrs	r6, r0
 80009fc:	2b1b      	cmp	r3, #27
 80009fe:	dd24      	ble.n	8000a4a <__aeabi_fadd+0x316>
 8000a00:	0013      	movs	r3, r2
 8000a02:	1d4e      	adds	r6, r1, #5
 8000a04:	e6dc      	b.n	80007c0 <__aeabi_fadd+0x8c>
 8000a06:	464c      	mov	r4, r9
 8000a08:	1b8f      	subs	r7, r1, r6
 8000a0a:	e6f9      	b.n	8000800 <__aeabi_fadd+0xcc>
 8000a0c:	464c      	mov	r4, r9
 8000a0e:	000e      	movs	r6, r1
 8000a10:	e6d6      	b.n	80007c0 <__aeabi_fadd+0x8c>
 8000a12:	2e00      	cmp	r6, #0
 8000a14:	d149      	bne.n	8000aaa <__aeabi_fadd+0x376>
 8000a16:	2900      	cmp	r1, #0
 8000a18:	d068      	beq.n	8000aec <__aeabi_fadd+0x3b8>
 8000a1a:	4667      	mov	r7, ip
 8000a1c:	464c      	mov	r4, r9
 8000a1e:	e77c      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000a20:	1870      	adds	r0, r6, r1
 8000a22:	0143      	lsls	r3, r0, #5
 8000a24:	d574      	bpl.n	8000b10 <__aeabi_fadd+0x3dc>
 8000a26:	4930      	ldr	r1, [pc, #192]	@ (8000ae8 <__aeabi_fadd+0x3b4>)
 8000a28:	0840      	lsrs	r0, r0, #1
 8000a2a:	4001      	ands	r1, r0
 8000a2c:	0743      	lsls	r3, r0, #29
 8000a2e:	d009      	beq.n	8000a44 <__aeabi_fadd+0x310>
 8000a30:	230f      	movs	r3, #15
 8000a32:	4003      	ands	r3, r0
 8000a34:	2b04      	cmp	r3, #4
 8000a36:	d005      	beq.n	8000a44 <__aeabi_fadd+0x310>
 8000a38:	2302      	movs	r3, #2
 8000a3a:	1d0e      	adds	r6, r1, #4
 8000a3c:	e6c0      	b.n	80007c0 <__aeabi_fadd+0x8c>
 8000a3e:	2301      	movs	r3, #1
 8000a40:	08cf      	lsrs	r7, r1, #3
 8000a42:	e6c1      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000a44:	2302      	movs	r3, #2
 8000a46:	08cf      	lsrs	r7, r1, #3
 8000a48:	e6be      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000a4a:	2520      	movs	r5, #32
 8000a4c:	0030      	movs	r0, r6
 8000a4e:	40d8      	lsrs	r0, r3
 8000a50:	1aeb      	subs	r3, r5, r3
 8000a52:	409e      	lsls	r6, r3
 8000a54:	0033      	movs	r3, r6
 8000a56:	1e5d      	subs	r5, r3, #1
 8000a58:	41ab      	sbcs	r3, r5
 8000a5a:	4303      	orrs	r3, r0
 8000a5c:	0015      	movs	r5, r2
 8000a5e:	185e      	adds	r6, r3, r1
 8000a60:	e7a0      	b.n	80009a4 <__aeabi_fadd+0x270>
 8000a62:	2900      	cmp	r1, #0
 8000a64:	d100      	bne.n	8000a68 <__aeabi_fadd+0x334>
 8000a66:	e765      	b.n	8000934 <__aeabi_fadd+0x200>
 8000a68:	464c      	mov	r4, r9
 8000a6a:	4667      	mov	r7, ip
 8000a6c:	e6ac      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000a6e:	1b8f      	subs	r7, r1, r6
 8000a70:	017b      	lsls	r3, r7, #5
 8000a72:	d52e      	bpl.n	8000ad2 <__aeabi_fadd+0x39e>
 8000a74:	01bf      	lsls	r7, r7, #6
 8000a76:	09bf      	lsrs	r7, r7, #6
 8000a78:	0038      	movs	r0, r7
 8000a7a:	f002 fe77 	bl	800376c <__clzsi2>
 8000a7e:	003b      	movs	r3, r7
 8000a80:	3805      	subs	r0, #5
 8000a82:	4083      	lsls	r3, r0
 8000a84:	464c      	mov	r4, r9
 8000a86:	3501      	adds	r5, #1
 8000a88:	e710      	b.n	80008ac <__aeabi_fadd+0x178>
 8000a8a:	2e00      	cmp	r6, #0
 8000a8c:	d100      	bne.n	8000a90 <__aeabi_fadd+0x35c>
 8000a8e:	e740      	b.n	8000912 <__aeabi_fadd+0x1de>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fadd+0x362>
 8000a94:	e741      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000a96:	2380      	movs	r3, #128	@ 0x80
 8000a98:	03db      	lsls	r3, r3, #15
 8000a9a:	429f      	cmp	r7, r3
 8000a9c:	d200      	bcs.n	8000aa0 <__aeabi_fadd+0x36c>
 8000a9e:	e73c      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000aa0:	459c      	cmp	ip, r3
 8000aa2:	d300      	bcc.n	8000aa6 <__aeabi_fadd+0x372>
 8000aa4:	e739      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000aa6:	4667      	mov	r7, ip
 8000aa8:	e737      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000aaa:	2900      	cmp	r1, #0
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_fadd+0x37c>
 8000aae:	e734      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	03db      	lsls	r3, r3, #15
 8000ab4:	429f      	cmp	r7, r3
 8000ab6:	d200      	bcs.n	8000aba <__aeabi_fadd+0x386>
 8000ab8:	e72f      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000aba:	459c      	cmp	ip, r3
 8000abc:	d300      	bcc.n	8000ac0 <__aeabi_fadd+0x38c>
 8000abe:	e72c      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000ac0:	464c      	mov	r4, r9
 8000ac2:	4667      	mov	r7, ip
 8000ac4:	e729      	b.n	800091a <__aeabi_fadd+0x1e6>
 8000ac6:	2900      	cmp	r1, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fadd+0x398>
 8000aca:	e734      	b.n	8000936 <__aeabi_fadd+0x202>
 8000acc:	2300      	movs	r3, #0
 8000ace:	08cf      	lsrs	r7, r1, #3
 8000ad0:	e67a      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000ad2:	464c      	mov	r4, r9
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	08ff      	lsrs	r7, r7, #3
 8000ad8:	e676      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000ada:	2f00      	cmp	r7, #0
 8000adc:	d100      	bne.n	8000ae0 <__aeabi_fadd+0x3ac>
 8000ade:	e729      	b.n	8000934 <__aeabi_fadd+0x200>
 8000ae0:	08ff      	lsrs	r7, r7, #3
 8000ae2:	e671      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000ae4:	fbffffff 	.word	0xfbffffff
 8000ae8:	7dffffff 	.word	0x7dffffff
 8000aec:	2280      	movs	r2, #128	@ 0x80
 8000aee:	2400      	movs	r4, #0
 8000af0:	20ff      	movs	r0, #255	@ 0xff
 8000af2:	03d2      	lsls	r2, r2, #15
 8000af4:	e69d      	b.n	8000832 <__aeabi_fadd+0xfe>
 8000af6:	2300      	movs	r3, #0
 8000af8:	e666      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000afa:	2300      	movs	r3, #0
 8000afc:	08d7      	lsrs	r7, r2, #3
 8000afe:	e663      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000b00:	2001      	movs	r0, #1
 8000b02:	0172      	lsls	r2, r6, #5
 8000b04:	d500      	bpl.n	8000b08 <__aeabi_fadd+0x3d4>
 8000b06:	e6e7      	b.n	80008d8 <__aeabi_fadd+0x1a4>
 8000b08:	0031      	movs	r1, r6
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	08cf      	lsrs	r7, r1, #3
 8000b0e:	e65b      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000b10:	2301      	movs	r3, #1
 8000b12:	08c7      	lsrs	r7, r0, #3
 8000b14:	e658      	b.n	80007c8 <__aeabi_fadd+0x94>
 8000b16:	46c0      	nop			@ (mov r8, r8)

08000b18 <__aeabi_fdiv>:
 8000b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b1a:	4646      	mov	r6, r8
 8000b1c:	464f      	mov	r7, r9
 8000b1e:	46d6      	mov	lr, sl
 8000b20:	0245      	lsls	r5, r0, #9
 8000b22:	b5c0      	push	{r6, r7, lr}
 8000b24:	0fc3      	lsrs	r3, r0, #31
 8000b26:	0047      	lsls	r7, r0, #1
 8000b28:	4698      	mov	r8, r3
 8000b2a:	1c0e      	adds	r6, r1, #0
 8000b2c:	0a6d      	lsrs	r5, r5, #9
 8000b2e:	0e3f      	lsrs	r7, r7, #24
 8000b30:	d05b      	beq.n	8000bea <__aeabi_fdiv+0xd2>
 8000b32:	2fff      	cmp	r7, #255	@ 0xff
 8000b34:	d021      	beq.n	8000b7a <__aeabi_fdiv+0x62>
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	00ed      	lsls	r5, r5, #3
 8000b3a:	04db      	lsls	r3, r3, #19
 8000b3c:	431d      	orrs	r5, r3
 8000b3e:	2300      	movs	r3, #0
 8000b40:	4699      	mov	r9, r3
 8000b42:	469a      	mov	sl, r3
 8000b44:	3f7f      	subs	r7, #127	@ 0x7f
 8000b46:	0274      	lsls	r4, r6, #9
 8000b48:	0073      	lsls	r3, r6, #1
 8000b4a:	0a64      	lsrs	r4, r4, #9
 8000b4c:	0e1b      	lsrs	r3, r3, #24
 8000b4e:	0ff6      	lsrs	r6, r6, #31
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d020      	beq.n	8000b96 <__aeabi_fdiv+0x7e>
 8000b54:	2bff      	cmp	r3, #255	@ 0xff
 8000b56:	d043      	beq.n	8000be0 <__aeabi_fdiv+0xc8>
 8000b58:	2280      	movs	r2, #128	@ 0x80
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	00e4      	lsls	r4, r4, #3
 8000b5e:	04d2      	lsls	r2, r2, #19
 8000b60:	4314      	orrs	r4, r2
 8000b62:	3b7f      	subs	r3, #127	@ 0x7f
 8000b64:	4642      	mov	r2, r8
 8000b66:	1aff      	subs	r7, r7, r3
 8000b68:	464b      	mov	r3, r9
 8000b6a:	4072      	eors	r2, r6
 8000b6c:	2b0f      	cmp	r3, #15
 8000b6e:	d900      	bls.n	8000b72 <__aeabi_fdiv+0x5a>
 8000b70:	e09d      	b.n	8000cae <__aeabi_fdiv+0x196>
 8000b72:	4971      	ldr	r1, [pc, #452]	@ (8000d38 <__aeabi_fdiv+0x220>)
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	58cb      	ldr	r3, [r1, r3]
 8000b78:	469f      	mov	pc, r3
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	d15a      	bne.n	8000c34 <__aeabi_fdiv+0x11c>
 8000b7e:	2308      	movs	r3, #8
 8000b80:	4699      	mov	r9, r3
 8000b82:	3b06      	subs	r3, #6
 8000b84:	0274      	lsls	r4, r6, #9
 8000b86:	469a      	mov	sl, r3
 8000b88:	0073      	lsls	r3, r6, #1
 8000b8a:	27ff      	movs	r7, #255	@ 0xff
 8000b8c:	0a64      	lsrs	r4, r4, #9
 8000b8e:	0e1b      	lsrs	r3, r3, #24
 8000b90:	0ff6      	lsrs	r6, r6, #31
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d1de      	bne.n	8000b54 <__aeabi_fdiv+0x3c>
 8000b96:	2c00      	cmp	r4, #0
 8000b98:	d13b      	bne.n	8000c12 <__aeabi_fdiv+0xfa>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	4642      	mov	r2, r8
 8000b9e:	4649      	mov	r1, r9
 8000ba0:	4072      	eors	r2, r6
 8000ba2:	4319      	orrs	r1, r3
 8000ba4:	290e      	cmp	r1, #14
 8000ba6:	d818      	bhi.n	8000bda <__aeabi_fdiv+0xc2>
 8000ba8:	4864      	ldr	r0, [pc, #400]	@ (8000d3c <__aeabi_fdiv+0x224>)
 8000baa:	0089      	lsls	r1, r1, #2
 8000bac:	5841      	ldr	r1, [r0, r1]
 8000bae:	468f      	mov	pc, r1
 8000bb0:	4653      	mov	r3, sl
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d100      	bne.n	8000bb8 <__aeabi_fdiv+0xa0>
 8000bb6:	e0b8      	b.n	8000d2a <__aeabi_fdiv+0x212>
 8000bb8:	2b03      	cmp	r3, #3
 8000bba:	d06e      	beq.n	8000c9a <__aeabi_fdiv+0x182>
 8000bbc:	4642      	mov	r2, r8
 8000bbe:	002c      	movs	r4, r5
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d140      	bne.n	8000c46 <__aeabi_fdiv+0x12e>
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	2400      	movs	r4, #0
 8000bc8:	05c0      	lsls	r0, r0, #23
 8000bca:	4320      	orrs	r0, r4
 8000bcc:	07d2      	lsls	r2, r2, #31
 8000bce:	4310      	orrs	r0, r2
 8000bd0:	bce0      	pop	{r5, r6, r7}
 8000bd2:	46ba      	mov	sl, r7
 8000bd4:	46b1      	mov	r9, r6
 8000bd6:	46a8      	mov	r8, r5
 8000bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bda:	20ff      	movs	r0, #255	@ 0xff
 8000bdc:	2400      	movs	r4, #0
 8000bde:	e7f3      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000be0:	2c00      	cmp	r4, #0
 8000be2:	d120      	bne.n	8000c26 <__aeabi_fdiv+0x10e>
 8000be4:	2302      	movs	r3, #2
 8000be6:	3fff      	subs	r7, #255	@ 0xff
 8000be8:	e7d8      	b.n	8000b9c <__aeabi_fdiv+0x84>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d105      	bne.n	8000bfa <__aeabi_fdiv+0xe2>
 8000bee:	2304      	movs	r3, #4
 8000bf0:	4699      	mov	r9, r3
 8000bf2:	3b03      	subs	r3, #3
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	469a      	mov	sl, r3
 8000bf8:	e7a5      	b.n	8000b46 <__aeabi_fdiv+0x2e>
 8000bfa:	0028      	movs	r0, r5
 8000bfc:	f002 fdb6 	bl	800376c <__clzsi2>
 8000c00:	2776      	movs	r7, #118	@ 0x76
 8000c02:	1f43      	subs	r3, r0, #5
 8000c04:	409d      	lsls	r5, r3
 8000c06:	2300      	movs	r3, #0
 8000c08:	427f      	negs	r7, r7
 8000c0a:	4699      	mov	r9, r3
 8000c0c:	469a      	mov	sl, r3
 8000c0e:	1a3f      	subs	r7, r7, r0
 8000c10:	e799      	b.n	8000b46 <__aeabi_fdiv+0x2e>
 8000c12:	0020      	movs	r0, r4
 8000c14:	f002 fdaa 	bl	800376c <__clzsi2>
 8000c18:	1f43      	subs	r3, r0, #5
 8000c1a:	409c      	lsls	r4, r3
 8000c1c:	2376      	movs	r3, #118	@ 0x76
 8000c1e:	425b      	negs	r3, r3
 8000c20:	1a1b      	subs	r3, r3, r0
 8000c22:	2000      	movs	r0, #0
 8000c24:	e79e      	b.n	8000b64 <__aeabi_fdiv+0x4c>
 8000c26:	2303      	movs	r3, #3
 8000c28:	464a      	mov	r2, r9
 8000c2a:	431a      	orrs	r2, r3
 8000c2c:	4691      	mov	r9, r2
 8000c2e:	2003      	movs	r0, #3
 8000c30:	33fc      	adds	r3, #252	@ 0xfc
 8000c32:	e797      	b.n	8000b64 <__aeabi_fdiv+0x4c>
 8000c34:	230c      	movs	r3, #12
 8000c36:	4699      	mov	r9, r3
 8000c38:	3b09      	subs	r3, #9
 8000c3a:	27ff      	movs	r7, #255	@ 0xff
 8000c3c:	469a      	mov	sl, r3
 8000c3e:	e782      	b.n	8000b46 <__aeabi_fdiv+0x2e>
 8000c40:	2803      	cmp	r0, #3
 8000c42:	d02c      	beq.n	8000c9e <__aeabi_fdiv+0x186>
 8000c44:	0032      	movs	r2, r6
 8000c46:	0038      	movs	r0, r7
 8000c48:	307f      	adds	r0, #127	@ 0x7f
 8000c4a:	2800      	cmp	r0, #0
 8000c4c:	dd47      	ble.n	8000cde <__aeabi_fdiv+0x1c6>
 8000c4e:	0763      	lsls	r3, r4, #29
 8000c50:	d004      	beq.n	8000c5c <__aeabi_fdiv+0x144>
 8000c52:	230f      	movs	r3, #15
 8000c54:	4023      	ands	r3, r4
 8000c56:	2b04      	cmp	r3, #4
 8000c58:	d000      	beq.n	8000c5c <__aeabi_fdiv+0x144>
 8000c5a:	3404      	adds	r4, #4
 8000c5c:	0123      	lsls	r3, r4, #4
 8000c5e:	d503      	bpl.n	8000c68 <__aeabi_fdiv+0x150>
 8000c60:	0038      	movs	r0, r7
 8000c62:	4b37      	ldr	r3, [pc, #220]	@ (8000d40 <__aeabi_fdiv+0x228>)
 8000c64:	3080      	adds	r0, #128	@ 0x80
 8000c66:	401c      	ands	r4, r3
 8000c68:	28fe      	cmp	r0, #254	@ 0xfe
 8000c6a:	dcb6      	bgt.n	8000bda <__aeabi_fdiv+0xc2>
 8000c6c:	01a4      	lsls	r4, r4, #6
 8000c6e:	0a64      	lsrs	r4, r4, #9
 8000c70:	b2c0      	uxtb	r0, r0
 8000c72:	e7a9      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000c74:	2480      	movs	r4, #128	@ 0x80
 8000c76:	2200      	movs	r2, #0
 8000c78:	20ff      	movs	r0, #255	@ 0xff
 8000c7a:	03e4      	lsls	r4, r4, #15
 8000c7c:	e7a4      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000c7e:	2380      	movs	r3, #128	@ 0x80
 8000c80:	03db      	lsls	r3, r3, #15
 8000c82:	421d      	tst	r5, r3
 8000c84:	d001      	beq.n	8000c8a <__aeabi_fdiv+0x172>
 8000c86:	421c      	tst	r4, r3
 8000c88:	d00b      	beq.n	8000ca2 <__aeabi_fdiv+0x18a>
 8000c8a:	2480      	movs	r4, #128	@ 0x80
 8000c8c:	03e4      	lsls	r4, r4, #15
 8000c8e:	432c      	orrs	r4, r5
 8000c90:	0264      	lsls	r4, r4, #9
 8000c92:	4642      	mov	r2, r8
 8000c94:	20ff      	movs	r0, #255	@ 0xff
 8000c96:	0a64      	lsrs	r4, r4, #9
 8000c98:	e796      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000c9a:	4646      	mov	r6, r8
 8000c9c:	002c      	movs	r4, r5
 8000c9e:	2380      	movs	r3, #128	@ 0x80
 8000ca0:	03db      	lsls	r3, r3, #15
 8000ca2:	431c      	orrs	r4, r3
 8000ca4:	0264      	lsls	r4, r4, #9
 8000ca6:	0032      	movs	r2, r6
 8000ca8:	20ff      	movs	r0, #255	@ 0xff
 8000caa:	0a64      	lsrs	r4, r4, #9
 8000cac:	e78c      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000cae:	016d      	lsls	r5, r5, #5
 8000cb0:	0160      	lsls	r0, r4, #5
 8000cb2:	4285      	cmp	r5, r0
 8000cb4:	d22d      	bcs.n	8000d12 <__aeabi_fdiv+0x1fa>
 8000cb6:	231b      	movs	r3, #27
 8000cb8:	2400      	movs	r4, #0
 8000cba:	3f01      	subs	r7, #1
 8000cbc:	2601      	movs	r6, #1
 8000cbe:	0029      	movs	r1, r5
 8000cc0:	0064      	lsls	r4, r4, #1
 8000cc2:	006d      	lsls	r5, r5, #1
 8000cc4:	2900      	cmp	r1, #0
 8000cc6:	db01      	blt.n	8000ccc <__aeabi_fdiv+0x1b4>
 8000cc8:	4285      	cmp	r5, r0
 8000cca:	d301      	bcc.n	8000cd0 <__aeabi_fdiv+0x1b8>
 8000ccc:	1a2d      	subs	r5, r5, r0
 8000cce:	4334      	orrs	r4, r6
 8000cd0:	3b01      	subs	r3, #1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d1f3      	bne.n	8000cbe <__aeabi_fdiv+0x1a6>
 8000cd6:	1e6b      	subs	r3, r5, #1
 8000cd8:	419d      	sbcs	r5, r3
 8000cda:	432c      	orrs	r4, r5
 8000cdc:	e7b3      	b.n	8000c46 <__aeabi_fdiv+0x12e>
 8000cde:	2301      	movs	r3, #1
 8000ce0:	1a1b      	subs	r3, r3, r0
 8000ce2:	2b1b      	cmp	r3, #27
 8000ce4:	dd00      	ble.n	8000ce8 <__aeabi_fdiv+0x1d0>
 8000ce6:	e76d      	b.n	8000bc4 <__aeabi_fdiv+0xac>
 8000ce8:	0021      	movs	r1, r4
 8000cea:	379e      	adds	r7, #158	@ 0x9e
 8000cec:	40d9      	lsrs	r1, r3
 8000cee:	40bc      	lsls	r4, r7
 8000cf0:	000b      	movs	r3, r1
 8000cf2:	1e61      	subs	r1, r4, #1
 8000cf4:	418c      	sbcs	r4, r1
 8000cf6:	4323      	orrs	r3, r4
 8000cf8:	0759      	lsls	r1, r3, #29
 8000cfa:	d004      	beq.n	8000d06 <__aeabi_fdiv+0x1ee>
 8000cfc:	210f      	movs	r1, #15
 8000cfe:	4019      	ands	r1, r3
 8000d00:	2904      	cmp	r1, #4
 8000d02:	d000      	beq.n	8000d06 <__aeabi_fdiv+0x1ee>
 8000d04:	3304      	adds	r3, #4
 8000d06:	0159      	lsls	r1, r3, #5
 8000d08:	d413      	bmi.n	8000d32 <__aeabi_fdiv+0x21a>
 8000d0a:	019b      	lsls	r3, r3, #6
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	0a5c      	lsrs	r4, r3, #9
 8000d10:	e75a      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000d12:	231a      	movs	r3, #26
 8000d14:	2401      	movs	r4, #1
 8000d16:	1a2d      	subs	r5, r5, r0
 8000d18:	e7d0      	b.n	8000cbc <__aeabi_fdiv+0x1a4>
 8000d1a:	1e98      	subs	r0, r3, #2
 8000d1c:	4243      	negs	r3, r0
 8000d1e:	4158      	adcs	r0, r3
 8000d20:	4240      	negs	r0, r0
 8000d22:	0032      	movs	r2, r6
 8000d24:	2400      	movs	r4, #0
 8000d26:	b2c0      	uxtb	r0, r0
 8000d28:	e74e      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000d2a:	4642      	mov	r2, r8
 8000d2c:	20ff      	movs	r0, #255	@ 0xff
 8000d2e:	2400      	movs	r4, #0
 8000d30:	e74a      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000d32:	2001      	movs	r0, #1
 8000d34:	2400      	movs	r4, #0
 8000d36:	e747      	b.n	8000bc8 <__aeabi_fdiv+0xb0>
 8000d38:	0800db24 	.word	0x0800db24
 8000d3c:	0800db64 	.word	0x0800db64
 8000d40:	f7ffffff 	.word	0xf7ffffff

08000d44 <__eqsf2>:
 8000d44:	b570      	push	{r4, r5, r6, lr}
 8000d46:	0042      	lsls	r2, r0, #1
 8000d48:	024e      	lsls	r6, r1, #9
 8000d4a:	004c      	lsls	r4, r1, #1
 8000d4c:	0245      	lsls	r5, r0, #9
 8000d4e:	0a6d      	lsrs	r5, r5, #9
 8000d50:	0e12      	lsrs	r2, r2, #24
 8000d52:	0fc3      	lsrs	r3, r0, #31
 8000d54:	0a76      	lsrs	r6, r6, #9
 8000d56:	0e24      	lsrs	r4, r4, #24
 8000d58:	0fc9      	lsrs	r1, r1, #31
 8000d5a:	2aff      	cmp	r2, #255	@ 0xff
 8000d5c:	d010      	beq.n	8000d80 <__eqsf2+0x3c>
 8000d5e:	2cff      	cmp	r4, #255	@ 0xff
 8000d60:	d00c      	beq.n	8000d7c <__eqsf2+0x38>
 8000d62:	2001      	movs	r0, #1
 8000d64:	42a2      	cmp	r2, r4
 8000d66:	d10a      	bne.n	8000d7e <__eqsf2+0x3a>
 8000d68:	42b5      	cmp	r5, r6
 8000d6a:	d108      	bne.n	8000d7e <__eqsf2+0x3a>
 8000d6c:	428b      	cmp	r3, r1
 8000d6e:	d00f      	beq.n	8000d90 <__eqsf2+0x4c>
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d104      	bne.n	8000d7e <__eqsf2+0x3a>
 8000d74:	0028      	movs	r0, r5
 8000d76:	1e43      	subs	r3, r0, #1
 8000d78:	4198      	sbcs	r0, r3
 8000d7a:	e000      	b.n	8000d7e <__eqsf2+0x3a>
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
 8000d80:	2001      	movs	r0, #1
 8000d82:	2cff      	cmp	r4, #255	@ 0xff
 8000d84:	d1fb      	bne.n	8000d7e <__eqsf2+0x3a>
 8000d86:	4335      	orrs	r5, r6
 8000d88:	d1f9      	bne.n	8000d7e <__eqsf2+0x3a>
 8000d8a:	404b      	eors	r3, r1
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	e7f6      	b.n	8000d7e <__eqsf2+0x3a>
 8000d90:	2000      	movs	r0, #0
 8000d92:	e7f4      	b.n	8000d7e <__eqsf2+0x3a>

08000d94 <__gesf2>:
 8000d94:	b530      	push	{r4, r5, lr}
 8000d96:	0042      	lsls	r2, r0, #1
 8000d98:	0244      	lsls	r4, r0, #9
 8000d9a:	024d      	lsls	r5, r1, #9
 8000d9c:	0fc3      	lsrs	r3, r0, #31
 8000d9e:	0048      	lsls	r0, r1, #1
 8000da0:	0a64      	lsrs	r4, r4, #9
 8000da2:	0e12      	lsrs	r2, r2, #24
 8000da4:	0a6d      	lsrs	r5, r5, #9
 8000da6:	0e00      	lsrs	r0, r0, #24
 8000da8:	0fc9      	lsrs	r1, r1, #31
 8000daa:	2aff      	cmp	r2, #255	@ 0xff
 8000dac:	d018      	beq.n	8000de0 <__gesf2+0x4c>
 8000dae:	28ff      	cmp	r0, #255	@ 0xff
 8000db0:	d00a      	beq.n	8000dc8 <__gesf2+0x34>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	d11e      	bne.n	8000df4 <__gesf2+0x60>
 8000db6:	2800      	cmp	r0, #0
 8000db8:	d10a      	bne.n	8000dd0 <__gesf2+0x3c>
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d029      	beq.n	8000e12 <__gesf2+0x7e>
 8000dbe:	2c00      	cmp	r4, #0
 8000dc0:	d12d      	bne.n	8000e1e <__gesf2+0x8a>
 8000dc2:	0048      	lsls	r0, r1, #1
 8000dc4:	3801      	subs	r0, #1
 8000dc6:	bd30      	pop	{r4, r5, pc}
 8000dc8:	2d00      	cmp	r5, #0
 8000dca:	d125      	bne.n	8000e18 <__gesf2+0x84>
 8000dcc:	2a00      	cmp	r2, #0
 8000dce:	d101      	bne.n	8000dd4 <__gesf2+0x40>
 8000dd0:	2c00      	cmp	r4, #0
 8000dd2:	d0f6      	beq.n	8000dc2 <__gesf2+0x2e>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d019      	beq.n	8000e0c <__gesf2+0x78>
 8000dd8:	2001      	movs	r0, #1
 8000dda:	425b      	negs	r3, r3
 8000ddc:	4318      	orrs	r0, r3
 8000dde:	e7f2      	b.n	8000dc6 <__gesf2+0x32>
 8000de0:	2c00      	cmp	r4, #0
 8000de2:	d119      	bne.n	8000e18 <__gesf2+0x84>
 8000de4:	28ff      	cmp	r0, #255	@ 0xff
 8000de6:	d1f7      	bne.n	8000dd8 <__gesf2+0x44>
 8000de8:	2d00      	cmp	r5, #0
 8000dea:	d115      	bne.n	8000e18 <__gesf2+0x84>
 8000dec:	2000      	movs	r0, #0
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d1f2      	bne.n	8000dd8 <__gesf2+0x44>
 8000df2:	e7e8      	b.n	8000dc6 <__gesf2+0x32>
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d0ef      	beq.n	8000dd8 <__gesf2+0x44>
 8000df8:	428b      	cmp	r3, r1
 8000dfa:	d1ed      	bne.n	8000dd8 <__gesf2+0x44>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	dceb      	bgt.n	8000dd8 <__gesf2+0x44>
 8000e00:	db04      	blt.n	8000e0c <__gesf2+0x78>
 8000e02:	42ac      	cmp	r4, r5
 8000e04:	d8e8      	bhi.n	8000dd8 <__gesf2+0x44>
 8000e06:	2000      	movs	r0, #0
 8000e08:	42ac      	cmp	r4, r5
 8000e0a:	d2dc      	bcs.n	8000dc6 <__gesf2+0x32>
 8000e0c:	0058      	lsls	r0, r3, #1
 8000e0e:	3801      	subs	r0, #1
 8000e10:	e7d9      	b.n	8000dc6 <__gesf2+0x32>
 8000e12:	2c00      	cmp	r4, #0
 8000e14:	d0d7      	beq.n	8000dc6 <__gesf2+0x32>
 8000e16:	e7df      	b.n	8000dd8 <__gesf2+0x44>
 8000e18:	2002      	movs	r0, #2
 8000e1a:	4240      	negs	r0, r0
 8000e1c:	e7d3      	b.n	8000dc6 <__gesf2+0x32>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d1da      	bne.n	8000dd8 <__gesf2+0x44>
 8000e22:	e7ee      	b.n	8000e02 <__gesf2+0x6e>

08000e24 <__lesf2>:
 8000e24:	b530      	push	{r4, r5, lr}
 8000e26:	0042      	lsls	r2, r0, #1
 8000e28:	0244      	lsls	r4, r0, #9
 8000e2a:	024d      	lsls	r5, r1, #9
 8000e2c:	0fc3      	lsrs	r3, r0, #31
 8000e2e:	0048      	lsls	r0, r1, #1
 8000e30:	0a64      	lsrs	r4, r4, #9
 8000e32:	0e12      	lsrs	r2, r2, #24
 8000e34:	0a6d      	lsrs	r5, r5, #9
 8000e36:	0e00      	lsrs	r0, r0, #24
 8000e38:	0fc9      	lsrs	r1, r1, #31
 8000e3a:	2aff      	cmp	r2, #255	@ 0xff
 8000e3c:	d017      	beq.n	8000e6e <__lesf2+0x4a>
 8000e3e:	28ff      	cmp	r0, #255	@ 0xff
 8000e40:	d00a      	beq.n	8000e58 <__lesf2+0x34>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	d11b      	bne.n	8000e7e <__lesf2+0x5a>
 8000e46:	2800      	cmp	r0, #0
 8000e48:	d10a      	bne.n	8000e60 <__lesf2+0x3c>
 8000e4a:	2d00      	cmp	r5, #0
 8000e4c:	d01d      	beq.n	8000e8a <__lesf2+0x66>
 8000e4e:	2c00      	cmp	r4, #0
 8000e50:	d12d      	bne.n	8000eae <__lesf2+0x8a>
 8000e52:	0048      	lsls	r0, r1, #1
 8000e54:	3801      	subs	r0, #1
 8000e56:	e011      	b.n	8000e7c <__lesf2+0x58>
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d10e      	bne.n	8000e7a <__lesf2+0x56>
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	d101      	bne.n	8000e64 <__lesf2+0x40>
 8000e60:	2c00      	cmp	r4, #0
 8000e62:	d0f6      	beq.n	8000e52 <__lesf2+0x2e>
 8000e64:	428b      	cmp	r3, r1
 8000e66:	d10c      	bne.n	8000e82 <__lesf2+0x5e>
 8000e68:	0058      	lsls	r0, r3, #1
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e006      	b.n	8000e7c <__lesf2+0x58>
 8000e6e:	2c00      	cmp	r4, #0
 8000e70:	d103      	bne.n	8000e7a <__lesf2+0x56>
 8000e72:	28ff      	cmp	r0, #255	@ 0xff
 8000e74:	d105      	bne.n	8000e82 <__lesf2+0x5e>
 8000e76:	2d00      	cmp	r5, #0
 8000e78:	d015      	beq.n	8000ea6 <__lesf2+0x82>
 8000e7a:	2002      	movs	r0, #2
 8000e7c:	bd30      	pop	{r4, r5, pc}
 8000e7e:	2800      	cmp	r0, #0
 8000e80:	d106      	bne.n	8000e90 <__lesf2+0x6c>
 8000e82:	2001      	movs	r0, #1
 8000e84:	425b      	negs	r3, r3
 8000e86:	4318      	orrs	r0, r3
 8000e88:	e7f8      	b.n	8000e7c <__lesf2+0x58>
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d0f6      	beq.n	8000e7c <__lesf2+0x58>
 8000e8e:	e7f8      	b.n	8000e82 <__lesf2+0x5e>
 8000e90:	428b      	cmp	r3, r1
 8000e92:	d1f6      	bne.n	8000e82 <__lesf2+0x5e>
 8000e94:	4282      	cmp	r2, r0
 8000e96:	dcf4      	bgt.n	8000e82 <__lesf2+0x5e>
 8000e98:	dbe6      	blt.n	8000e68 <__lesf2+0x44>
 8000e9a:	42ac      	cmp	r4, r5
 8000e9c:	d8f1      	bhi.n	8000e82 <__lesf2+0x5e>
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	42ac      	cmp	r4, r5
 8000ea2:	d2eb      	bcs.n	8000e7c <__lesf2+0x58>
 8000ea4:	e7e0      	b.n	8000e68 <__lesf2+0x44>
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d1ea      	bne.n	8000e82 <__lesf2+0x5e>
 8000eac:	e7e6      	b.n	8000e7c <__lesf2+0x58>
 8000eae:	428b      	cmp	r3, r1
 8000eb0:	d1e7      	bne.n	8000e82 <__lesf2+0x5e>
 8000eb2:	e7f2      	b.n	8000e9a <__lesf2+0x76>

08000eb4 <__aeabi_fmul>:
 8000eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eb6:	464f      	mov	r7, r9
 8000eb8:	4646      	mov	r6, r8
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	0044      	lsls	r4, r0, #1
 8000ebe:	b5c0      	push	{r6, r7, lr}
 8000ec0:	0246      	lsls	r6, r0, #9
 8000ec2:	1c0f      	adds	r7, r1, #0
 8000ec4:	0a76      	lsrs	r6, r6, #9
 8000ec6:	0e24      	lsrs	r4, r4, #24
 8000ec8:	0fc5      	lsrs	r5, r0, #31
 8000eca:	2c00      	cmp	r4, #0
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_fmul+0x1c>
 8000ece:	e0da      	b.n	8001086 <__aeabi_fmul+0x1d2>
 8000ed0:	2cff      	cmp	r4, #255	@ 0xff
 8000ed2:	d074      	beq.n	8000fbe <__aeabi_fmul+0x10a>
 8000ed4:	2380      	movs	r3, #128	@ 0x80
 8000ed6:	00f6      	lsls	r6, r6, #3
 8000ed8:	04db      	lsls	r3, r3, #19
 8000eda:	431e      	orrs	r6, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	4699      	mov	r9, r3
 8000ee0:	469a      	mov	sl, r3
 8000ee2:	3c7f      	subs	r4, #127	@ 0x7f
 8000ee4:	027b      	lsls	r3, r7, #9
 8000ee6:	0a5b      	lsrs	r3, r3, #9
 8000ee8:	4698      	mov	r8, r3
 8000eea:	007b      	lsls	r3, r7, #1
 8000eec:	0e1b      	lsrs	r3, r3, #24
 8000eee:	0fff      	lsrs	r7, r7, #31
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d074      	beq.n	8000fde <__aeabi_fmul+0x12a>
 8000ef4:	2bff      	cmp	r3, #255	@ 0xff
 8000ef6:	d100      	bne.n	8000efa <__aeabi_fmul+0x46>
 8000ef8:	e08e      	b.n	8001018 <__aeabi_fmul+0x164>
 8000efa:	4642      	mov	r2, r8
 8000efc:	2180      	movs	r1, #128	@ 0x80
 8000efe:	00d2      	lsls	r2, r2, #3
 8000f00:	04c9      	lsls	r1, r1, #19
 8000f02:	4311      	orrs	r1, r2
 8000f04:	3b7f      	subs	r3, #127	@ 0x7f
 8000f06:	002a      	movs	r2, r5
 8000f08:	18e4      	adds	r4, r4, r3
 8000f0a:	464b      	mov	r3, r9
 8000f0c:	407a      	eors	r2, r7
 8000f0e:	4688      	mov	r8, r1
 8000f10:	b2d2      	uxtb	r2, r2
 8000f12:	2b0a      	cmp	r3, #10
 8000f14:	dc75      	bgt.n	8001002 <__aeabi_fmul+0x14e>
 8000f16:	464b      	mov	r3, r9
 8000f18:	2000      	movs	r0, #0
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	dd0f      	ble.n	8000f3e <__aeabi_fmul+0x8a>
 8000f1e:	4649      	mov	r1, r9
 8000f20:	2301      	movs	r3, #1
 8000f22:	408b      	lsls	r3, r1
 8000f24:	21a6      	movs	r1, #166	@ 0xa6
 8000f26:	00c9      	lsls	r1, r1, #3
 8000f28:	420b      	tst	r3, r1
 8000f2a:	d169      	bne.n	8001000 <__aeabi_fmul+0x14c>
 8000f2c:	2190      	movs	r1, #144	@ 0x90
 8000f2e:	0089      	lsls	r1, r1, #2
 8000f30:	420b      	tst	r3, r1
 8000f32:	d000      	beq.n	8000f36 <__aeabi_fmul+0x82>
 8000f34:	e100      	b.n	8001138 <__aeabi_fmul+0x284>
 8000f36:	2188      	movs	r1, #136	@ 0x88
 8000f38:	4219      	tst	r1, r3
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_fmul+0x8a>
 8000f3c:	e0f5      	b.n	800112a <__aeabi_fmul+0x276>
 8000f3e:	4641      	mov	r1, r8
 8000f40:	0409      	lsls	r1, r1, #16
 8000f42:	0c09      	lsrs	r1, r1, #16
 8000f44:	4643      	mov	r3, r8
 8000f46:	0008      	movs	r0, r1
 8000f48:	0c35      	lsrs	r5, r6, #16
 8000f4a:	0436      	lsls	r6, r6, #16
 8000f4c:	0c1b      	lsrs	r3, r3, #16
 8000f4e:	0c36      	lsrs	r6, r6, #16
 8000f50:	4370      	muls	r0, r6
 8000f52:	4369      	muls	r1, r5
 8000f54:	435e      	muls	r6, r3
 8000f56:	435d      	muls	r5, r3
 8000f58:	1876      	adds	r6, r6, r1
 8000f5a:	0c03      	lsrs	r3, r0, #16
 8000f5c:	199b      	adds	r3, r3, r6
 8000f5e:	4299      	cmp	r1, r3
 8000f60:	d903      	bls.n	8000f6a <__aeabi_fmul+0xb6>
 8000f62:	2180      	movs	r1, #128	@ 0x80
 8000f64:	0249      	lsls	r1, r1, #9
 8000f66:	468c      	mov	ip, r1
 8000f68:	4465      	add	r5, ip
 8000f6a:	0400      	lsls	r0, r0, #16
 8000f6c:	0419      	lsls	r1, r3, #16
 8000f6e:	0c00      	lsrs	r0, r0, #16
 8000f70:	1809      	adds	r1, r1, r0
 8000f72:	018e      	lsls	r6, r1, #6
 8000f74:	1e70      	subs	r0, r6, #1
 8000f76:	4186      	sbcs	r6, r0
 8000f78:	0c1b      	lsrs	r3, r3, #16
 8000f7a:	0e89      	lsrs	r1, r1, #26
 8000f7c:	195b      	adds	r3, r3, r5
 8000f7e:	430e      	orrs	r6, r1
 8000f80:	019b      	lsls	r3, r3, #6
 8000f82:	431e      	orrs	r6, r3
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	d46c      	bmi.n	8001062 <__aeabi_fmul+0x1ae>
 8000f88:	0023      	movs	r3, r4
 8000f8a:	337f      	adds	r3, #127	@ 0x7f
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	dc00      	bgt.n	8000f92 <__aeabi_fmul+0xde>
 8000f90:	e0b1      	b.n	80010f6 <__aeabi_fmul+0x242>
 8000f92:	0015      	movs	r5, r2
 8000f94:	0771      	lsls	r1, r6, #29
 8000f96:	d00b      	beq.n	8000fb0 <__aeabi_fmul+0xfc>
 8000f98:	200f      	movs	r0, #15
 8000f9a:	0021      	movs	r1, r4
 8000f9c:	4030      	ands	r0, r6
 8000f9e:	2804      	cmp	r0, #4
 8000fa0:	d006      	beq.n	8000fb0 <__aeabi_fmul+0xfc>
 8000fa2:	3604      	adds	r6, #4
 8000fa4:	0132      	lsls	r2, r6, #4
 8000fa6:	d503      	bpl.n	8000fb0 <__aeabi_fmul+0xfc>
 8000fa8:	4b6e      	ldr	r3, [pc, #440]	@ (8001164 <__aeabi_fmul+0x2b0>)
 8000faa:	401e      	ands	r6, r3
 8000fac:	000b      	movs	r3, r1
 8000fae:	3380      	adds	r3, #128	@ 0x80
 8000fb0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000fb2:	dd00      	ble.n	8000fb6 <__aeabi_fmul+0x102>
 8000fb4:	e0bd      	b.n	8001132 <__aeabi_fmul+0x27e>
 8000fb6:	01b2      	lsls	r2, r6, #6
 8000fb8:	0a52      	lsrs	r2, r2, #9
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	e048      	b.n	8001050 <__aeabi_fmul+0x19c>
 8000fbe:	2e00      	cmp	r6, #0
 8000fc0:	d000      	beq.n	8000fc4 <__aeabi_fmul+0x110>
 8000fc2:	e092      	b.n	80010ea <__aeabi_fmul+0x236>
 8000fc4:	2308      	movs	r3, #8
 8000fc6:	4699      	mov	r9, r3
 8000fc8:	3b06      	subs	r3, #6
 8000fca:	469a      	mov	sl, r3
 8000fcc:	027b      	lsls	r3, r7, #9
 8000fce:	0a5b      	lsrs	r3, r3, #9
 8000fd0:	4698      	mov	r8, r3
 8000fd2:	007b      	lsls	r3, r7, #1
 8000fd4:	24ff      	movs	r4, #255	@ 0xff
 8000fd6:	0e1b      	lsrs	r3, r3, #24
 8000fd8:	0fff      	lsrs	r7, r7, #31
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d18a      	bne.n	8000ef4 <__aeabi_fmul+0x40>
 8000fde:	4642      	mov	r2, r8
 8000fe0:	2a00      	cmp	r2, #0
 8000fe2:	d164      	bne.n	80010ae <__aeabi_fmul+0x1fa>
 8000fe4:	4649      	mov	r1, r9
 8000fe6:	3201      	adds	r2, #1
 8000fe8:	4311      	orrs	r1, r2
 8000fea:	4689      	mov	r9, r1
 8000fec:	290a      	cmp	r1, #10
 8000fee:	dc08      	bgt.n	8001002 <__aeabi_fmul+0x14e>
 8000ff0:	407d      	eors	r5, r7
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	b2ea      	uxtb	r2, r5
 8000ff6:	2902      	cmp	r1, #2
 8000ff8:	dc91      	bgt.n	8000f1e <__aeabi_fmul+0x6a>
 8000ffa:	0015      	movs	r5, r2
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	e027      	b.n	8001050 <__aeabi_fmul+0x19c>
 8001000:	0015      	movs	r5, r2
 8001002:	4653      	mov	r3, sl
 8001004:	2b02      	cmp	r3, #2
 8001006:	d100      	bne.n	800100a <__aeabi_fmul+0x156>
 8001008:	e093      	b.n	8001132 <__aeabi_fmul+0x27e>
 800100a:	2b03      	cmp	r3, #3
 800100c:	d01a      	beq.n	8001044 <__aeabi_fmul+0x190>
 800100e:	2b01      	cmp	r3, #1
 8001010:	d12c      	bne.n	800106c <__aeabi_fmul+0x1b8>
 8001012:	2300      	movs	r3, #0
 8001014:	2200      	movs	r2, #0
 8001016:	e01b      	b.n	8001050 <__aeabi_fmul+0x19c>
 8001018:	4643      	mov	r3, r8
 800101a:	34ff      	adds	r4, #255	@ 0xff
 800101c:	2b00      	cmp	r3, #0
 800101e:	d055      	beq.n	80010cc <__aeabi_fmul+0x218>
 8001020:	2103      	movs	r1, #3
 8001022:	464b      	mov	r3, r9
 8001024:	430b      	orrs	r3, r1
 8001026:	0019      	movs	r1, r3
 8001028:	2b0a      	cmp	r3, #10
 800102a:	dc00      	bgt.n	800102e <__aeabi_fmul+0x17a>
 800102c:	e092      	b.n	8001154 <__aeabi_fmul+0x2a0>
 800102e:	2b0f      	cmp	r3, #15
 8001030:	d000      	beq.n	8001034 <__aeabi_fmul+0x180>
 8001032:	e08c      	b.n	800114e <__aeabi_fmul+0x29a>
 8001034:	2280      	movs	r2, #128	@ 0x80
 8001036:	03d2      	lsls	r2, r2, #15
 8001038:	4216      	tst	r6, r2
 800103a:	d003      	beq.n	8001044 <__aeabi_fmul+0x190>
 800103c:	4643      	mov	r3, r8
 800103e:	4213      	tst	r3, r2
 8001040:	d100      	bne.n	8001044 <__aeabi_fmul+0x190>
 8001042:	e07d      	b.n	8001140 <__aeabi_fmul+0x28c>
 8001044:	2280      	movs	r2, #128	@ 0x80
 8001046:	03d2      	lsls	r2, r2, #15
 8001048:	4332      	orrs	r2, r6
 800104a:	0252      	lsls	r2, r2, #9
 800104c:	0a52      	lsrs	r2, r2, #9
 800104e:	23ff      	movs	r3, #255	@ 0xff
 8001050:	05d8      	lsls	r0, r3, #23
 8001052:	07ed      	lsls	r5, r5, #31
 8001054:	4310      	orrs	r0, r2
 8001056:	4328      	orrs	r0, r5
 8001058:	bce0      	pop	{r5, r6, r7}
 800105a:	46ba      	mov	sl, r7
 800105c:	46b1      	mov	r9, r6
 800105e:	46a8      	mov	r8, r5
 8001060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001062:	2301      	movs	r3, #1
 8001064:	0015      	movs	r5, r2
 8001066:	0871      	lsrs	r1, r6, #1
 8001068:	401e      	ands	r6, r3
 800106a:	430e      	orrs	r6, r1
 800106c:	0023      	movs	r3, r4
 800106e:	3380      	adds	r3, #128	@ 0x80
 8001070:	1c61      	adds	r1, r4, #1
 8001072:	2b00      	cmp	r3, #0
 8001074:	dd41      	ble.n	80010fa <__aeabi_fmul+0x246>
 8001076:	0772      	lsls	r2, r6, #29
 8001078:	d094      	beq.n	8000fa4 <__aeabi_fmul+0xf0>
 800107a:	220f      	movs	r2, #15
 800107c:	4032      	ands	r2, r6
 800107e:	2a04      	cmp	r2, #4
 8001080:	d000      	beq.n	8001084 <__aeabi_fmul+0x1d0>
 8001082:	e78e      	b.n	8000fa2 <__aeabi_fmul+0xee>
 8001084:	e78e      	b.n	8000fa4 <__aeabi_fmul+0xf0>
 8001086:	2e00      	cmp	r6, #0
 8001088:	d105      	bne.n	8001096 <__aeabi_fmul+0x1e2>
 800108a:	2304      	movs	r3, #4
 800108c:	4699      	mov	r9, r3
 800108e:	3b03      	subs	r3, #3
 8001090:	2400      	movs	r4, #0
 8001092:	469a      	mov	sl, r3
 8001094:	e726      	b.n	8000ee4 <__aeabi_fmul+0x30>
 8001096:	0030      	movs	r0, r6
 8001098:	f002 fb68 	bl	800376c <__clzsi2>
 800109c:	2476      	movs	r4, #118	@ 0x76
 800109e:	1f43      	subs	r3, r0, #5
 80010a0:	409e      	lsls	r6, r3
 80010a2:	2300      	movs	r3, #0
 80010a4:	4264      	negs	r4, r4
 80010a6:	4699      	mov	r9, r3
 80010a8:	469a      	mov	sl, r3
 80010aa:	1a24      	subs	r4, r4, r0
 80010ac:	e71a      	b.n	8000ee4 <__aeabi_fmul+0x30>
 80010ae:	4640      	mov	r0, r8
 80010b0:	f002 fb5c 	bl	800376c <__clzsi2>
 80010b4:	464b      	mov	r3, r9
 80010b6:	1a24      	subs	r4, r4, r0
 80010b8:	3c76      	subs	r4, #118	@ 0x76
 80010ba:	2b0a      	cmp	r3, #10
 80010bc:	dca1      	bgt.n	8001002 <__aeabi_fmul+0x14e>
 80010be:	4643      	mov	r3, r8
 80010c0:	3805      	subs	r0, #5
 80010c2:	4083      	lsls	r3, r0
 80010c4:	407d      	eors	r5, r7
 80010c6:	4698      	mov	r8, r3
 80010c8:	b2ea      	uxtb	r2, r5
 80010ca:	e724      	b.n	8000f16 <__aeabi_fmul+0x62>
 80010cc:	464a      	mov	r2, r9
 80010ce:	3302      	adds	r3, #2
 80010d0:	4313      	orrs	r3, r2
 80010d2:	002a      	movs	r2, r5
 80010d4:	407a      	eors	r2, r7
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	2b0a      	cmp	r3, #10
 80010da:	dc92      	bgt.n	8001002 <__aeabi_fmul+0x14e>
 80010dc:	4649      	mov	r1, r9
 80010de:	0015      	movs	r5, r2
 80010e0:	2900      	cmp	r1, #0
 80010e2:	d026      	beq.n	8001132 <__aeabi_fmul+0x27e>
 80010e4:	4699      	mov	r9, r3
 80010e6:	2002      	movs	r0, #2
 80010e8:	e719      	b.n	8000f1e <__aeabi_fmul+0x6a>
 80010ea:	230c      	movs	r3, #12
 80010ec:	4699      	mov	r9, r3
 80010ee:	3b09      	subs	r3, #9
 80010f0:	24ff      	movs	r4, #255	@ 0xff
 80010f2:	469a      	mov	sl, r3
 80010f4:	e6f6      	b.n	8000ee4 <__aeabi_fmul+0x30>
 80010f6:	0015      	movs	r5, r2
 80010f8:	0021      	movs	r1, r4
 80010fa:	2201      	movs	r2, #1
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b1b      	cmp	r3, #27
 8001100:	dd00      	ble.n	8001104 <__aeabi_fmul+0x250>
 8001102:	e786      	b.n	8001012 <__aeabi_fmul+0x15e>
 8001104:	319e      	adds	r1, #158	@ 0x9e
 8001106:	0032      	movs	r2, r6
 8001108:	408e      	lsls	r6, r1
 800110a:	40da      	lsrs	r2, r3
 800110c:	1e73      	subs	r3, r6, #1
 800110e:	419e      	sbcs	r6, r3
 8001110:	4332      	orrs	r2, r6
 8001112:	0753      	lsls	r3, r2, #29
 8001114:	d004      	beq.n	8001120 <__aeabi_fmul+0x26c>
 8001116:	230f      	movs	r3, #15
 8001118:	4013      	ands	r3, r2
 800111a:	2b04      	cmp	r3, #4
 800111c:	d000      	beq.n	8001120 <__aeabi_fmul+0x26c>
 800111e:	3204      	adds	r2, #4
 8001120:	0153      	lsls	r3, r2, #5
 8001122:	d510      	bpl.n	8001146 <__aeabi_fmul+0x292>
 8001124:	2301      	movs	r3, #1
 8001126:	2200      	movs	r2, #0
 8001128:	e792      	b.n	8001050 <__aeabi_fmul+0x19c>
 800112a:	003d      	movs	r5, r7
 800112c:	4646      	mov	r6, r8
 800112e:	4682      	mov	sl, r0
 8001130:	e767      	b.n	8001002 <__aeabi_fmul+0x14e>
 8001132:	23ff      	movs	r3, #255	@ 0xff
 8001134:	2200      	movs	r2, #0
 8001136:	e78b      	b.n	8001050 <__aeabi_fmul+0x19c>
 8001138:	2280      	movs	r2, #128	@ 0x80
 800113a:	2500      	movs	r5, #0
 800113c:	03d2      	lsls	r2, r2, #15
 800113e:	e786      	b.n	800104e <__aeabi_fmul+0x19a>
 8001140:	003d      	movs	r5, r7
 8001142:	431a      	orrs	r2, r3
 8001144:	e783      	b.n	800104e <__aeabi_fmul+0x19a>
 8001146:	0192      	lsls	r2, r2, #6
 8001148:	2300      	movs	r3, #0
 800114a:	0a52      	lsrs	r2, r2, #9
 800114c:	e780      	b.n	8001050 <__aeabi_fmul+0x19c>
 800114e:	003d      	movs	r5, r7
 8001150:	4646      	mov	r6, r8
 8001152:	e777      	b.n	8001044 <__aeabi_fmul+0x190>
 8001154:	002a      	movs	r2, r5
 8001156:	2301      	movs	r3, #1
 8001158:	407a      	eors	r2, r7
 800115a:	408b      	lsls	r3, r1
 800115c:	2003      	movs	r0, #3
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	e6e9      	b.n	8000f36 <__aeabi_fmul+0x82>
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	f7ffffff 	.word	0xf7ffffff

08001168 <__aeabi_fsub>:
 8001168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800116a:	4647      	mov	r7, r8
 800116c:	46ce      	mov	lr, r9
 800116e:	0243      	lsls	r3, r0, #9
 8001170:	b580      	push	{r7, lr}
 8001172:	0a5f      	lsrs	r7, r3, #9
 8001174:	099b      	lsrs	r3, r3, #6
 8001176:	0045      	lsls	r5, r0, #1
 8001178:	004a      	lsls	r2, r1, #1
 800117a:	469c      	mov	ip, r3
 800117c:	024b      	lsls	r3, r1, #9
 800117e:	0fc4      	lsrs	r4, r0, #31
 8001180:	0fce      	lsrs	r6, r1, #31
 8001182:	0e2d      	lsrs	r5, r5, #24
 8001184:	0a58      	lsrs	r0, r3, #9
 8001186:	0e12      	lsrs	r2, r2, #24
 8001188:	0999      	lsrs	r1, r3, #6
 800118a:	2aff      	cmp	r2, #255	@ 0xff
 800118c:	d06b      	beq.n	8001266 <__aeabi_fsub+0xfe>
 800118e:	2301      	movs	r3, #1
 8001190:	405e      	eors	r6, r3
 8001192:	1aab      	subs	r3, r5, r2
 8001194:	42b4      	cmp	r4, r6
 8001196:	d04b      	beq.n	8001230 <__aeabi_fsub+0xc8>
 8001198:	2b00      	cmp	r3, #0
 800119a:	dc00      	bgt.n	800119e <__aeabi_fsub+0x36>
 800119c:	e0ff      	b.n	800139e <__aeabi_fsub+0x236>
 800119e:	2a00      	cmp	r2, #0
 80011a0:	d100      	bne.n	80011a4 <__aeabi_fsub+0x3c>
 80011a2:	e088      	b.n	80012b6 <__aeabi_fsub+0x14e>
 80011a4:	2dff      	cmp	r5, #255	@ 0xff
 80011a6:	d100      	bne.n	80011aa <__aeabi_fsub+0x42>
 80011a8:	e0ef      	b.n	800138a <__aeabi_fsub+0x222>
 80011aa:	2280      	movs	r2, #128	@ 0x80
 80011ac:	04d2      	lsls	r2, r2, #19
 80011ae:	4311      	orrs	r1, r2
 80011b0:	2001      	movs	r0, #1
 80011b2:	2b1b      	cmp	r3, #27
 80011b4:	dc08      	bgt.n	80011c8 <__aeabi_fsub+0x60>
 80011b6:	0008      	movs	r0, r1
 80011b8:	2220      	movs	r2, #32
 80011ba:	40d8      	lsrs	r0, r3
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	4099      	lsls	r1, r3
 80011c0:	000b      	movs	r3, r1
 80011c2:	1e5a      	subs	r2, r3, #1
 80011c4:	4193      	sbcs	r3, r2
 80011c6:	4318      	orrs	r0, r3
 80011c8:	4663      	mov	r3, ip
 80011ca:	1a1b      	subs	r3, r3, r0
 80011cc:	469c      	mov	ip, r3
 80011ce:	4663      	mov	r3, ip
 80011d0:	015b      	lsls	r3, r3, #5
 80011d2:	d400      	bmi.n	80011d6 <__aeabi_fsub+0x6e>
 80011d4:	e0cd      	b.n	8001372 <__aeabi_fsub+0x20a>
 80011d6:	4663      	mov	r3, ip
 80011d8:	019f      	lsls	r7, r3, #6
 80011da:	09bf      	lsrs	r7, r7, #6
 80011dc:	0038      	movs	r0, r7
 80011de:	f002 fac5 	bl	800376c <__clzsi2>
 80011e2:	003b      	movs	r3, r7
 80011e4:	3805      	subs	r0, #5
 80011e6:	4083      	lsls	r3, r0
 80011e8:	4285      	cmp	r5, r0
 80011ea:	dc00      	bgt.n	80011ee <__aeabi_fsub+0x86>
 80011ec:	e0a2      	b.n	8001334 <__aeabi_fsub+0x1cc>
 80011ee:	4ab7      	ldr	r2, [pc, #732]	@ (80014cc <__aeabi_fsub+0x364>)
 80011f0:	1a2d      	subs	r5, r5, r0
 80011f2:	401a      	ands	r2, r3
 80011f4:	4694      	mov	ip, r2
 80011f6:	075a      	lsls	r2, r3, #29
 80011f8:	d100      	bne.n	80011fc <__aeabi_fsub+0x94>
 80011fa:	e0c3      	b.n	8001384 <__aeabi_fsub+0x21c>
 80011fc:	220f      	movs	r2, #15
 80011fe:	4013      	ands	r3, r2
 8001200:	2b04      	cmp	r3, #4
 8001202:	d100      	bne.n	8001206 <__aeabi_fsub+0x9e>
 8001204:	e0be      	b.n	8001384 <__aeabi_fsub+0x21c>
 8001206:	2304      	movs	r3, #4
 8001208:	4698      	mov	r8, r3
 800120a:	44c4      	add	ip, r8
 800120c:	4663      	mov	r3, ip
 800120e:	015b      	lsls	r3, r3, #5
 8001210:	d400      	bmi.n	8001214 <__aeabi_fsub+0xac>
 8001212:	e0b7      	b.n	8001384 <__aeabi_fsub+0x21c>
 8001214:	1c68      	adds	r0, r5, #1
 8001216:	2dfe      	cmp	r5, #254	@ 0xfe
 8001218:	d000      	beq.n	800121c <__aeabi_fsub+0xb4>
 800121a:	e0a5      	b.n	8001368 <__aeabi_fsub+0x200>
 800121c:	20ff      	movs	r0, #255	@ 0xff
 800121e:	2200      	movs	r2, #0
 8001220:	05c0      	lsls	r0, r0, #23
 8001222:	4310      	orrs	r0, r2
 8001224:	07e4      	lsls	r4, r4, #31
 8001226:	4320      	orrs	r0, r4
 8001228:	bcc0      	pop	{r6, r7}
 800122a:	46b9      	mov	r9, r7
 800122c:	46b0      	mov	r8, r6
 800122e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001230:	2b00      	cmp	r3, #0
 8001232:	dc00      	bgt.n	8001236 <__aeabi_fsub+0xce>
 8001234:	e1eb      	b.n	800160e <__aeabi_fsub+0x4a6>
 8001236:	2a00      	cmp	r2, #0
 8001238:	d046      	beq.n	80012c8 <__aeabi_fsub+0x160>
 800123a:	2dff      	cmp	r5, #255	@ 0xff
 800123c:	d100      	bne.n	8001240 <__aeabi_fsub+0xd8>
 800123e:	e0a4      	b.n	800138a <__aeabi_fsub+0x222>
 8001240:	2280      	movs	r2, #128	@ 0x80
 8001242:	04d2      	lsls	r2, r2, #19
 8001244:	4311      	orrs	r1, r2
 8001246:	2b1b      	cmp	r3, #27
 8001248:	dc00      	bgt.n	800124c <__aeabi_fsub+0xe4>
 800124a:	e0fb      	b.n	8001444 <__aeabi_fsub+0x2dc>
 800124c:	2305      	movs	r3, #5
 800124e:	4698      	mov	r8, r3
 8001250:	002b      	movs	r3, r5
 8001252:	44c4      	add	ip, r8
 8001254:	4662      	mov	r2, ip
 8001256:	08d7      	lsrs	r7, r2, #3
 8001258:	2bff      	cmp	r3, #255	@ 0xff
 800125a:	d100      	bne.n	800125e <__aeabi_fsub+0xf6>
 800125c:	e095      	b.n	800138a <__aeabi_fsub+0x222>
 800125e:	027a      	lsls	r2, r7, #9
 8001260:	0a52      	lsrs	r2, r2, #9
 8001262:	b2d8      	uxtb	r0, r3
 8001264:	e7dc      	b.n	8001220 <__aeabi_fsub+0xb8>
 8001266:	002b      	movs	r3, r5
 8001268:	3bff      	subs	r3, #255	@ 0xff
 800126a:	4699      	mov	r9, r3
 800126c:	2900      	cmp	r1, #0
 800126e:	d118      	bne.n	80012a2 <__aeabi_fsub+0x13a>
 8001270:	2301      	movs	r3, #1
 8001272:	405e      	eors	r6, r3
 8001274:	42b4      	cmp	r4, r6
 8001276:	d100      	bne.n	800127a <__aeabi_fsub+0x112>
 8001278:	e0ca      	b.n	8001410 <__aeabi_fsub+0x2a8>
 800127a:	464b      	mov	r3, r9
 800127c:	2b00      	cmp	r3, #0
 800127e:	d02d      	beq.n	80012dc <__aeabi_fsub+0x174>
 8001280:	2d00      	cmp	r5, #0
 8001282:	d000      	beq.n	8001286 <__aeabi_fsub+0x11e>
 8001284:	e13c      	b.n	8001500 <__aeabi_fsub+0x398>
 8001286:	23ff      	movs	r3, #255	@ 0xff
 8001288:	4664      	mov	r4, ip
 800128a:	2c00      	cmp	r4, #0
 800128c:	d100      	bne.n	8001290 <__aeabi_fsub+0x128>
 800128e:	e15f      	b.n	8001550 <__aeabi_fsub+0x3e8>
 8001290:	1e5d      	subs	r5, r3, #1
 8001292:	2b01      	cmp	r3, #1
 8001294:	d100      	bne.n	8001298 <__aeabi_fsub+0x130>
 8001296:	e174      	b.n	8001582 <__aeabi_fsub+0x41a>
 8001298:	0034      	movs	r4, r6
 800129a:	2bff      	cmp	r3, #255	@ 0xff
 800129c:	d074      	beq.n	8001388 <__aeabi_fsub+0x220>
 800129e:	002b      	movs	r3, r5
 80012a0:	e103      	b.n	80014aa <__aeabi_fsub+0x342>
 80012a2:	42b4      	cmp	r4, r6
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fsub+0x140>
 80012a6:	e09c      	b.n	80013e2 <__aeabi_fsub+0x27a>
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d017      	beq.n	80012dc <__aeabi_fsub+0x174>
 80012ac:	2d00      	cmp	r5, #0
 80012ae:	d0ea      	beq.n	8001286 <__aeabi_fsub+0x11e>
 80012b0:	0007      	movs	r7, r0
 80012b2:	0034      	movs	r4, r6
 80012b4:	e06c      	b.n	8001390 <__aeabi_fsub+0x228>
 80012b6:	2900      	cmp	r1, #0
 80012b8:	d0cc      	beq.n	8001254 <__aeabi_fsub+0xec>
 80012ba:	1e5a      	subs	r2, r3, #1
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d02b      	beq.n	8001318 <__aeabi_fsub+0x1b0>
 80012c0:	2bff      	cmp	r3, #255	@ 0xff
 80012c2:	d062      	beq.n	800138a <__aeabi_fsub+0x222>
 80012c4:	0013      	movs	r3, r2
 80012c6:	e773      	b.n	80011b0 <__aeabi_fsub+0x48>
 80012c8:	2900      	cmp	r1, #0
 80012ca:	d0c3      	beq.n	8001254 <__aeabi_fsub+0xec>
 80012cc:	1e5a      	subs	r2, r3, #1
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d100      	bne.n	80012d4 <__aeabi_fsub+0x16c>
 80012d2:	e11e      	b.n	8001512 <__aeabi_fsub+0x3aa>
 80012d4:	2bff      	cmp	r3, #255	@ 0xff
 80012d6:	d058      	beq.n	800138a <__aeabi_fsub+0x222>
 80012d8:	0013      	movs	r3, r2
 80012da:	e7b4      	b.n	8001246 <__aeabi_fsub+0xde>
 80012dc:	22fe      	movs	r2, #254	@ 0xfe
 80012de:	1c6b      	adds	r3, r5, #1
 80012e0:	421a      	tst	r2, r3
 80012e2:	d10d      	bne.n	8001300 <__aeabi_fsub+0x198>
 80012e4:	2d00      	cmp	r5, #0
 80012e6:	d060      	beq.n	80013aa <__aeabi_fsub+0x242>
 80012e8:	4663      	mov	r3, ip
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d000      	beq.n	80012f0 <__aeabi_fsub+0x188>
 80012ee:	e120      	b.n	8001532 <__aeabi_fsub+0x3ca>
 80012f0:	2900      	cmp	r1, #0
 80012f2:	d000      	beq.n	80012f6 <__aeabi_fsub+0x18e>
 80012f4:	e128      	b.n	8001548 <__aeabi_fsub+0x3e0>
 80012f6:	2280      	movs	r2, #128	@ 0x80
 80012f8:	2400      	movs	r4, #0
 80012fa:	20ff      	movs	r0, #255	@ 0xff
 80012fc:	03d2      	lsls	r2, r2, #15
 80012fe:	e78f      	b.n	8001220 <__aeabi_fsub+0xb8>
 8001300:	4663      	mov	r3, ip
 8001302:	1a5f      	subs	r7, r3, r1
 8001304:	017b      	lsls	r3, r7, #5
 8001306:	d500      	bpl.n	800130a <__aeabi_fsub+0x1a2>
 8001308:	e0fe      	b.n	8001508 <__aeabi_fsub+0x3a0>
 800130a:	2f00      	cmp	r7, #0
 800130c:	d000      	beq.n	8001310 <__aeabi_fsub+0x1a8>
 800130e:	e765      	b.n	80011dc <__aeabi_fsub+0x74>
 8001310:	2400      	movs	r4, #0
 8001312:	2000      	movs	r0, #0
 8001314:	2200      	movs	r2, #0
 8001316:	e783      	b.n	8001220 <__aeabi_fsub+0xb8>
 8001318:	4663      	mov	r3, ip
 800131a:	1a59      	subs	r1, r3, r1
 800131c:	014b      	lsls	r3, r1, #5
 800131e:	d400      	bmi.n	8001322 <__aeabi_fsub+0x1ba>
 8001320:	e119      	b.n	8001556 <__aeabi_fsub+0x3ee>
 8001322:	018f      	lsls	r7, r1, #6
 8001324:	09bf      	lsrs	r7, r7, #6
 8001326:	0038      	movs	r0, r7
 8001328:	f002 fa20 	bl	800376c <__clzsi2>
 800132c:	003b      	movs	r3, r7
 800132e:	3805      	subs	r0, #5
 8001330:	4083      	lsls	r3, r0
 8001332:	2501      	movs	r5, #1
 8001334:	2220      	movs	r2, #32
 8001336:	1b40      	subs	r0, r0, r5
 8001338:	3001      	adds	r0, #1
 800133a:	1a12      	subs	r2, r2, r0
 800133c:	0019      	movs	r1, r3
 800133e:	4093      	lsls	r3, r2
 8001340:	40c1      	lsrs	r1, r0
 8001342:	1e5a      	subs	r2, r3, #1
 8001344:	4193      	sbcs	r3, r2
 8001346:	4319      	orrs	r1, r3
 8001348:	468c      	mov	ip, r1
 800134a:	1e0b      	subs	r3, r1, #0
 800134c:	d0e1      	beq.n	8001312 <__aeabi_fsub+0x1aa>
 800134e:	075b      	lsls	r3, r3, #29
 8001350:	d100      	bne.n	8001354 <__aeabi_fsub+0x1ec>
 8001352:	e152      	b.n	80015fa <__aeabi_fsub+0x492>
 8001354:	230f      	movs	r3, #15
 8001356:	2500      	movs	r5, #0
 8001358:	400b      	ands	r3, r1
 800135a:	2b04      	cmp	r3, #4
 800135c:	d000      	beq.n	8001360 <__aeabi_fsub+0x1f8>
 800135e:	e752      	b.n	8001206 <__aeabi_fsub+0x9e>
 8001360:	2001      	movs	r0, #1
 8001362:	014a      	lsls	r2, r1, #5
 8001364:	d400      	bmi.n	8001368 <__aeabi_fsub+0x200>
 8001366:	e092      	b.n	800148e <__aeabi_fsub+0x326>
 8001368:	b2c0      	uxtb	r0, r0
 800136a:	4663      	mov	r3, ip
 800136c:	019a      	lsls	r2, r3, #6
 800136e:	0a52      	lsrs	r2, r2, #9
 8001370:	e756      	b.n	8001220 <__aeabi_fsub+0xb8>
 8001372:	4663      	mov	r3, ip
 8001374:	075b      	lsls	r3, r3, #29
 8001376:	d005      	beq.n	8001384 <__aeabi_fsub+0x21c>
 8001378:	230f      	movs	r3, #15
 800137a:	4662      	mov	r2, ip
 800137c:	4013      	ands	r3, r2
 800137e:	2b04      	cmp	r3, #4
 8001380:	d000      	beq.n	8001384 <__aeabi_fsub+0x21c>
 8001382:	e740      	b.n	8001206 <__aeabi_fsub+0x9e>
 8001384:	002b      	movs	r3, r5
 8001386:	e765      	b.n	8001254 <__aeabi_fsub+0xec>
 8001388:	0007      	movs	r7, r0
 800138a:	2f00      	cmp	r7, #0
 800138c:	d100      	bne.n	8001390 <__aeabi_fsub+0x228>
 800138e:	e745      	b.n	800121c <__aeabi_fsub+0xb4>
 8001390:	2280      	movs	r2, #128	@ 0x80
 8001392:	03d2      	lsls	r2, r2, #15
 8001394:	433a      	orrs	r2, r7
 8001396:	0252      	lsls	r2, r2, #9
 8001398:	20ff      	movs	r0, #255	@ 0xff
 800139a:	0a52      	lsrs	r2, r2, #9
 800139c:	e740      	b.n	8001220 <__aeabi_fsub+0xb8>
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d179      	bne.n	8001496 <__aeabi_fsub+0x32e>
 80013a2:	22fe      	movs	r2, #254	@ 0xfe
 80013a4:	1c6b      	adds	r3, r5, #1
 80013a6:	421a      	tst	r2, r3
 80013a8:	d1aa      	bne.n	8001300 <__aeabi_fsub+0x198>
 80013aa:	4663      	mov	r3, ip
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d100      	bne.n	80013b2 <__aeabi_fsub+0x24a>
 80013b0:	e0f5      	b.n	800159e <__aeabi_fsub+0x436>
 80013b2:	2900      	cmp	r1, #0
 80013b4:	d100      	bne.n	80013b8 <__aeabi_fsub+0x250>
 80013b6:	e0d1      	b.n	800155c <__aeabi_fsub+0x3f4>
 80013b8:	1a5f      	subs	r7, r3, r1
 80013ba:	2380      	movs	r3, #128	@ 0x80
 80013bc:	04db      	lsls	r3, r3, #19
 80013be:	421f      	tst	r7, r3
 80013c0:	d100      	bne.n	80013c4 <__aeabi_fsub+0x25c>
 80013c2:	e10e      	b.n	80015e2 <__aeabi_fsub+0x47a>
 80013c4:	4662      	mov	r2, ip
 80013c6:	2401      	movs	r4, #1
 80013c8:	1a8a      	subs	r2, r1, r2
 80013ca:	4694      	mov	ip, r2
 80013cc:	2000      	movs	r0, #0
 80013ce:	4034      	ands	r4, r6
 80013d0:	2a00      	cmp	r2, #0
 80013d2:	d100      	bne.n	80013d6 <__aeabi_fsub+0x26e>
 80013d4:	e724      	b.n	8001220 <__aeabi_fsub+0xb8>
 80013d6:	2001      	movs	r0, #1
 80013d8:	421a      	tst	r2, r3
 80013da:	d1c6      	bne.n	800136a <__aeabi_fsub+0x202>
 80013dc:	2300      	movs	r3, #0
 80013de:	08d7      	lsrs	r7, r2, #3
 80013e0:	e73d      	b.n	800125e <__aeabi_fsub+0xf6>
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d017      	beq.n	8001416 <__aeabi_fsub+0x2ae>
 80013e6:	2d00      	cmp	r5, #0
 80013e8:	d000      	beq.n	80013ec <__aeabi_fsub+0x284>
 80013ea:	e0af      	b.n	800154c <__aeabi_fsub+0x3e4>
 80013ec:	23ff      	movs	r3, #255	@ 0xff
 80013ee:	4665      	mov	r5, ip
 80013f0:	2d00      	cmp	r5, #0
 80013f2:	d100      	bne.n	80013f6 <__aeabi_fsub+0x28e>
 80013f4:	e0ad      	b.n	8001552 <__aeabi_fsub+0x3ea>
 80013f6:	1e5e      	subs	r6, r3, #1
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d100      	bne.n	80013fe <__aeabi_fsub+0x296>
 80013fc:	e089      	b.n	8001512 <__aeabi_fsub+0x3aa>
 80013fe:	2bff      	cmp	r3, #255	@ 0xff
 8001400:	d0c2      	beq.n	8001388 <__aeabi_fsub+0x220>
 8001402:	2e1b      	cmp	r6, #27
 8001404:	dc00      	bgt.n	8001408 <__aeabi_fsub+0x2a0>
 8001406:	e0ab      	b.n	8001560 <__aeabi_fsub+0x3f8>
 8001408:	1d4b      	adds	r3, r1, #5
 800140a:	469c      	mov	ip, r3
 800140c:	0013      	movs	r3, r2
 800140e:	e721      	b.n	8001254 <__aeabi_fsub+0xec>
 8001410:	464b      	mov	r3, r9
 8001412:	2b00      	cmp	r3, #0
 8001414:	d170      	bne.n	80014f8 <__aeabi_fsub+0x390>
 8001416:	22fe      	movs	r2, #254	@ 0xfe
 8001418:	1c6b      	adds	r3, r5, #1
 800141a:	421a      	tst	r2, r3
 800141c:	d15e      	bne.n	80014dc <__aeabi_fsub+0x374>
 800141e:	2d00      	cmp	r5, #0
 8001420:	d000      	beq.n	8001424 <__aeabi_fsub+0x2bc>
 8001422:	e0c3      	b.n	80015ac <__aeabi_fsub+0x444>
 8001424:	4663      	mov	r3, ip
 8001426:	2b00      	cmp	r3, #0
 8001428:	d100      	bne.n	800142c <__aeabi_fsub+0x2c4>
 800142a:	e0d0      	b.n	80015ce <__aeabi_fsub+0x466>
 800142c:	2900      	cmp	r1, #0
 800142e:	d100      	bne.n	8001432 <__aeabi_fsub+0x2ca>
 8001430:	e094      	b.n	800155c <__aeabi_fsub+0x3f4>
 8001432:	000a      	movs	r2, r1
 8001434:	4462      	add	r2, ip
 8001436:	0153      	lsls	r3, r2, #5
 8001438:	d400      	bmi.n	800143c <__aeabi_fsub+0x2d4>
 800143a:	e0d8      	b.n	80015ee <__aeabi_fsub+0x486>
 800143c:	0192      	lsls	r2, r2, #6
 800143e:	2001      	movs	r0, #1
 8001440:	0a52      	lsrs	r2, r2, #9
 8001442:	e6ed      	b.n	8001220 <__aeabi_fsub+0xb8>
 8001444:	0008      	movs	r0, r1
 8001446:	2220      	movs	r2, #32
 8001448:	40d8      	lsrs	r0, r3
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	4099      	lsls	r1, r3
 800144e:	000b      	movs	r3, r1
 8001450:	1e5a      	subs	r2, r3, #1
 8001452:	4193      	sbcs	r3, r2
 8001454:	4303      	orrs	r3, r0
 8001456:	449c      	add	ip, r3
 8001458:	4663      	mov	r3, ip
 800145a:	015b      	lsls	r3, r3, #5
 800145c:	d589      	bpl.n	8001372 <__aeabi_fsub+0x20a>
 800145e:	3501      	adds	r5, #1
 8001460:	2dff      	cmp	r5, #255	@ 0xff
 8001462:	d100      	bne.n	8001466 <__aeabi_fsub+0x2fe>
 8001464:	e6da      	b.n	800121c <__aeabi_fsub+0xb4>
 8001466:	4662      	mov	r2, ip
 8001468:	2301      	movs	r3, #1
 800146a:	4919      	ldr	r1, [pc, #100]	@ (80014d0 <__aeabi_fsub+0x368>)
 800146c:	4013      	ands	r3, r2
 800146e:	0852      	lsrs	r2, r2, #1
 8001470:	400a      	ands	r2, r1
 8001472:	431a      	orrs	r2, r3
 8001474:	0013      	movs	r3, r2
 8001476:	4694      	mov	ip, r2
 8001478:	075b      	lsls	r3, r3, #29
 800147a:	d004      	beq.n	8001486 <__aeabi_fsub+0x31e>
 800147c:	230f      	movs	r3, #15
 800147e:	4013      	ands	r3, r2
 8001480:	2b04      	cmp	r3, #4
 8001482:	d000      	beq.n	8001486 <__aeabi_fsub+0x31e>
 8001484:	e6bf      	b.n	8001206 <__aeabi_fsub+0x9e>
 8001486:	4663      	mov	r3, ip
 8001488:	015b      	lsls	r3, r3, #5
 800148a:	d500      	bpl.n	800148e <__aeabi_fsub+0x326>
 800148c:	e6c2      	b.n	8001214 <__aeabi_fsub+0xac>
 800148e:	4663      	mov	r3, ip
 8001490:	08df      	lsrs	r7, r3, #3
 8001492:	002b      	movs	r3, r5
 8001494:	e6e3      	b.n	800125e <__aeabi_fsub+0xf6>
 8001496:	1b53      	subs	r3, r2, r5
 8001498:	2d00      	cmp	r5, #0
 800149a:	d100      	bne.n	800149e <__aeabi_fsub+0x336>
 800149c:	e6f4      	b.n	8001288 <__aeabi_fsub+0x120>
 800149e:	2080      	movs	r0, #128	@ 0x80
 80014a0:	4664      	mov	r4, ip
 80014a2:	04c0      	lsls	r0, r0, #19
 80014a4:	4304      	orrs	r4, r0
 80014a6:	46a4      	mov	ip, r4
 80014a8:	0034      	movs	r4, r6
 80014aa:	2001      	movs	r0, #1
 80014ac:	2b1b      	cmp	r3, #27
 80014ae:	dc09      	bgt.n	80014c4 <__aeabi_fsub+0x35c>
 80014b0:	2520      	movs	r5, #32
 80014b2:	4660      	mov	r0, ip
 80014b4:	40d8      	lsrs	r0, r3
 80014b6:	1aeb      	subs	r3, r5, r3
 80014b8:	4665      	mov	r5, ip
 80014ba:	409d      	lsls	r5, r3
 80014bc:	002b      	movs	r3, r5
 80014be:	1e5d      	subs	r5, r3, #1
 80014c0:	41ab      	sbcs	r3, r5
 80014c2:	4318      	orrs	r0, r3
 80014c4:	1a0b      	subs	r3, r1, r0
 80014c6:	469c      	mov	ip, r3
 80014c8:	0015      	movs	r5, r2
 80014ca:	e680      	b.n	80011ce <__aeabi_fsub+0x66>
 80014cc:	fbffffff 	.word	0xfbffffff
 80014d0:	7dffffff 	.word	0x7dffffff
 80014d4:	22fe      	movs	r2, #254	@ 0xfe
 80014d6:	1c6b      	adds	r3, r5, #1
 80014d8:	4213      	tst	r3, r2
 80014da:	d0a3      	beq.n	8001424 <__aeabi_fsub+0x2bc>
 80014dc:	2bff      	cmp	r3, #255	@ 0xff
 80014de:	d100      	bne.n	80014e2 <__aeabi_fsub+0x37a>
 80014e0:	e69c      	b.n	800121c <__aeabi_fsub+0xb4>
 80014e2:	4461      	add	r1, ip
 80014e4:	0849      	lsrs	r1, r1, #1
 80014e6:	074a      	lsls	r2, r1, #29
 80014e8:	d049      	beq.n	800157e <__aeabi_fsub+0x416>
 80014ea:	220f      	movs	r2, #15
 80014ec:	400a      	ands	r2, r1
 80014ee:	2a04      	cmp	r2, #4
 80014f0:	d045      	beq.n	800157e <__aeabi_fsub+0x416>
 80014f2:	1d0a      	adds	r2, r1, #4
 80014f4:	4694      	mov	ip, r2
 80014f6:	e6ad      	b.n	8001254 <__aeabi_fsub+0xec>
 80014f8:	2d00      	cmp	r5, #0
 80014fa:	d100      	bne.n	80014fe <__aeabi_fsub+0x396>
 80014fc:	e776      	b.n	80013ec <__aeabi_fsub+0x284>
 80014fe:	e68d      	b.n	800121c <__aeabi_fsub+0xb4>
 8001500:	0034      	movs	r4, r6
 8001502:	20ff      	movs	r0, #255	@ 0xff
 8001504:	2200      	movs	r2, #0
 8001506:	e68b      	b.n	8001220 <__aeabi_fsub+0xb8>
 8001508:	4663      	mov	r3, ip
 800150a:	2401      	movs	r4, #1
 800150c:	1acf      	subs	r7, r1, r3
 800150e:	4034      	ands	r4, r6
 8001510:	e664      	b.n	80011dc <__aeabi_fsub+0x74>
 8001512:	4461      	add	r1, ip
 8001514:	014b      	lsls	r3, r1, #5
 8001516:	d56d      	bpl.n	80015f4 <__aeabi_fsub+0x48c>
 8001518:	0848      	lsrs	r0, r1, #1
 800151a:	4944      	ldr	r1, [pc, #272]	@ (800162c <__aeabi_fsub+0x4c4>)
 800151c:	4001      	ands	r1, r0
 800151e:	0743      	lsls	r3, r0, #29
 8001520:	d02c      	beq.n	800157c <__aeabi_fsub+0x414>
 8001522:	230f      	movs	r3, #15
 8001524:	4003      	ands	r3, r0
 8001526:	2b04      	cmp	r3, #4
 8001528:	d028      	beq.n	800157c <__aeabi_fsub+0x414>
 800152a:	1d0b      	adds	r3, r1, #4
 800152c:	469c      	mov	ip, r3
 800152e:	2302      	movs	r3, #2
 8001530:	e690      	b.n	8001254 <__aeabi_fsub+0xec>
 8001532:	2900      	cmp	r1, #0
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x3d0>
 8001536:	e72b      	b.n	8001390 <__aeabi_fsub+0x228>
 8001538:	2380      	movs	r3, #128	@ 0x80
 800153a:	03db      	lsls	r3, r3, #15
 800153c:	429f      	cmp	r7, r3
 800153e:	d200      	bcs.n	8001542 <__aeabi_fsub+0x3da>
 8001540:	e726      	b.n	8001390 <__aeabi_fsub+0x228>
 8001542:	4298      	cmp	r0, r3
 8001544:	d300      	bcc.n	8001548 <__aeabi_fsub+0x3e0>
 8001546:	e723      	b.n	8001390 <__aeabi_fsub+0x228>
 8001548:	2401      	movs	r4, #1
 800154a:	4034      	ands	r4, r6
 800154c:	0007      	movs	r7, r0
 800154e:	e71f      	b.n	8001390 <__aeabi_fsub+0x228>
 8001550:	0034      	movs	r4, r6
 8001552:	468c      	mov	ip, r1
 8001554:	e67e      	b.n	8001254 <__aeabi_fsub+0xec>
 8001556:	2301      	movs	r3, #1
 8001558:	08cf      	lsrs	r7, r1, #3
 800155a:	e680      	b.n	800125e <__aeabi_fsub+0xf6>
 800155c:	2300      	movs	r3, #0
 800155e:	e67e      	b.n	800125e <__aeabi_fsub+0xf6>
 8001560:	2020      	movs	r0, #32
 8001562:	4665      	mov	r5, ip
 8001564:	1b80      	subs	r0, r0, r6
 8001566:	4085      	lsls	r5, r0
 8001568:	4663      	mov	r3, ip
 800156a:	0028      	movs	r0, r5
 800156c:	40f3      	lsrs	r3, r6
 800156e:	1e45      	subs	r5, r0, #1
 8001570:	41a8      	sbcs	r0, r5
 8001572:	4303      	orrs	r3, r0
 8001574:	469c      	mov	ip, r3
 8001576:	0015      	movs	r5, r2
 8001578:	448c      	add	ip, r1
 800157a:	e76d      	b.n	8001458 <__aeabi_fsub+0x2f0>
 800157c:	2302      	movs	r3, #2
 800157e:	08cf      	lsrs	r7, r1, #3
 8001580:	e66d      	b.n	800125e <__aeabi_fsub+0xf6>
 8001582:	1b0f      	subs	r7, r1, r4
 8001584:	017b      	lsls	r3, r7, #5
 8001586:	d528      	bpl.n	80015da <__aeabi_fsub+0x472>
 8001588:	01bf      	lsls	r7, r7, #6
 800158a:	09bf      	lsrs	r7, r7, #6
 800158c:	0038      	movs	r0, r7
 800158e:	f002 f8ed 	bl	800376c <__clzsi2>
 8001592:	003b      	movs	r3, r7
 8001594:	3805      	subs	r0, #5
 8001596:	4083      	lsls	r3, r0
 8001598:	0034      	movs	r4, r6
 800159a:	2501      	movs	r5, #1
 800159c:	e6ca      	b.n	8001334 <__aeabi_fsub+0x1cc>
 800159e:	2900      	cmp	r1, #0
 80015a0:	d100      	bne.n	80015a4 <__aeabi_fsub+0x43c>
 80015a2:	e6b5      	b.n	8001310 <__aeabi_fsub+0x1a8>
 80015a4:	2401      	movs	r4, #1
 80015a6:	0007      	movs	r7, r0
 80015a8:	4034      	ands	r4, r6
 80015aa:	e658      	b.n	800125e <__aeabi_fsub+0xf6>
 80015ac:	4663      	mov	r3, ip
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d100      	bne.n	80015b4 <__aeabi_fsub+0x44c>
 80015b2:	e6e9      	b.n	8001388 <__aeabi_fsub+0x220>
 80015b4:	2900      	cmp	r1, #0
 80015b6:	d100      	bne.n	80015ba <__aeabi_fsub+0x452>
 80015b8:	e6ea      	b.n	8001390 <__aeabi_fsub+0x228>
 80015ba:	2380      	movs	r3, #128	@ 0x80
 80015bc:	03db      	lsls	r3, r3, #15
 80015be:	429f      	cmp	r7, r3
 80015c0:	d200      	bcs.n	80015c4 <__aeabi_fsub+0x45c>
 80015c2:	e6e5      	b.n	8001390 <__aeabi_fsub+0x228>
 80015c4:	4298      	cmp	r0, r3
 80015c6:	d300      	bcc.n	80015ca <__aeabi_fsub+0x462>
 80015c8:	e6e2      	b.n	8001390 <__aeabi_fsub+0x228>
 80015ca:	0007      	movs	r7, r0
 80015cc:	e6e0      	b.n	8001390 <__aeabi_fsub+0x228>
 80015ce:	2900      	cmp	r1, #0
 80015d0:	d100      	bne.n	80015d4 <__aeabi_fsub+0x46c>
 80015d2:	e69e      	b.n	8001312 <__aeabi_fsub+0x1aa>
 80015d4:	2300      	movs	r3, #0
 80015d6:	08cf      	lsrs	r7, r1, #3
 80015d8:	e641      	b.n	800125e <__aeabi_fsub+0xf6>
 80015da:	0034      	movs	r4, r6
 80015dc:	2301      	movs	r3, #1
 80015de:	08ff      	lsrs	r7, r7, #3
 80015e0:	e63d      	b.n	800125e <__aeabi_fsub+0xf6>
 80015e2:	2f00      	cmp	r7, #0
 80015e4:	d100      	bne.n	80015e8 <__aeabi_fsub+0x480>
 80015e6:	e693      	b.n	8001310 <__aeabi_fsub+0x1a8>
 80015e8:	2300      	movs	r3, #0
 80015ea:	08ff      	lsrs	r7, r7, #3
 80015ec:	e637      	b.n	800125e <__aeabi_fsub+0xf6>
 80015ee:	2300      	movs	r3, #0
 80015f0:	08d7      	lsrs	r7, r2, #3
 80015f2:	e634      	b.n	800125e <__aeabi_fsub+0xf6>
 80015f4:	2301      	movs	r3, #1
 80015f6:	08cf      	lsrs	r7, r1, #3
 80015f8:	e631      	b.n	800125e <__aeabi_fsub+0xf6>
 80015fa:	2280      	movs	r2, #128	@ 0x80
 80015fc:	000b      	movs	r3, r1
 80015fe:	04d2      	lsls	r2, r2, #19
 8001600:	2001      	movs	r0, #1
 8001602:	4013      	ands	r3, r2
 8001604:	4211      	tst	r1, r2
 8001606:	d000      	beq.n	800160a <__aeabi_fsub+0x4a2>
 8001608:	e6ae      	b.n	8001368 <__aeabi_fsub+0x200>
 800160a:	08cf      	lsrs	r7, r1, #3
 800160c:	e627      	b.n	800125e <__aeabi_fsub+0xf6>
 800160e:	2b00      	cmp	r3, #0
 8001610:	d100      	bne.n	8001614 <__aeabi_fsub+0x4ac>
 8001612:	e75f      	b.n	80014d4 <__aeabi_fsub+0x36c>
 8001614:	1b56      	subs	r6, r2, r5
 8001616:	2d00      	cmp	r5, #0
 8001618:	d101      	bne.n	800161e <__aeabi_fsub+0x4b6>
 800161a:	0033      	movs	r3, r6
 800161c:	e6e7      	b.n	80013ee <__aeabi_fsub+0x286>
 800161e:	2380      	movs	r3, #128	@ 0x80
 8001620:	4660      	mov	r0, ip
 8001622:	04db      	lsls	r3, r3, #19
 8001624:	4318      	orrs	r0, r3
 8001626:	4684      	mov	ip, r0
 8001628:	e6eb      	b.n	8001402 <__aeabi_fsub+0x29a>
 800162a:	46c0      	nop			@ (mov r8, r8)
 800162c:	7dffffff 	.word	0x7dffffff

08001630 <__aeabi_f2iz>:
 8001630:	0241      	lsls	r1, r0, #9
 8001632:	0042      	lsls	r2, r0, #1
 8001634:	0fc3      	lsrs	r3, r0, #31
 8001636:	0a49      	lsrs	r1, r1, #9
 8001638:	2000      	movs	r0, #0
 800163a:	0e12      	lsrs	r2, r2, #24
 800163c:	2a7e      	cmp	r2, #126	@ 0x7e
 800163e:	dd03      	ble.n	8001648 <__aeabi_f2iz+0x18>
 8001640:	2a9d      	cmp	r2, #157	@ 0x9d
 8001642:	dd02      	ble.n	800164a <__aeabi_f2iz+0x1a>
 8001644:	4a09      	ldr	r2, [pc, #36]	@ (800166c <__aeabi_f2iz+0x3c>)
 8001646:	1898      	adds	r0, r3, r2
 8001648:	4770      	bx	lr
 800164a:	2080      	movs	r0, #128	@ 0x80
 800164c:	0400      	lsls	r0, r0, #16
 800164e:	4301      	orrs	r1, r0
 8001650:	2a95      	cmp	r2, #149	@ 0x95
 8001652:	dc07      	bgt.n	8001664 <__aeabi_f2iz+0x34>
 8001654:	2096      	movs	r0, #150	@ 0x96
 8001656:	1a82      	subs	r2, r0, r2
 8001658:	40d1      	lsrs	r1, r2
 800165a:	4248      	negs	r0, r1
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f3      	bne.n	8001648 <__aeabi_f2iz+0x18>
 8001660:	0008      	movs	r0, r1
 8001662:	e7f1      	b.n	8001648 <__aeabi_f2iz+0x18>
 8001664:	3a96      	subs	r2, #150	@ 0x96
 8001666:	4091      	lsls	r1, r2
 8001668:	e7f7      	b.n	800165a <__aeabi_f2iz+0x2a>
 800166a:	46c0      	nop			@ (mov r8, r8)
 800166c:	7fffffff 	.word	0x7fffffff

08001670 <__aeabi_i2f>:
 8001670:	b570      	push	{r4, r5, r6, lr}
 8001672:	2800      	cmp	r0, #0
 8001674:	d012      	beq.n	800169c <__aeabi_i2f+0x2c>
 8001676:	17c3      	asrs	r3, r0, #31
 8001678:	18c5      	adds	r5, r0, r3
 800167a:	405d      	eors	r5, r3
 800167c:	0fc4      	lsrs	r4, r0, #31
 800167e:	0028      	movs	r0, r5
 8001680:	f002 f874 	bl	800376c <__clzsi2>
 8001684:	239e      	movs	r3, #158	@ 0x9e
 8001686:	1a1b      	subs	r3, r3, r0
 8001688:	2b96      	cmp	r3, #150	@ 0x96
 800168a:	dc0f      	bgt.n	80016ac <__aeabi_i2f+0x3c>
 800168c:	2808      	cmp	r0, #8
 800168e:	d038      	beq.n	8001702 <__aeabi_i2f+0x92>
 8001690:	3808      	subs	r0, #8
 8001692:	4085      	lsls	r5, r0
 8001694:	026d      	lsls	r5, r5, #9
 8001696:	0a6d      	lsrs	r5, r5, #9
 8001698:	b2d8      	uxtb	r0, r3
 800169a:	e002      	b.n	80016a2 <__aeabi_i2f+0x32>
 800169c:	2400      	movs	r4, #0
 800169e:	2000      	movs	r0, #0
 80016a0:	2500      	movs	r5, #0
 80016a2:	05c0      	lsls	r0, r0, #23
 80016a4:	4328      	orrs	r0, r5
 80016a6:	07e4      	lsls	r4, r4, #31
 80016a8:	4320      	orrs	r0, r4
 80016aa:	bd70      	pop	{r4, r5, r6, pc}
 80016ac:	2b99      	cmp	r3, #153	@ 0x99
 80016ae:	dc14      	bgt.n	80016da <__aeabi_i2f+0x6a>
 80016b0:	1f42      	subs	r2, r0, #5
 80016b2:	4095      	lsls	r5, r2
 80016b4:	002a      	movs	r2, r5
 80016b6:	4915      	ldr	r1, [pc, #84]	@ (800170c <__aeabi_i2f+0x9c>)
 80016b8:	4011      	ands	r1, r2
 80016ba:	0755      	lsls	r5, r2, #29
 80016bc:	d01c      	beq.n	80016f8 <__aeabi_i2f+0x88>
 80016be:	250f      	movs	r5, #15
 80016c0:	402a      	ands	r2, r5
 80016c2:	2a04      	cmp	r2, #4
 80016c4:	d018      	beq.n	80016f8 <__aeabi_i2f+0x88>
 80016c6:	3104      	adds	r1, #4
 80016c8:	08ca      	lsrs	r2, r1, #3
 80016ca:	0149      	lsls	r1, r1, #5
 80016cc:	d515      	bpl.n	80016fa <__aeabi_i2f+0x8a>
 80016ce:	239f      	movs	r3, #159	@ 0x9f
 80016d0:	0252      	lsls	r2, r2, #9
 80016d2:	1a18      	subs	r0, r3, r0
 80016d4:	0a55      	lsrs	r5, r2, #9
 80016d6:	b2c0      	uxtb	r0, r0
 80016d8:	e7e3      	b.n	80016a2 <__aeabi_i2f+0x32>
 80016da:	2205      	movs	r2, #5
 80016dc:	0029      	movs	r1, r5
 80016de:	1a12      	subs	r2, r2, r0
 80016e0:	40d1      	lsrs	r1, r2
 80016e2:	0002      	movs	r2, r0
 80016e4:	321b      	adds	r2, #27
 80016e6:	4095      	lsls	r5, r2
 80016e8:	002a      	movs	r2, r5
 80016ea:	1e55      	subs	r5, r2, #1
 80016ec:	41aa      	sbcs	r2, r5
 80016ee:	430a      	orrs	r2, r1
 80016f0:	4906      	ldr	r1, [pc, #24]	@ (800170c <__aeabi_i2f+0x9c>)
 80016f2:	4011      	ands	r1, r2
 80016f4:	0755      	lsls	r5, r2, #29
 80016f6:	d1e2      	bne.n	80016be <__aeabi_i2f+0x4e>
 80016f8:	08ca      	lsrs	r2, r1, #3
 80016fa:	0252      	lsls	r2, r2, #9
 80016fc:	0a55      	lsrs	r5, r2, #9
 80016fe:	b2d8      	uxtb	r0, r3
 8001700:	e7cf      	b.n	80016a2 <__aeabi_i2f+0x32>
 8001702:	026d      	lsls	r5, r5, #9
 8001704:	0a6d      	lsrs	r5, r5, #9
 8001706:	308e      	adds	r0, #142	@ 0x8e
 8001708:	e7cb      	b.n	80016a2 <__aeabi_i2f+0x32>
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	fbffffff 	.word	0xfbffffff

08001710 <__aeabi_ui2f>:
 8001710:	b510      	push	{r4, lr}
 8001712:	1e04      	subs	r4, r0, #0
 8001714:	d00d      	beq.n	8001732 <__aeabi_ui2f+0x22>
 8001716:	f002 f829 	bl	800376c <__clzsi2>
 800171a:	239e      	movs	r3, #158	@ 0x9e
 800171c:	1a1b      	subs	r3, r3, r0
 800171e:	2b96      	cmp	r3, #150	@ 0x96
 8001720:	dc0c      	bgt.n	800173c <__aeabi_ui2f+0x2c>
 8001722:	2808      	cmp	r0, #8
 8001724:	d034      	beq.n	8001790 <__aeabi_ui2f+0x80>
 8001726:	3808      	subs	r0, #8
 8001728:	4084      	lsls	r4, r0
 800172a:	0264      	lsls	r4, r4, #9
 800172c:	0a64      	lsrs	r4, r4, #9
 800172e:	b2d8      	uxtb	r0, r3
 8001730:	e001      	b.n	8001736 <__aeabi_ui2f+0x26>
 8001732:	2000      	movs	r0, #0
 8001734:	2400      	movs	r4, #0
 8001736:	05c0      	lsls	r0, r0, #23
 8001738:	4320      	orrs	r0, r4
 800173a:	bd10      	pop	{r4, pc}
 800173c:	2b99      	cmp	r3, #153	@ 0x99
 800173e:	dc13      	bgt.n	8001768 <__aeabi_ui2f+0x58>
 8001740:	1f42      	subs	r2, r0, #5
 8001742:	4094      	lsls	r4, r2
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <__aeabi_ui2f+0x88>)
 8001746:	4022      	ands	r2, r4
 8001748:	0761      	lsls	r1, r4, #29
 800174a:	d01c      	beq.n	8001786 <__aeabi_ui2f+0x76>
 800174c:	210f      	movs	r1, #15
 800174e:	4021      	ands	r1, r4
 8001750:	2904      	cmp	r1, #4
 8001752:	d018      	beq.n	8001786 <__aeabi_ui2f+0x76>
 8001754:	3204      	adds	r2, #4
 8001756:	08d4      	lsrs	r4, r2, #3
 8001758:	0152      	lsls	r2, r2, #5
 800175a:	d515      	bpl.n	8001788 <__aeabi_ui2f+0x78>
 800175c:	239f      	movs	r3, #159	@ 0x9f
 800175e:	0264      	lsls	r4, r4, #9
 8001760:	1a18      	subs	r0, r3, r0
 8001762:	0a64      	lsrs	r4, r4, #9
 8001764:	b2c0      	uxtb	r0, r0
 8001766:	e7e6      	b.n	8001736 <__aeabi_ui2f+0x26>
 8001768:	0002      	movs	r2, r0
 800176a:	0021      	movs	r1, r4
 800176c:	321b      	adds	r2, #27
 800176e:	4091      	lsls	r1, r2
 8001770:	000a      	movs	r2, r1
 8001772:	1e51      	subs	r1, r2, #1
 8001774:	418a      	sbcs	r2, r1
 8001776:	2105      	movs	r1, #5
 8001778:	1a09      	subs	r1, r1, r0
 800177a:	40cc      	lsrs	r4, r1
 800177c:	4314      	orrs	r4, r2
 800177e:	4a06      	ldr	r2, [pc, #24]	@ (8001798 <__aeabi_ui2f+0x88>)
 8001780:	4022      	ands	r2, r4
 8001782:	0761      	lsls	r1, r4, #29
 8001784:	d1e2      	bne.n	800174c <__aeabi_ui2f+0x3c>
 8001786:	08d4      	lsrs	r4, r2, #3
 8001788:	0264      	lsls	r4, r4, #9
 800178a:	0a64      	lsrs	r4, r4, #9
 800178c:	b2d8      	uxtb	r0, r3
 800178e:	e7d2      	b.n	8001736 <__aeabi_ui2f+0x26>
 8001790:	0264      	lsls	r4, r4, #9
 8001792:	0a64      	lsrs	r4, r4, #9
 8001794:	308e      	adds	r0, #142	@ 0x8e
 8001796:	e7ce      	b.n	8001736 <__aeabi_ui2f+0x26>
 8001798:	fbffffff 	.word	0xfbffffff

0800179c <__aeabi_dadd>:
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	464f      	mov	r7, r9
 80017a0:	4646      	mov	r6, r8
 80017a2:	46d6      	mov	lr, sl
 80017a4:	b5c0      	push	{r6, r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	9000      	str	r0, [sp, #0]
 80017aa:	9101      	str	r1, [sp, #4]
 80017ac:	030e      	lsls	r6, r1, #12
 80017ae:	004c      	lsls	r4, r1, #1
 80017b0:	0fcd      	lsrs	r5, r1, #31
 80017b2:	0a71      	lsrs	r1, r6, #9
 80017b4:	9e00      	ldr	r6, [sp, #0]
 80017b6:	005f      	lsls	r7, r3, #1
 80017b8:	0f76      	lsrs	r6, r6, #29
 80017ba:	430e      	orrs	r6, r1
 80017bc:	9900      	ldr	r1, [sp, #0]
 80017be:	9200      	str	r2, [sp, #0]
 80017c0:	9301      	str	r3, [sp, #4]
 80017c2:	00c9      	lsls	r1, r1, #3
 80017c4:	4689      	mov	r9, r1
 80017c6:	0319      	lsls	r1, r3, #12
 80017c8:	0d7b      	lsrs	r3, r7, #21
 80017ca:	4698      	mov	r8, r3
 80017cc:	9b01      	ldr	r3, [sp, #4]
 80017ce:	0a49      	lsrs	r1, r1, #9
 80017d0:	0fdb      	lsrs	r3, r3, #31
 80017d2:	469c      	mov	ip, r3
 80017d4:	9b00      	ldr	r3, [sp, #0]
 80017d6:	9a00      	ldr	r2, [sp, #0]
 80017d8:	0f5b      	lsrs	r3, r3, #29
 80017da:	430b      	orrs	r3, r1
 80017dc:	4641      	mov	r1, r8
 80017de:	0d64      	lsrs	r4, r4, #21
 80017e0:	00d2      	lsls	r2, r2, #3
 80017e2:	1a61      	subs	r1, r4, r1
 80017e4:	4565      	cmp	r5, ip
 80017e6:	d100      	bne.n	80017ea <__aeabi_dadd+0x4e>
 80017e8:	e0a6      	b.n	8001938 <__aeabi_dadd+0x19c>
 80017ea:	2900      	cmp	r1, #0
 80017ec:	dd72      	ble.n	80018d4 <__aeabi_dadd+0x138>
 80017ee:	4647      	mov	r7, r8
 80017f0:	2f00      	cmp	r7, #0
 80017f2:	d100      	bne.n	80017f6 <__aeabi_dadd+0x5a>
 80017f4:	e0dd      	b.n	80019b2 <__aeabi_dadd+0x216>
 80017f6:	4fcc      	ldr	r7, [pc, #816]	@ (8001b28 <__aeabi_dadd+0x38c>)
 80017f8:	42bc      	cmp	r4, r7
 80017fa:	d100      	bne.n	80017fe <__aeabi_dadd+0x62>
 80017fc:	e19a      	b.n	8001b34 <__aeabi_dadd+0x398>
 80017fe:	2701      	movs	r7, #1
 8001800:	2938      	cmp	r1, #56	@ 0x38
 8001802:	dc17      	bgt.n	8001834 <__aeabi_dadd+0x98>
 8001804:	2780      	movs	r7, #128	@ 0x80
 8001806:	043f      	lsls	r7, r7, #16
 8001808:	433b      	orrs	r3, r7
 800180a:	291f      	cmp	r1, #31
 800180c:	dd00      	ble.n	8001810 <__aeabi_dadd+0x74>
 800180e:	e1dd      	b.n	8001bcc <__aeabi_dadd+0x430>
 8001810:	2720      	movs	r7, #32
 8001812:	1a78      	subs	r0, r7, r1
 8001814:	001f      	movs	r7, r3
 8001816:	4087      	lsls	r7, r0
 8001818:	46ba      	mov	sl, r7
 800181a:	0017      	movs	r7, r2
 800181c:	40cf      	lsrs	r7, r1
 800181e:	4684      	mov	ip, r0
 8001820:	0038      	movs	r0, r7
 8001822:	4657      	mov	r7, sl
 8001824:	4307      	orrs	r7, r0
 8001826:	4660      	mov	r0, ip
 8001828:	4082      	lsls	r2, r0
 800182a:	40cb      	lsrs	r3, r1
 800182c:	1e50      	subs	r0, r2, #1
 800182e:	4182      	sbcs	r2, r0
 8001830:	1af6      	subs	r6, r6, r3
 8001832:	4317      	orrs	r7, r2
 8001834:	464b      	mov	r3, r9
 8001836:	1bdf      	subs	r7, r3, r7
 8001838:	45b9      	cmp	r9, r7
 800183a:	4180      	sbcs	r0, r0
 800183c:	4240      	negs	r0, r0
 800183e:	1a36      	subs	r6, r6, r0
 8001840:	0233      	lsls	r3, r6, #8
 8001842:	d400      	bmi.n	8001846 <__aeabi_dadd+0xaa>
 8001844:	e0ff      	b.n	8001a46 <__aeabi_dadd+0x2aa>
 8001846:	0276      	lsls	r6, r6, #9
 8001848:	0a76      	lsrs	r6, r6, #9
 800184a:	2e00      	cmp	r6, #0
 800184c:	d100      	bne.n	8001850 <__aeabi_dadd+0xb4>
 800184e:	e13c      	b.n	8001aca <__aeabi_dadd+0x32e>
 8001850:	0030      	movs	r0, r6
 8001852:	f001 ff8b 	bl	800376c <__clzsi2>
 8001856:	0003      	movs	r3, r0
 8001858:	3b08      	subs	r3, #8
 800185a:	2120      	movs	r1, #32
 800185c:	0038      	movs	r0, r7
 800185e:	1aca      	subs	r2, r1, r3
 8001860:	40d0      	lsrs	r0, r2
 8001862:	409e      	lsls	r6, r3
 8001864:	0002      	movs	r2, r0
 8001866:	409f      	lsls	r7, r3
 8001868:	4332      	orrs	r2, r6
 800186a:	429c      	cmp	r4, r3
 800186c:	dd00      	ble.n	8001870 <__aeabi_dadd+0xd4>
 800186e:	e1a6      	b.n	8001bbe <__aeabi_dadd+0x422>
 8001870:	1b18      	subs	r0, r3, r4
 8001872:	3001      	adds	r0, #1
 8001874:	1a09      	subs	r1, r1, r0
 8001876:	003e      	movs	r6, r7
 8001878:	408f      	lsls	r7, r1
 800187a:	40c6      	lsrs	r6, r0
 800187c:	1e7b      	subs	r3, r7, #1
 800187e:	419f      	sbcs	r7, r3
 8001880:	0013      	movs	r3, r2
 8001882:	408b      	lsls	r3, r1
 8001884:	4337      	orrs	r7, r6
 8001886:	431f      	orrs	r7, r3
 8001888:	40c2      	lsrs	r2, r0
 800188a:	003b      	movs	r3, r7
 800188c:	0016      	movs	r6, r2
 800188e:	2400      	movs	r4, #0
 8001890:	4313      	orrs	r3, r2
 8001892:	d100      	bne.n	8001896 <__aeabi_dadd+0xfa>
 8001894:	e1df      	b.n	8001c56 <__aeabi_dadd+0x4ba>
 8001896:	077b      	lsls	r3, r7, #29
 8001898:	d100      	bne.n	800189c <__aeabi_dadd+0x100>
 800189a:	e332      	b.n	8001f02 <__aeabi_dadd+0x766>
 800189c:	230f      	movs	r3, #15
 800189e:	003a      	movs	r2, r7
 80018a0:	403b      	ands	r3, r7
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	d004      	beq.n	80018b0 <__aeabi_dadd+0x114>
 80018a6:	1d3a      	adds	r2, r7, #4
 80018a8:	42ba      	cmp	r2, r7
 80018aa:	41bf      	sbcs	r7, r7
 80018ac:	427f      	negs	r7, r7
 80018ae:	19f6      	adds	r6, r6, r7
 80018b0:	0233      	lsls	r3, r6, #8
 80018b2:	d400      	bmi.n	80018b6 <__aeabi_dadd+0x11a>
 80018b4:	e323      	b.n	8001efe <__aeabi_dadd+0x762>
 80018b6:	4b9c      	ldr	r3, [pc, #624]	@ (8001b28 <__aeabi_dadd+0x38c>)
 80018b8:	3401      	adds	r4, #1
 80018ba:	429c      	cmp	r4, r3
 80018bc:	d100      	bne.n	80018c0 <__aeabi_dadd+0x124>
 80018be:	e0b4      	b.n	8001a2a <__aeabi_dadd+0x28e>
 80018c0:	4b9a      	ldr	r3, [pc, #616]	@ (8001b2c <__aeabi_dadd+0x390>)
 80018c2:	0564      	lsls	r4, r4, #21
 80018c4:	401e      	ands	r6, r3
 80018c6:	0d64      	lsrs	r4, r4, #21
 80018c8:	0777      	lsls	r7, r6, #29
 80018ca:	08d2      	lsrs	r2, r2, #3
 80018cc:	0276      	lsls	r6, r6, #9
 80018ce:	4317      	orrs	r7, r2
 80018d0:	0b36      	lsrs	r6, r6, #12
 80018d2:	e0ac      	b.n	8001a2e <__aeabi_dadd+0x292>
 80018d4:	2900      	cmp	r1, #0
 80018d6:	d100      	bne.n	80018da <__aeabi_dadd+0x13e>
 80018d8:	e07e      	b.n	80019d8 <__aeabi_dadd+0x23c>
 80018da:	4641      	mov	r1, r8
 80018dc:	1b09      	subs	r1, r1, r4
 80018de:	2c00      	cmp	r4, #0
 80018e0:	d000      	beq.n	80018e4 <__aeabi_dadd+0x148>
 80018e2:	e160      	b.n	8001ba6 <__aeabi_dadd+0x40a>
 80018e4:	0034      	movs	r4, r6
 80018e6:	4648      	mov	r0, r9
 80018e8:	4304      	orrs	r4, r0
 80018ea:	d100      	bne.n	80018ee <__aeabi_dadd+0x152>
 80018ec:	e1c9      	b.n	8001c82 <__aeabi_dadd+0x4e6>
 80018ee:	1e4c      	subs	r4, r1, #1
 80018f0:	2901      	cmp	r1, #1
 80018f2:	d100      	bne.n	80018f6 <__aeabi_dadd+0x15a>
 80018f4:	e22e      	b.n	8001d54 <__aeabi_dadd+0x5b8>
 80018f6:	4d8c      	ldr	r5, [pc, #560]	@ (8001b28 <__aeabi_dadd+0x38c>)
 80018f8:	42a9      	cmp	r1, r5
 80018fa:	d100      	bne.n	80018fe <__aeabi_dadd+0x162>
 80018fc:	e224      	b.n	8001d48 <__aeabi_dadd+0x5ac>
 80018fe:	2701      	movs	r7, #1
 8001900:	2c38      	cmp	r4, #56	@ 0x38
 8001902:	dc11      	bgt.n	8001928 <__aeabi_dadd+0x18c>
 8001904:	0021      	movs	r1, r4
 8001906:	291f      	cmp	r1, #31
 8001908:	dd00      	ble.n	800190c <__aeabi_dadd+0x170>
 800190a:	e20b      	b.n	8001d24 <__aeabi_dadd+0x588>
 800190c:	2420      	movs	r4, #32
 800190e:	0037      	movs	r7, r6
 8001910:	4648      	mov	r0, r9
 8001912:	1a64      	subs	r4, r4, r1
 8001914:	40a7      	lsls	r7, r4
 8001916:	40c8      	lsrs	r0, r1
 8001918:	4307      	orrs	r7, r0
 800191a:	4648      	mov	r0, r9
 800191c:	40a0      	lsls	r0, r4
 800191e:	40ce      	lsrs	r6, r1
 8001920:	1e44      	subs	r4, r0, #1
 8001922:	41a0      	sbcs	r0, r4
 8001924:	1b9b      	subs	r3, r3, r6
 8001926:	4307      	orrs	r7, r0
 8001928:	1bd7      	subs	r7, r2, r7
 800192a:	42ba      	cmp	r2, r7
 800192c:	4192      	sbcs	r2, r2
 800192e:	4252      	negs	r2, r2
 8001930:	4665      	mov	r5, ip
 8001932:	4644      	mov	r4, r8
 8001934:	1a9e      	subs	r6, r3, r2
 8001936:	e783      	b.n	8001840 <__aeabi_dadd+0xa4>
 8001938:	2900      	cmp	r1, #0
 800193a:	dc00      	bgt.n	800193e <__aeabi_dadd+0x1a2>
 800193c:	e09c      	b.n	8001a78 <__aeabi_dadd+0x2dc>
 800193e:	4647      	mov	r7, r8
 8001940:	2f00      	cmp	r7, #0
 8001942:	d167      	bne.n	8001a14 <__aeabi_dadd+0x278>
 8001944:	001f      	movs	r7, r3
 8001946:	4317      	orrs	r7, r2
 8001948:	d100      	bne.n	800194c <__aeabi_dadd+0x1b0>
 800194a:	e0e4      	b.n	8001b16 <__aeabi_dadd+0x37a>
 800194c:	1e48      	subs	r0, r1, #1
 800194e:	2901      	cmp	r1, #1
 8001950:	d100      	bne.n	8001954 <__aeabi_dadd+0x1b8>
 8001952:	e19b      	b.n	8001c8c <__aeabi_dadd+0x4f0>
 8001954:	4f74      	ldr	r7, [pc, #464]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001956:	42b9      	cmp	r1, r7
 8001958:	d100      	bne.n	800195c <__aeabi_dadd+0x1c0>
 800195a:	e0eb      	b.n	8001b34 <__aeabi_dadd+0x398>
 800195c:	2701      	movs	r7, #1
 800195e:	0001      	movs	r1, r0
 8001960:	2838      	cmp	r0, #56	@ 0x38
 8001962:	dc11      	bgt.n	8001988 <__aeabi_dadd+0x1ec>
 8001964:	291f      	cmp	r1, #31
 8001966:	dd00      	ble.n	800196a <__aeabi_dadd+0x1ce>
 8001968:	e1c7      	b.n	8001cfa <__aeabi_dadd+0x55e>
 800196a:	2720      	movs	r7, #32
 800196c:	1a78      	subs	r0, r7, r1
 800196e:	001f      	movs	r7, r3
 8001970:	4684      	mov	ip, r0
 8001972:	4087      	lsls	r7, r0
 8001974:	0010      	movs	r0, r2
 8001976:	40c8      	lsrs	r0, r1
 8001978:	4307      	orrs	r7, r0
 800197a:	4660      	mov	r0, ip
 800197c:	4082      	lsls	r2, r0
 800197e:	40cb      	lsrs	r3, r1
 8001980:	1e50      	subs	r0, r2, #1
 8001982:	4182      	sbcs	r2, r0
 8001984:	18f6      	adds	r6, r6, r3
 8001986:	4317      	orrs	r7, r2
 8001988:	444f      	add	r7, r9
 800198a:	454f      	cmp	r7, r9
 800198c:	4180      	sbcs	r0, r0
 800198e:	4240      	negs	r0, r0
 8001990:	1836      	adds	r6, r6, r0
 8001992:	0233      	lsls	r3, r6, #8
 8001994:	d557      	bpl.n	8001a46 <__aeabi_dadd+0x2aa>
 8001996:	4b64      	ldr	r3, [pc, #400]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001998:	3401      	adds	r4, #1
 800199a:	429c      	cmp	r4, r3
 800199c:	d045      	beq.n	8001a2a <__aeabi_dadd+0x28e>
 800199e:	2101      	movs	r1, #1
 80019a0:	4b62      	ldr	r3, [pc, #392]	@ (8001b2c <__aeabi_dadd+0x390>)
 80019a2:	087a      	lsrs	r2, r7, #1
 80019a4:	401e      	ands	r6, r3
 80019a6:	4039      	ands	r1, r7
 80019a8:	430a      	orrs	r2, r1
 80019aa:	07f7      	lsls	r7, r6, #31
 80019ac:	4317      	orrs	r7, r2
 80019ae:	0876      	lsrs	r6, r6, #1
 80019b0:	e771      	b.n	8001896 <__aeabi_dadd+0xfa>
 80019b2:	001f      	movs	r7, r3
 80019b4:	4317      	orrs	r7, r2
 80019b6:	d100      	bne.n	80019ba <__aeabi_dadd+0x21e>
 80019b8:	e0ad      	b.n	8001b16 <__aeabi_dadd+0x37a>
 80019ba:	1e4f      	subs	r7, r1, #1
 80019bc:	46bc      	mov	ip, r7
 80019be:	2901      	cmp	r1, #1
 80019c0:	d100      	bne.n	80019c4 <__aeabi_dadd+0x228>
 80019c2:	e182      	b.n	8001cca <__aeabi_dadd+0x52e>
 80019c4:	4f58      	ldr	r7, [pc, #352]	@ (8001b28 <__aeabi_dadd+0x38c>)
 80019c6:	42b9      	cmp	r1, r7
 80019c8:	d100      	bne.n	80019cc <__aeabi_dadd+0x230>
 80019ca:	e190      	b.n	8001cee <__aeabi_dadd+0x552>
 80019cc:	4661      	mov	r1, ip
 80019ce:	2701      	movs	r7, #1
 80019d0:	2938      	cmp	r1, #56	@ 0x38
 80019d2:	dd00      	ble.n	80019d6 <__aeabi_dadd+0x23a>
 80019d4:	e72e      	b.n	8001834 <__aeabi_dadd+0x98>
 80019d6:	e718      	b.n	800180a <__aeabi_dadd+0x6e>
 80019d8:	4f55      	ldr	r7, [pc, #340]	@ (8001b30 <__aeabi_dadd+0x394>)
 80019da:	1c61      	adds	r1, r4, #1
 80019dc:	4239      	tst	r1, r7
 80019de:	d000      	beq.n	80019e2 <__aeabi_dadd+0x246>
 80019e0:	e0d0      	b.n	8001b84 <__aeabi_dadd+0x3e8>
 80019e2:	0031      	movs	r1, r6
 80019e4:	4648      	mov	r0, r9
 80019e6:	001f      	movs	r7, r3
 80019e8:	4301      	orrs	r1, r0
 80019ea:	4317      	orrs	r7, r2
 80019ec:	2c00      	cmp	r4, #0
 80019ee:	d000      	beq.n	80019f2 <__aeabi_dadd+0x256>
 80019f0:	e13d      	b.n	8001c6e <__aeabi_dadd+0x4d2>
 80019f2:	2900      	cmp	r1, #0
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dadd+0x25c>
 80019f6:	e1bc      	b.n	8001d72 <__aeabi_dadd+0x5d6>
 80019f8:	2f00      	cmp	r7, #0
 80019fa:	d000      	beq.n	80019fe <__aeabi_dadd+0x262>
 80019fc:	e1bf      	b.n	8001d7e <__aeabi_dadd+0x5e2>
 80019fe:	464b      	mov	r3, r9
 8001a00:	2100      	movs	r1, #0
 8001a02:	08d8      	lsrs	r0, r3, #3
 8001a04:	0777      	lsls	r7, r6, #29
 8001a06:	4307      	orrs	r7, r0
 8001a08:	08f0      	lsrs	r0, r6, #3
 8001a0a:	0306      	lsls	r6, r0, #12
 8001a0c:	054c      	lsls	r4, r1, #21
 8001a0e:	0b36      	lsrs	r6, r6, #12
 8001a10:	0d64      	lsrs	r4, r4, #21
 8001a12:	e00c      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001a14:	4f44      	ldr	r7, [pc, #272]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001a16:	42bc      	cmp	r4, r7
 8001a18:	d100      	bne.n	8001a1c <__aeabi_dadd+0x280>
 8001a1a:	e08b      	b.n	8001b34 <__aeabi_dadd+0x398>
 8001a1c:	2701      	movs	r7, #1
 8001a1e:	2938      	cmp	r1, #56	@ 0x38
 8001a20:	dcb2      	bgt.n	8001988 <__aeabi_dadd+0x1ec>
 8001a22:	2780      	movs	r7, #128	@ 0x80
 8001a24:	043f      	lsls	r7, r7, #16
 8001a26:	433b      	orrs	r3, r7
 8001a28:	e79c      	b.n	8001964 <__aeabi_dadd+0x1c8>
 8001a2a:	2600      	movs	r6, #0
 8001a2c:	2700      	movs	r7, #0
 8001a2e:	0524      	lsls	r4, r4, #20
 8001a30:	4334      	orrs	r4, r6
 8001a32:	07ed      	lsls	r5, r5, #31
 8001a34:	432c      	orrs	r4, r5
 8001a36:	0038      	movs	r0, r7
 8001a38:	0021      	movs	r1, r4
 8001a3a:	b002      	add	sp, #8
 8001a3c:	bce0      	pop	{r5, r6, r7}
 8001a3e:	46ba      	mov	sl, r7
 8001a40:	46b1      	mov	r9, r6
 8001a42:	46a8      	mov	r8, r5
 8001a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a46:	077b      	lsls	r3, r7, #29
 8001a48:	d004      	beq.n	8001a54 <__aeabi_dadd+0x2b8>
 8001a4a:	230f      	movs	r3, #15
 8001a4c:	403b      	ands	r3, r7
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	d000      	beq.n	8001a54 <__aeabi_dadd+0x2b8>
 8001a52:	e728      	b.n	80018a6 <__aeabi_dadd+0x10a>
 8001a54:	08f8      	lsrs	r0, r7, #3
 8001a56:	4b34      	ldr	r3, [pc, #208]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001a58:	0777      	lsls	r7, r6, #29
 8001a5a:	4307      	orrs	r7, r0
 8001a5c:	08f0      	lsrs	r0, r6, #3
 8001a5e:	429c      	cmp	r4, r3
 8001a60:	d000      	beq.n	8001a64 <__aeabi_dadd+0x2c8>
 8001a62:	e24a      	b.n	8001efa <__aeabi_dadd+0x75e>
 8001a64:	003b      	movs	r3, r7
 8001a66:	4303      	orrs	r3, r0
 8001a68:	d059      	beq.n	8001b1e <__aeabi_dadd+0x382>
 8001a6a:	2680      	movs	r6, #128	@ 0x80
 8001a6c:	0336      	lsls	r6, r6, #12
 8001a6e:	4306      	orrs	r6, r0
 8001a70:	0336      	lsls	r6, r6, #12
 8001a72:	4c2d      	ldr	r4, [pc, #180]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001a74:	0b36      	lsrs	r6, r6, #12
 8001a76:	e7da      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001a78:	2900      	cmp	r1, #0
 8001a7a:	d061      	beq.n	8001b40 <__aeabi_dadd+0x3a4>
 8001a7c:	4641      	mov	r1, r8
 8001a7e:	1b09      	subs	r1, r1, r4
 8001a80:	2c00      	cmp	r4, #0
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x2ea>
 8001a84:	e0b9      	b.n	8001bfa <__aeabi_dadd+0x45e>
 8001a86:	4c28      	ldr	r4, [pc, #160]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001a88:	45a0      	cmp	r8, r4
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x2f2>
 8001a8c:	e1a5      	b.n	8001dda <__aeabi_dadd+0x63e>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2938      	cmp	r1, #56	@ 0x38
 8001a92:	dc13      	bgt.n	8001abc <__aeabi_dadd+0x320>
 8001a94:	2480      	movs	r4, #128	@ 0x80
 8001a96:	0424      	lsls	r4, r4, #16
 8001a98:	4326      	orrs	r6, r4
 8001a9a:	291f      	cmp	r1, #31
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dadd+0x304>
 8001a9e:	e1c8      	b.n	8001e32 <__aeabi_dadd+0x696>
 8001aa0:	2420      	movs	r4, #32
 8001aa2:	0037      	movs	r7, r6
 8001aa4:	4648      	mov	r0, r9
 8001aa6:	1a64      	subs	r4, r4, r1
 8001aa8:	40a7      	lsls	r7, r4
 8001aaa:	40c8      	lsrs	r0, r1
 8001aac:	4307      	orrs	r7, r0
 8001aae:	4648      	mov	r0, r9
 8001ab0:	40a0      	lsls	r0, r4
 8001ab2:	40ce      	lsrs	r6, r1
 8001ab4:	1e44      	subs	r4, r0, #1
 8001ab6:	41a0      	sbcs	r0, r4
 8001ab8:	199b      	adds	r3, r3, r6
 8001aba:	4307      	orrs	r7, r0
 8001abc:	18bf      	adds	r7, r7, r2
 8001abe:	4297      	cmp	r7, r2
 8001ac0:	4192      	sbcs	r2, r2
 8001ac2:	4252      	negs	r2, r2
 8001ac4:	4644      	mov	r4, r8
 8001ac6:	18d6      	adds	r6, r2, r3
 8001ac8:	e763      	b.n	8001992 <__aeabi_dadd+0x1f6>
 8001aca:	0038      	movs	r0, r7
 8001acc:	f001 fe4e 	bl	800376c <__clzsi2>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	3318      	adds	r3, #24
 8001ad4:	2b1f      	cmp	r3, #31
 8001ad6:	dc00      	bgt.n	8001ada <__aeabi_dadd+0x33e>
 8001ad8:	e6bf      	b.n	800185a <__aeabi_dadd+0xbe>
 8001ada:	003a      	movs	r2, r7
 8001adc:	3808      	subs	r0, #8
 8001ade:	4082      	lsls	r2, r0
 8001ae0:	429c      	cmp	r4, r3
 8001ae2:	dd00      	ble.n	8001ae6 <__aeabi_dadd+0x34a>
 8001ae4:	e083      	b.n	8001bee <__aeabi_dadd+0x452>
 8001ae6:	1b1b      	subs	r3, r3, r4
 8001ae8:	1c58      	adds	r0, r3, #1
 8001aea:	281f      	cmp	r0, #31
 8001aec:	dc00      	bgt.n	8001af0 <__aeabi_dadd+0x354>
 8001aee:	e1b4      	b.n	8001e5a <__aeabi_dadd+0x6be>
 8001af0:	0017      	movs	r7, r2
 8001af2:	3b1f      	subs	r3, #31
 8001af4:	40df      	lsrs	r7, r3
 8001af6:	2820      	cmp	r0, #32
 8001af8:	d005      	beq.n	8001b06 <__aeabi_dadd+0x36a>
 8001afa:	2340      	movs	r3, #64	@ 0x40
 8001afc:	1a1b      	subs	r3, r3, r0
 8001afe:	409a      	lsls	r2, r3
 8001b00:	1e53      	subs	r3, r2, #1
 8001b02:	419a      	sbcs	r2, r3
 8001b04:	4317      	orrs	r7, r2
 8001b06:	2400      	movs	r4, #0
 8001b08:	2f00      	cmp	r7, #0
 8001b0a:	d00a      	beq.n	8001b22 <__aeabi_dadd+0x386>
 8001b0c:	077b      	lsls	r3, r7, #29
 8001b0e:	d000      	beq.n	8001b12 <__aeabi_dadd+0x376>
 8001b10:	e6c4      	b.n	800189c <__aeabi_dadd+0x100>
 8001b12:	0026      	movs	r6, r4
 8001b14:	e79e      	b.n	8001a54 <__aeabi_dadd+0x2b8>
 8001b16:	464b      	mov	r3, r9
 8001b18:	000c      	movs	r4, r1
 8001b1a:	08d8      	lsrs	r0, r3, #3
 8001b1c:	e79b      	b.n	8001a56 <__aeabi_dadd+0x2ba>
 8001b1e:	2700      	movs	r7, #0
 8001b20:	4c01      	ldr	r4, [pc, #4]	@ (8001b28 <__aeabi_dadd+0x38c>)
 8001b22:	2600      	movs	r6, #0
 8001b24:	e783      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001b26:	46c0      	nop			@ (mov r8, r8)
 8001b28:	000007ff 	.word	0x000007ff
 8001b2c:	ff7fffff 	.word	0xff7fffff
 8001b30:	000007fe 	.word	0x000007fe
 8001b34:	464b      	mov	r3, r9
 8001b36:	0777      	lsls	r7, r6, #29
 8001b38:	08d8      	lsrs	r0, r3, #3
 8001b3a:	4307      	orrs	r7, r0
 8001b3c:	08f0      	lsrs	r0, r6, #3
 8001b3e:	e791      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001b40:	4fcd      	ldr	r7, [pc, #820]	@ (8001e78 <__aeabi_dadd+0x6dc>)
 8001b42:	1c61      	adds	r1, r4, #1
 8001b44:	4239      	tst	r1, r7
 8001b46:	d16b      	bne.n	8001c20 <__aeabi_dadd+0x484>
 8001b48:	0031      	movs	r1, r6
 8001b4a:	4648      	mov	r0, r9
 8001b4c:	4301      	orrs	r1, r0
 8001b4e:	2c00      	cmp	r4, #0
 8001b50:	d000      	beq.n	8001b54 <__aeabi_dadd+0x3b8>
 8001b52:	e14b      	b.n	8001dec <__aeabi_dadd+0x650>
 8001b54:	001f      	movs	r7, r3
 8001b56:	4317      	orrs	r7, r2
 8001b58:	2900      	cmp	r1, #0
 8001b5a:	d100      	bne.n	8001b5e <__aeabi_dadd+0x3c2>
 8001b5c:	e181      	b.n	8001e62 <__aeabi_dadd+0x6c6>
 8001b5e:	2f00      	cmp	r7, #0
 8001b60:	d100      	bne.n	8001b64 <__aeabi_dadd+0x3c8>
 8001b62:	e74c      	b.n	80019fe <__aeabi_dadd+0x262>
 8001b64:	444a      	add	r2, r9
 8001b66:	454a      	cmp	r2, r9
 8001b68:	4180      	sbcs	r0, r0
 8001b6a:	18f6      	adds	r6, r6, r3
 8001b6c:	4240      	negs	r0, r0
 8001b6e:	1836      	adds	r6, r6, r0
 8001b70:	0233      	lsls	r3, r6, #8
 8001b72:	d500      	bpl.n	8001b76 <__aeabi_dadd+0x3da>
 8001b74:	e1b0      	b.n	8001ed8 <__aeabi_dadd+0x73c>
 8001b76:	0017      	movs	r7, r2
 8001b78:	4691      	mov	r9, r2
 8001b7a:	4337      	orrs	r7, r6
 8001b7c:	d000      	beq.n	8001b80 <__aeabi_dadd+0x3e4>
 8001b7e:	e73e      	b.n	80019fe <__aeabi_dadd+0x262>
 8001b80:	2600      	movs	r6, #0
 8001b82:	e754      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001b84:	4649      	mov	r1, r9
 8001b86:	1a89      	subs	r1, r1, r2
 8001b88:	4688      	mov	r8, r1
 8001b8a:	45c1      	cmp	r9, r8
 8001b8c:	41bf      	sbcs	r7, r7
 8001b8e:	1af1      	subs	r1, r6, r3
 8001b90:	427f      	negs	r7, r7
 8001b92:	1bc9      	subs	r1, r1, r7
 8001b94:	020f      	lsls	r7, r1, #8
 8001b96:	d461      	bmi.n	8001c5c <__aeabi_dadd+0x4c0>
 8001b98:	4647      	mov	r7, r8
 8001b9a:	430f      	orrs	r7, r1
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_dadd+0x404>
 8001b9e:	e0bd      	b.n	8001d1c <__aeabi_dadd+0x580>
 8001ba0:	000e      	movs	r6, r1
 8001ba2:	4647      	mov	r7, r8
 8001ba4:	e651      	b.n	800184a <__aeabi_dadd+0xae>
 8001ba6:	4cb5      	ldr	r4, [pc, #724]	@ (8001e7c <__aeabi_dadd+0x6e0>)
 8001ba8:	45a0      	cmp	r8, r4
 8001baa:	d100      	bne.n	8001bae <__aeabi_dadd+0x412>
 8001bac:	e100      	b.n	8001db0 <__aeabi_dadd+0x614>
 8001bae:	2701      	movs	r7, #1
 8001bb0:	2938      	cmp	r1, #56	@ 0x38
 8001bb2:	dd00      	ble.n	8001bb6 <__aeabi_dadd+0x41a>
 8001bb4:	e6b8      	b.n	8001928 <__aeabi_dadd+0x18c>
 8001bb6:	2480      	movs	r4, #128	@ 0x80
 8001bb8:	0424      	lsls	r4, r4, #16
 8001bba:	4326      	orrs	r6, r4
 8001bbc:	e6a3      	b.n	8001906 <__aeabi_dadd+0x16a>
 8001bbe:	4eb0      	ldr	r6, [pc, #704]	@ (8001e80 <__aeabi_dadd+0x6e4>)
 8001bc0:	1ae4      	subs	r4, r4, r3
 8001bc2:	4016      	ands	r6, r2
 8001bc4:	077b      	lsls	r3, r7, #29
 8001bc6:	d000      	beq.n	8001bca <__aeabi_dadd+0x42e>
 8001bc8:	e73f      	b.n	8001a4a <__aeabi_dadd+0x2ae>
 8001bca:	e743      	b.n	8001a54 <__aeabi_dadd+0x2b8>
 8001bcc:	000f      	movs	r7, r1
 8001bce:	0018      	movs	r0, r3
 8001bd0:	3f20      	subs	r7, #32
 8001bd2:	40f8      	lsrs	r0, r7
 8001bd4:	4684      	mov	ip, r0
 8001bd6:	2920      	cmp	r1, #32
 8001bd8:	d003      	beq.n	8001be2 <__aeabi_dadd+0x446>
 8001bda:	2740      	movs	r7, #64	@ 0x40
 8001bdc:	1a79      	subs	r1, r7, r1
 8001bde:	408b      	lsls	r3, r1
 8001be0:	431a      	orrs	r2, r3
 8001be2:	1e53      	subs	r3, r2, #1
 8001be4:	419a      	sbcs	r2, r3
 8001be6:	4663      	mov	r3, ip
 8001be8:	0017      	movs	r7, r2
 8001bea:	431f      	orrs	r7, r3
 8001bec:	e622      	b.n	8001834 <__aeabi_dadd+0x98>
 8001bee:	48a4      	ldr	r0, [pc, #656]	@ (8001e80 <__aeabi_dadd+0x6e4>)
 8001bf0:	1ae1      	subs	r1, r4, r3
 8001bf2:	4010      	ands	r0, r2
 8001bf4:	0747      	lsls	r7, r0, #29
 8001bf6:	08c0      	lsrs	r0, r0, #3
 8001bf8:	e707      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001bfa:	0034      	movs	r4, r6
 8001bfc:	4648      	mov	r0, r9
 8001bfe:	4304      	orrs	r4, r0
 8001c00:	d100      	bne.n	8001c04 <__aeabi_dadd+0x468>
 8001c02:	e0fa      	b.n	8001dfa <__aeabi_dadd+0x65e>
 8001c04:	1e4c      	subs	r4, r1, #1
 8001c06:	2901      	cmp	r1, #1
 8001c08:	d100      	bne.n	8001c0c <__aeabi_dadd+0x470>
 8001c0a:	e0d7      	b.n	8001dbc <__aeabi_dadd+0x620>
 8001c0c:	4f9b      	ldr	r7, [pc, #620]	@ (8001e7c <__aeabi_dadd+0x6e0>)
 8001c0e:	42b9      	cmp	r1, r7
 8001c10:	d100      	bne.n	8001c14 <__aeabi_dadd+0x478>
 8001c12:	e0e2      	b.n	8001dda <__aeabi_dadd+0x63e>
 8001c14:	2701      	movs	r7, #1
 8001c16:	2c38      	cmp	r4, #56	@ 0x38
 8001c18:	dd00      	ble.n	8001c1c <__aeabi_dadd+0x480>
 8001c1a:	e74f      	b.n	8001abc <__aeabi_dadd+0x320>
 8001c1c:	0021      	movs	r1, r4
 8001c1e:	e73c      	b.n	8001a9a <__aeabi_dadd+0x2fe>
 8001c20:	4c96      	ldr	r4, [pc, #600]	@ (8001e7c <__aeabi_dadd+0x6e0>)
 8001c22:	42a1      	cmp	r1, r4
 8001c24:	d100      	bne.n	8001c28 <__aeabi_dadd+0x48c>
 8001c26:	e0dd      	b.n	8001de4 <__aeabi_dadd+0x648>
 8001c28:	444a      	add	r2, r9
 8001c2a:	454a      	cmp	r2, r9
 8001c2c:	4180      	sbcs	r0, r0
 8001c2e:	18f3      	adds	r3, r6, r3
 8001c30:	4240      	negs	r0, r0
 8001c32:	1818      	adds	r0, r3, r0
 8001c34:	07c7      	lsls	r7, r0, #31
 8001c36:	0852      	lsrs	r2, r2, #1
 8001c38:	4317      	orrs	r7, r2
 8001c3a:	0846      	lsrs	r6, r0, #1
 8001c3c:	0752      	lsls	r2, r2, #29
 8001c3e:	d005      	beq.n	8001c4c <__aeabi_dadd+0x4b0>
 8001c40:	220f      	movs	r2, #15
 8001c42:	000c      	movs	r4, r1
 8001c44:	403a      	ands	r2, r7
 8001c46:	2a04      	cmp	r2, #4
 8001c48:	d000      	beq.n	8001c4c <__aeabi_dadd+0x4b0>
 8001c4a:	e62c      	b.n	80018a6 <__aeabi_dadd+0x10a>
 8001c4c:	0776      	lsls	r6, r6, #29
 8001c4e:	08ff      	lsrs	r7, r7, #3
 8001c50:	4337      	orrs	r7, r6
 8001c52:	0900      	lsrs	r0, r0, #4
 8001c54:	e6d9      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001c56:	2700      	movs	r7, #0
 8001c58:	2600      	movs	r6, #0
 8001c5a:	e6e8      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001c5c:	4649      	mov	r1, r9
 8001c5e:	1a57      	subs	r7, r2, r1
 8001c60:	42ba      	cmp	r2, r7
 8001c62:	4192      	sbcs	r2, r2
 8001c64:	1b9e      	subs	r6, r3, r6
 8001c66:	4252      	negs	r2, r2
 8001c68:	4665      	mov	r5, ip
 8001c6a:	1ab6      	subs	r6, r6, r2
 8001c6c:	e5ed      	b.n	800184a <__aeabi_dadd+0xae>
 8001c6e:	2900      	cmp	r1, #0
 8001c70:	d000      	beq.n	8001c74 <__aeabi_dadd+0x4d8>
 8001c72:	e0c6      	b.n	8001e02 <__aeabi_dadd+0x666>
 8001c74:	2f00      	cmp	r7, #0
 8001c76:	d167      	bne.n	8001d48 <__aeabi_dadd+0x5ac>
 8001c78:	2680      	movs	r6, #128	@ 0x80
 8001c7a:	2500      	movs	r5, #0
 8001c7c:	4c7f      	ldr	r4, [pc, #508]	@ (8001e7c <__aeabi_dadd+0x6e0>)
 8001c7e:	0336      	lsls	r6, r6, #12
 8001c80:	e6d5      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001c82:	4665      	mov	r5, ip
 8001c84:	000c      	movs	r4, r1
 8001c86:	001e      	movs	r6, r3
 8001c88:	08d0      	lsrs	r0, r2, #3
 8001c8a:	e6e4      	b.n	8001a56 <__aeabi_dadd+0x2ba>
 8001c8c:	444a      	add	r2, r9
 8001c8e:	454a      	cmp	r2, r9
 8001c90:	4180      	sbcs	r0, r0
 8001c92:	18f3      	adds	r3, r6, r3
 8001c94:	4240      	negs	r0, r0
 8001c96:	1818      	adds	r0, r3, r0
 8001c98:	0011      	movs	r1, r2
 8001c9a:	0203      	lsls	r3, r0, #8
 8001c9c:	d400      	bmi.n	8001ca0 <__aeabi_dadd+0x504>
 8001c9e:	e096      	b.n	8001dce <__aeabi_dadd+0x632>
 8001ca0:	4b77      	ldr	r3, [pc, #476]	@ (8001e80 <__aeabi_dadd+0x6e4>)
 8001ca2:	0849      	lsrs	r1, r1, #1
 8001ca4:	4018      	ands	r0, r3
 8001ca6:	07c3      	lsls	r3, r0, #31
 8001ca8:	430b      	orrs	r3, r1
 8001caa:	0844      	lsrs	r4, r0, #1
 8001cac:	0749      	lsls	r1, r1, #29
 8001cae:	d100      	bne.n	8001cb2 <__aeabi_dadd+0x516>
 8001cb0:	e129      	b.n	8001f06 <__aeabi_dadd+0x76a>
 8001cb2:	220f      	movs	r2, #15
 8001cb4:	401a      	ands	r2, r3
 8001cb6:	2a04      	cmp	r2, #4
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dadd+0x520>
 8001cba:	e0ea      	b.n	8001e92 <__aeabi_dadd+0x6f6>
 8001cbc:	1d1f      	adds	r7, r3, #4
 8001cbe:	429f      	cmp	r7, r3
 8001cc0:	41b6      	sbcs	r6, r6
 8001cc2:	4276      	negs	r6, r6
 8001cc4:	1936      	adds	r6, r6, r4
 8001cc6:	2402      	movs	r4, #2
 8001cc8:	e6c4      	b.n	8001a54 <__aeabi_dadd+0x2b8>
 8001cca:	4649      	mov	r1, r9
 8001ccc:	1a8f      	subs	r7, r1, r2
 8001cce:	45b9      	cmp	r9, r7
 8001cd0:	4180      	sbcs	r0, r0
 8001cd2:	1af6      	subs	r6, r6, r3
 8001cd4:	4240      	negs	r0, r0
 8001cd6:	1a36      	subs	r6, r6, r0
 8001cd8:	0233      	lsls	r3, r6, #8
 8001cda:	d406      	bmi.n	8001cea <__aeabi_dadd+0x54e>
 8001cdc:	0773      	lsls	r3, r6, #29
 8001cde:	08ff      	lsrs	r7, r7, #3
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	431f      	orrs	r7, r3
 8001ce4:	08f0      	lsrs	r0, r6, #3
 8001ce6:	e690      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001ce8:	4665      	mov	r5, ip
 8001cea:	2401      	movs	r4, #1
 8001cec:	e5ab      	b.n	8001846 <__aeabi_dadd+0xaa>
 8001cee:	464b      	mov	r3, r9
 8001cf0:	0777      	lsls	r7, r6, #29
 8001cf2:	08d8      	lsrs	r0, r3, #3
 8001cf4:	4307      	orrs	r7, r0
 8001cf6:	08f0      	lsrs	r0, r6, #3
 8001cf8:	e6b4      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001cfa:	000f      	movs	r7, r1
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	3f20      	subs	r7, #32
 8001d00:	40f8      	lsrs	r0, r7
 8001d02:	4684      	mov	ip, r0
 8001d04:	2920      	cmp	r1, #32
 8001d06:	d003      	beq.n	8001d10 <__aeabi_dadd+0x574>
 8001d08:	2740      	movs	r7, #64	@ 0x40
 8001d0a:	1a79      	subs	r1, r7, r1
 8001d0c:	408b      	lsls	r3, r1
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	1e53      	subs	r3, r2, #1
 8001d12:	419a      	sbcs	r2, r3
 8001d14:	4663      	mov	r3, ip
 8001d16:	0017      	movs	r7, r2
 8001d18:	431f      	orrs	r7, r3
 8001d1a:	e635      	b.n	8001988 <__aeabi_dadd+0x1ec>
 8001d1c:	2500      	movs	r5, #0
 8001d1e:	2400      	movs	r4, #0
 8001d20:	2600      	movs	r6, #0
 8001d22:	e684      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001d24:	000c      	movs	r4, r1
 8001d26:	0035      	movs	r5, r6
 8001d28:	3c20      	subs	r4, #32
 8001d2a:	40e5      	lsrs	r5, r4
 8001d2c:	2920      	cmp	r1, #32
 8001d2e:	d005      	beq.n	8001d3c <__aeabi_dadd+0x5a0>
 8001d30:	2440      	movs	r4, #64	@ 0x40
 8001d32:	1a61      	subs	r1, r4, r1
 8001d34:	408e      	lsls	r6, r1
 8001d36:	4649      	mov	r1, r9
 8001d38:	4331      	orrs	r1, r6
 8001d3a:	4689      	mov	r9, r1
 8001d3c:	4648      	mov	r0, r9
 8001d3e:	1e41      	subs	r1, r0, #1
 8001d40:	4188      	sbcs	r0, r1
 8001d42:	0007      	movs	r7, r0
 8001d44:	432f      	orrs	r7, r5
 8001d46:	e5ef      	b.n	8001928 <__aeabi_dadd+0x18c>
 8001d48:	08d2      	lsrs	r2, r2, #3
 8001d4a:	075f      	lsls	r7, r3, #29
 8001d4c:	4665      	mov	r5, ip
 8001d4e:	4317      	orrs	r7, r2
 8001d50:	08d8      	lsrs	r0, r3, #3
 8001d52:	e687      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001d54:	1a17      	subs	r7, r2, r0
 8001d56:	42ba      	cmp	r2, r7
 8001d58:	4192      	sbcs	r2, r2
 8001d5a:	1b9e      	subs	r6, r3, r6
 8001d5c:	4252      	negs	r2, r2
 8001d5e:	1ab6      	subs	r6, r6, r2
 8001d60:	0233      	lsls	r3, r6, #8
 8001d62:	d4c1      	bmi.n	8001ce8 <__aeabi_dadd+0x54c>
 8001d64:	0773      	lsls	r3, r6, #29
 8001d66:	08ff      	lsrs	r7, r7, #3
 8001d68:	4665      	mov	r5, ip
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	431f      	orrs	r7, r3
 8001d6e:	08f0      	lsrs	r0, r6, #3
 8001d70:	e64b      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001d72:	2f00      	cmp	r7, #0
 8001d74:	d07b      	beq.n	8001e6e <__aeabi_dadd+0x6d2>
 8001d76:	4665      	mov	r5, ip
 8001d78:	001e      	movs	r6, r3
 8001d7a:	4691      	mov	r9, r2
 8001d7c:	e63f      	b.n	80019fe <__aeabi_dadd+0x262>
 8001d7e:	1a81      	subs	r1, r0, r2
 8001d80:	4688      	mov	r8, r1
 8001d82:	45c1      	cmp	r9, r8
 8001d84:	41a4      	sbcs	r4, r4
 8001d86:	1af1      	subs	r1, r6, r3
 8001d88:	4264      	negs	r4, r4
 8001d8a:	1b09      	subs	r1, r1, r4
 8001d8c:	2480      	movs	r4, #128	@ 0x80
 8001d8e:	0424      	lsls	r4, r4, #16
 8001d90:	4221      	tst	r1, r4
 8001d92:	d077      	beq.n	8001e84 <__aeabi_dadd+0x6e8>
 8001d94:	1a10      	subs	r0, r2, r0
 8001d96:	4282      	cmp	r2, r0
 8001d98:	4192      	sbcs	r2, r2
 8001d9a:	0007      	movs	r7, r0
 8001d9c:	1b9e      	subs	r6, r3, r6
 8001d9e:	4252      	negs	r2, r2
 8001da0:	1ab6      	subs	r6, r6, r2
 8001da2:	4337      	orrs	r7, r6
 8001da4:	d000      	beq.n	8001da8 <__aeabi_dadd+0x60c>
 8001da6:	e0a0      	b.n	8001eea <__aeabi_dadd+0x74e>
 8001da8:	4665      	mov	r5, ip
 8001daa:	2400      	movs	r4, #0
 8001dac:	2600      	movs	r6, #0
 8001dae:	e63e      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001db0:	075f      	lsls	r7, r3, #29
 8001db2:	08d2      	lsrs	r2, r2, #3
 8001db4:	4665      	mov	r5, ip
 8001db6:	4317      	orrs	r7, r2
 8001db8:	08d8      	lsrs	r0, r3, #3
 8001dba:	e653      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001dbc:	1881      	adds	r1, r0, r2
 8001dbe:	4291      	cmp	r1, r2
 8001dc0:	4192      	sbcs	r2, r2
 8001dc2:	18f0      	adds	r0, r6, r3
 8001dc4:	4252      	negs	r2, r2
 8001dc6:	1880      	adds	r0, r0, r2
 8001dc8:	0203      	lsls	r3, r0, #8
 8001dca:	d500      	bpl.n	8001dce <__aeabi_dadd+0x632>
 8001dcc:	e768      	b.n	8001ca0 <__aeabi_dadd+0x504>
 8001dce:	0747      	lsls	r7, r0, #29
 8001dd0:	08c9      	lsrs	r1, r1, #3
 8001dd2:	430f      	orrs	r7, r1
 8001dd4:	08c0      	lsrs	r0, r0, #3
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	e617      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001dda:	08d2      	lsrs	r2, r2, #3
 8001ddc:	075f      	lsls	r7, r3, #29
 8001dde:	4317      	orrs	r7, r2
 8001de0:	08d8      	lsrs	r0, r3, #3
 8001de2:	e63f      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001de4:	000c      	movs	r4, r1
 8001de6:	2600      	movs	r6, #0
 8001de8:	2700      	movs	r7, #0
 8001dea:	e620      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001dec:	2900      	cmp	r1, #0
 8001dee:	d156      	bne.n	8001e9e <__aeabi_dadd+0x702>
 8001df0:	075f      	lsls	r7, r3, #29
 8001df2:	08d2      	lsrs	r2, r2, #3
 8001df4:	4317      	orrs	r7, r2
 8001df6:	08d8      	lsrs	r0, r3, #3
 8001df8:	e634      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001dfa:	000c      	movs	r4, r1
 8001dfc:	001e      	movs	r6, r3
 8001dfe:	08d0      	lsrs	r0, r2, #3
 8001e00:	e629      	b.n	8001a56 <__aeabi_dadd+0x2ba>
 8001e02:	08c1      	lsrs	r1, r0, #3
 8001e04:	0770      	lsls	r0, r6, #29
 8001e06:	4301      	orrs	r1, r0
 8001e08:	08f0      	lsrs	r0, r6, #3
 8001e0a:	2f00      	cmp	r7, #0
 8001e0c:	d062      	beq.n	8001ed4 <__aeabi_dadd+0x738>
 8001e0e:	2480      	movs	r4, #128	@ 0x80
 8001e10:	0324      	lsls	r4, r4, #12
 8001e12:	4220      	tst	r0, r4
 8001e14:	d007      	beq.n	8001e26 <__aeabi_dadd+0x68a>
 8001e16:	08de      	lsrs	r6, r3, #3
 8001e18:	4226      	tst	r6, r4
 8001e1a:	d104      	bne.n	8001e26 <__aeabi_dadd+0x68a>
 8001e1c:	4665      	mov	r5, ip
 8001e1e:	0030      	movs	r0, r6
 8001e20:	08d1      	lsrs	r1, r2, #3
 8001e22:	075b      	lsls	r3, r3, #29
 8001e24:	4319      	orrs	r1, r3
 8001e26:	0f4f      	lsrs	r7, r1, #29
 8001e28:	00c9      	lsls	r1, r1, #3
 8001e2a:	08c9      	lsrs	r1, r1, #3
 8001e2c:	077f      	lsls	r7, r7, #29
 8001e2e:	430f      	orrs	r7, r1
 8001e30:	e618      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001e32:	000c      	movs	r4, r1
 8001e34:	0030      	movs	r0, r6
 8001e36:	3c20      	subs	r4, #32
 8001e38:	40e0      	lsrs	r0, r4
 8001e3a:	4684      	mov	ip, r0
 8001e3c:	2920      	cmp	r1, #32
 8001e3e:	d005      	beq.n	8001e4c <__aeabi_dadd+0x6b0>
 8001e40:	2440      	movs	r4, #64	@ 0x40
 8001e42:	1a61      	subs	r1, r4, r1
 8001e44:	408e      	lsls	r6, r1
 8001e46:	4649      	mov	r1, r9
 8001e48:	4331      	orrs	r1, r6
 8001e4a:	4689      	mov	r9, r1
 8001e4c:	4648      	mov	r0, r9
 8001e4e:	1e41      	subs	r1, r0, #1
 8001e50:	4188      	sbcs	r0, r1
 8001e52:	4661      	mov	r1, ip
 8001e54:	0007      	movs	r7, r0
 8001e56:	430f      	orrs	r7, r1
 8001e58:	e630      	b.n	8001abc <__aeabi_dadd+0x320>
 8001e5a:	2120      	movs	r1, #32
 8001e5c:	2700      	movs	r7, #0
 8001e5e:	1a09      	subs	r1, r1, r0
 8001e60:	e50e      	b.n	8001880 <__aeabi_dadd+0xe4>
 8001e62:	001e      	movs	r6, r3
 8001e64:	2f00      	cmp	r7, #0
 8001e66:	d000      	beq.n	8001e6a <__aeabi_dadd+0x6ce>
 8001e68:	e522      	b.n	80018b0 <__aeabi_dadd+0x114>
 8001e6a:	2400      	movs	r4, #0
 8001e6c:	e758      	b.n	8001d20 <__aeabi_dadd+0x584>
 8001e6e:	2500      	movs	r5, #0
 8001e70:	2400      	movs	r4, #0
 8001e72:	2600      	movs	r6, #0
 8001e74:	e5db      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001e76:	46c0      	nop			@ (mov r8, r8)
 8001e78:	000007fe 	.word	0x000007fe
 8001e7c:	000007ff 	.word	0x000007ff
 8001e80:	ff7fffff 	.word	0xff7fffff
 8001e84:	4647      	mov	r7, r8
 8001e86:	430f      	orrs	r7, r1
 8001e88:	d100      	bne.n	8001e8c <__aeabi_dadd+0x6f0>
 8001e8a:	e747      	b.n	8001d1c <__aeabi_dadd+0x580>
 8001e8c:	000e      	movs	r6, r1
 8001e8e:	46c1      	mov	r9, r8
 8001e90:	e5b5      	b.n	80019fe <__aeabi_dadd+0x262>
 8001e92:	08df      	lsrs	r7, r3, #3
 8001e94:	0764      	lsls	r4, r4, #29
 8001e96:	2102      	movs	r1, #2
 8001e98:	4327      	orrs	r7, r4
 8001e9a:	0900      	lsrs	r0, r0, #4
 8001e9c:	e5b5      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	08c0      	lsrs	r0, r0, #3
 8001ea2:	0777      	lsls	r7, r6, #29
 8001ea4:	4307      	orrs	r7, r0
 8001ea6:	4311      	orrs	r1, r2
 8001ea8:	08f0      	lsrs	r0, r6, #3
 8001eaa:	2900      	cmp	r1, #0
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dadd+0x714>
 8001eae:	e5d9      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001eb0:	2180      	movs	r1, #128	@ 0x80
 8001eb2:	0309      	lsls	r1, r1, #12
 8001eb4:	4208      	tst	r0, r1
 8001eb6:	d007      	beq.n	8001ec8 <__aeabi_dadd+0x72c>
 8001eb8:	08dc      	lsrs	r4, r3, #3
 8001eba:	420c      	tst	r4, r1
 8001ebc:	d104      	bne.n	8001ec8 <__aeabi_dadd+0x72c>
 8001ebe:	08d2      	lsrs	r2, r2, #3
 8001ec0:	075b      	lsls	r3, r3, #29
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	0017      	movs	r7, r2
 8001ec6:	0020      	movs	r0, r4
 8001ec8:	0f7b      	lsrs	r3, r7, #29
 8001eca:	00ff      	lsls	r7, r7, #3
 8001ecc:	08ff      	lsrs	r7, r7, #3
 8001ece:	075b      	lsls	r3, r3, #29
 8001ed0:	431f      	orrs	r7, r3
 8001ed2:	e5c7      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001ed4:	000f      	movs	r7, r1
 8001ed6:	e5c5      	b.n	8001a64 <__aeabi_dadd+0x2c8>
 8001ed8:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <__aeabi_dadd+0x788>)
 8001eda:	08d2      	lsrs	r2, r2, #3
 8001edc:	4033      	ands	r3, r6
 8001ede:	075f      	lsls	r7, r3, #29
 8001ee0:	025b      	lsls	r3, r3, #9
 8001ee2:	2401      	movs	r4, #1
 8001ee4:	4317      	orrs	r7, r2
 8001ee6:	0b1e      	lsrs	r6, r3, #12
 8001ee8:	e5a1      	b.n	8001a2e <__aeabi_dadd+0x292>
 8001eea:	4226      	tst	r6, r4
 8001eec:	d012      	beq.n	8001f14 <__aeabi_dadd+0x778>
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <__aeabi_dadd+0x788>)
 8001ef0:	4665      	mov	r5, ip
 8001ef2:	0002      	movs	r2, r0
 8001ef4:	2401      	movs	r4, #1
 8001ef6:	401e      	ands	r6, r3
 8001ef8:	e4e6      	b.n	80018c8 <__aeabi_dadd+0x12c>
 8001efa:	0021      	movs	r1, r4
 8001efc:	e585      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001efe:	0017      	movs	r7, r2
 8001f00:	e5a8      	b.n	8001a54 <__aeabi_dadd+0x2b8>
 8001f02:	003a      	movs	r2, r7
 8001f04:	e4d4      	b.n	80018b0 <__aeabi_dadd+0x114>
 8001f06:	08db      	lsrs	r3, r3, #3
 8001f08:	0764      	lsls	r4, r4, #29
 8001f0a:	431c      	orrs	r4, r3
 8001f0c:	0027      	movs	r7, r4
 8001f0e:	2102      	movs	r1, #2
 8001f10:	0900      	lsrs	r0, r0, #4
 8001f12:	e57a      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001f14:	08c0      	lsrs	r0, r0, #3
 8001f16:	0777      	lsls	r7, r6, #29
 8001f18:	4307      	orrs	r7, r0
 8001f1a:	4665      	mov	r5, ip
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	08f0      	lsrs	r0, r6, #3
 8001f20:	e573      	b.n	8001a0a <__aeabi_dadd+0x26e>
 8001f22:	46c0      	nop			@ (mov r8, r8)
 8001f24:	ff7fffff 	.word	0xff7fffff

08001f28 <__aeabi_ddiv>:
 8001f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f2a:	46de      	mov	lr, fp
 8001f2c:	4645      	mov	r5, r8
 8001f2e:	4657      	mov	r7, sl
 8001f30:	464e      	mov	r6, r9
 8001f32:	b5e0      	push	{r5, r6, r7, lr}
 8001f34:	b087      	sub	sp, #28
 8001f36:	9200      	str	r2, [sp, #0]
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	030b      	lsls	r3, r1, #12
 8001f3c:	0b1b      	lsrs	r3, r3, #12
 8001f3e:	469b      	mov	fp, r3
 8001f40:	0fca      	lsrs	r2, r1, #31
 8001f42:	004b      	lsls	r3, r1, #1
 8001f44:	0004      	movs	r4, r0
 8001f46:	4680      	mov	r8, r0
 8001f48:	0d5b      	lsrs	r3, r3, #21
 8001f4a:	9202      	str	r2, [sp, #8]
 8001f4c:	d100      	bne.n	8001f50 <__aeabi_ddiv+0x28>
 8001f4e:	e098      	b.n	8002082 <__aeabi_ddiv+0x15a>
 8001f50:	4a7c      	ldr	r2, [pc, #496]	@ (8002144 <__aeabi_ddiv+0x21c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d037      	beq.n	8001fc6 <__aeabi_ddiv+0x9e>
 8001f56:	4659      	mov	r1, fp
 8001f58:	0f42      	lsrs	r2, r0, #29
 8001f5a:	00c9      	lsls	r1, r1, #3
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	2180      	movs	r1, #128	@ 0x80
 8001f60:	0409      	lsls	r1, r1, #16
 8001f62:	4311      	orrs	r1, r2
 8001f64:	00c2      	lsls	r2, r0, #3
 8001f66:	4690      	mov	r8, r2
 8001f68:	4a77      	ldr	r2, [pc, #476]	@ (8002148 <__aeabi_ddiv+0x220>)
 8001f6a:	4689      	mov	r9, r1
 8001f6c:	4692      	mov	sl, r2
 8001f6e:	449a      	add	sl, r3
 8001f70:	2300      	movs	r3, #0
 8001f72:	2400      	movs	r4, #0
 8001f74:	9303      	str	r3, [sp, #12]
 8001f76:	9e00      	ldr	r6, [sp, #0]
 8001f78:	9f01      	ldr	r7, [sp, #4]
 8001f7a:	033b      	lsls	r3, r7, #12
 8001f7c:	0b1b      	lsrs	r3, r3, #12
 8001f7e:	469b      	mov	fp, r3
 8001f80:	007b      	lsls	r3, r7, #1
 8001f82:	0030      	movs	r0, r6
 8001f84:	0d5b      	lsrs	r3, r3, #21
 8001f86:	0ffd      	lsrs	r5, r7, #31
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d059      	beq.n	8002040 <__aeabi_ddiv+0x118>
 8001f8c:	4a6d      	ldr	r2, [pc, #436]	@ (8002144 <__aeabi_ddiv+0x21c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d048      	beq.n	8002024 <__aeabi_ddiv+0xfc>
 8001f92:	4659      	mov	r1, fp
 8001f94:	0f72      	lsrs	r2, r6, #29
 8001f96:	00c9      	lsls	r1, r1, #3
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	2180      	movs	r1, #128	@ 0x80
 8001f9c:	0409      	lsls	r1, r1, #16
 8001f9e:	4311      	orrs	r1, r2
 8001fa0:	468b      	mov	fp, r1
 8001fa2:	4969      	ldr	r1, [pc, #420]	@ (8002148 <__aeabi_ddiv+0x220>)
 8001fa4:	00f2      	lsls	r2, r6, #3
 8001fa6:	468c      	mov	ip, r1
 8001fa8:	4651      	mov	r1, sl
 8001faa:	4463      	add	r3, ip
 8001fac:	1acb      	subs	r3, r1, r3
 8001fae:	469a      	mov	sl, r3
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	9e02      	ldr	r6, [sp, #8]
 8001fb4:	406e      	eors	r6, r5
 8001fb6:	b2f6      	uxtb	r6, r6
 8001fb8:	2c0f      	cmp	r4, #15
 8001fba:	d900      	bls.n	8001fbe <__aeabi_ddiv+0x96>
 8001fbc:	e0ce      	b.n	800215c <__aeabi_ddiv+0x234>
 8001fbe:	4b63      	ldr	r3, [pc, #396]	@ (800214c <__aeabi_ddiv+0x224>)
 8001fc0:	00a4      	lsls	r4, r4, #2
 8001fc2:	591b      	ldr	r3, [r3, r4]
 8001fc4:	469f      	mov	pc, r3
 8001fc6:	465a      	mov	r2, fp
 8001fc8:	4302      	orrs	r2, r0
 8001fca:	4691      	mov	r9, r2
 8001fcc:	d000      	beq.n	8001fd0 <__aeabi_ddiv+0xa8>
 8001fce:	e090      	b.n	80020f2 <__aeabi_ddiv+0x1ca>
 8001fd0:	469a      	mov	sl, r3
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	4690      	mov	r8, r2
 8001fd6:	2408      	movs	r4, #8
 8001fd8:	9303      	str	r3, [sp, #12]
 8001fda:	e7cc      	b.n	8001f76 <__aeabi_ddiv+0x4e>
 8001fdc:	46cb      	mov	fp, r9
 8001fde:	4642      	mov	r2, r8
 8001fe0:	9d02      	ldr	r5, [sp, #8]
 8001fe2:	9903      	ldr	r1, [sp, #12]
 8001fe4:	2902      	cmp	r1, #2
 8001fe6:	d100      	bne.n	8001fea <__aeabi_ddiv+0xc2>
 8001fe8:	e1de      	b.n	80023a8 <__aeabi_ddiv+0x480>
 8001fea:	2903      	cmp	r1, #3
 8001fec:	d100      	bne.n	8001ff0 <__aeabi_ddiv+0xc8>
 8001fee:	e08d      	b.n	800210c <__aeabi_ddiv+0x1e4>
 8001ff0:	2901      	cmp	r1, #1
 8001ff2:	d000      	beq.n	8001ff6 <__aeabi_ddiv+0xce>
 8001ff4:	e179      	b.n	80022ea <__aeabi_ddiv+0x3c2>
 8001ff6:	002e      	movs	r6, r5
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	4690      	mov	r8, r2
 8002000:	051b      	lsls	r3, r3, #20
 8002002:	4323      	orrs	r3, r4
 8002004:	07f6      	lsls	r6, r6, #31
 8002006:	4333      	orrs	r3, r6
 8002008:	4640      	mov	r0, r8
 800200a:	0019      	movs	r1, r3
 800200c:	b007      	add	sp, #28
 800200e:	bcf0      	pop	{r4, r5, r6, r7}
 8002010:	46bb      	mov	fp, r7
 8002012:	46b2      	mov	sl, r6
 8002014:	46a9      	mov	r9, r5
 8002016:	46a0      	mov	r8, r4
 8002018:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800201a:	2200      	movs	r2, #0
 800201c:	2400      	movs	r4, #0
 800201e:	4690      	mov	r8, r2
 8002020:	4b48      	ldr	r3, [pc, #288]	@ (8002144 <__aeabi_ddiv+0x21c>)
 8002022:	e7ed      	b.n	8002000 <__aeabi_ddiv+0xd8>
 8002024:	465a      	mov	r2, fp
 8002026:	9b00      	ldr	r3, [sp, #0]
 8002028:	431a      	orrs	r2, r3
 800202a:	4b49      	ldr	r3, [pc, #292]	@ (8002150 <__aeabi_ddiv+0x228>)
 800202c:	469c      	mov	ip, r3
 800202e:	44e2      	add	sl, ip
 8002030:	2a00      	cmp	r2, #0
 8002032:	d159      	bne.n	80020e8 <__aeabi_ddiv+0x1c0>
 8002034:	2302      	movs	r3, #2
 8002036:	431c      	orrs	r4, r3
 8002038:	2300      	movs	r3, #0
 800203a:	2102      	movs	r1, #2
 800203c:	469b      	mov	fp, r3
 800203e:	e7b8      	b.n	8001fb2 <__aeabi_ddiv+0x8a>
 8002040:	465a      	mov	r2, fp
 8002042:	9b00      	ldr	r3, [sp, #0]
 8002044:	431a      	orrs	r2, r3
 8002046:	d049      	beq.n	80020dc <__aeabi_ddiv+0x1b4>
 8002048:	465b      	mov	r3, fp
 800204a:	2b00      	cmp	r3, #0
 800204c:	d100      	bne.n	8002050 <__aeabi_ddiv+0x128>
 800204e:	e19c      	b.n	800238a <__aeabi_ddiv+0x462>
 8002050:	4658      	mov	r0, fp
 8002052:	f001 fb8b 	bl	800376c <__clzsi2>
 8002056:	0002      	movs	r2, r0
 8002058:	0003      	movs	r3, r0
 800205a:	3a0b      	subs	r2, #11
 800205c:	271d      	movs	r7, #29
 800205e:	9e00      	ldr	r6, [sp, #0]
 8002060:	1aba      	subs	r2, r7, r2
 8002062:	0019      	movs	r1, r3
 8002064:	4658      	mov	r0, fp
 8002066:	40d6      	lsrs	r6, r2
 8002068:	3908      	subs	r1, #8
 800206a:	4088      	lsls	r0, r1
 800206c:	0032      	movs	r2, r6
 800206e:	4302      	orrs	r2, r0
 8002070:	4693      	mov	fp, r2
 8002072:	9a00      	ldr	r2, [sp, #0]
 8002074:	408a      	lsls	r2, r1
 8002076:	4937      	ldr	r1, [pc, #220]	@ (8002154 <__aeabi_ddiv+0x22c>)
 8002078:	4453      	add	r3, sl
 800207a:	468a      	mov	sl, r1
 800207c:	2100      	movs	r1, #0
 800207e:	449a      	add	sl, r3
 8002080:	e797      	b.n	8001fb2 <__aeabi_ddiv+0x8a>
 8002082:	465b      	mov	r3, fp
 8002084:	4303      	orrs	r3, r0
 8002086:	4699      	mov	r9, r3
 8002088:	d021      	beq.n	80020ce <__aeabi_ddiv+0x1a6>
 800208a:	465b      	mov	r3, fp
 800208c:	2b00      	cmp	r3, #0
 800208e:	d100      	bne.n	8002092 <__aeabi_ddiv+0x16a>
 8002090:	e169      	b.n	8002366 <__aeabi_ddiv+0x43e>
 8002092:	4658      	mov	r0, fp
 8002094:	f001 fb6a 	bl	800376c <__clzsi2>
 8002098:	230b      	movs	r3, #11
 800209a:	425b      	negs	r3, r3
 800209c:	469c      	mov	ip, r3
 800209e:	0002      	movs	r2, r0
 80020a0:	4484      	add	ip, r0
 80020a2:	4666      	mov	r6, ip
 80020a4:	231d      	movs	r3, #29
 80020a6:	1b9b      	subs	r3, r3, r6
 80020a8:	0026      	movs	r6, r4
 80020aa:	0011      	movs	r1, r2
 80020ac:	4658      	mov	r0, fp
 80020ae:	40de      	lsrs	r6, r3
 80020b0:	3908      	subs	r1, #8
 80020b2:	4088      	lsls	r0, r1
 80020b4:	0033      	movs	r3, r6
 80020b6:	4303      	orrs	r3, r0
 80020b8:	4699      	mov	r9, r3
 80020ba:	0023      	movs	r3, r4
 80020bc:	408b      	lsls	r3, r1
 80020be:	4698      	mov	r8, r3
 80020c0:	4b25      	ldr	r3, [pc, #148]	@ (8002158 <__aeabi_ddiv+0x230>)
 80020c2:	2400      	movs	r4, #0
 80020c4:	1a9b      	subs	r3, r3, r2
 80020c6:	469a      	mov	sl, r3
 80020c8:	2300      	movs	r3, #0
 80020ca:	9303      	str	r3, [sp, #12]
 80020cc:	e753      	b.n	8001f76 <__aeabi_ddiv+0x4e>
 80020ce:	2300      	movs	r3, #0
 80020d0:	4698      	mov	r8, r3
 80020d2:	469a      	mov	sl, r3
 80020d4:	3301      	adds	r3, #1
 80020d6:	2404      	movs	r4, #4
 80020d8:	9303      	str	r3, [sp, #12]
 80020da:	e74c      	b.n	8001f76 <__aeabi_ddiv+0x4e>
 80020dc:	2301      	movs	r3, #1
 80020de:	431c      	orrs	r4, r3
 80020e0:	2300      	movs	r3, #0
 80020e2:	2101      	movs	r1, #1
 80020e4:	469b      	mov	fp, r3
 80020e6:	e764      	b.n	8001fb2 <__aeabi_ddiv+0x8a>
 80020e8:	2303      	movs	r3, #3
 80020ea:	0032      	movs	r2, r6
 80020ec:	2103      	movs	r1, #3
 80020ee:	431c      	orrs	r4, r3
 80020f0:	e75f      	b.n	8001fb2 <__aeabi_ddiv+0x8a>
 80020f2:	469a      	mov	sl, r3
 80020f4:	2303      	movs	r3, #3
 80020f6:	46d9      	mov	r9, fp
 80020f8:	240c      	movs	r4, #12
 80020fa:	9303      	str	r3, [sp, #12]
 80020fc:	e73b      	b.n	8001f76 <__aeabi_ddiv+0x4e>
 80020fe:	2300      	movs	r3, #0
 8002100:	2480      	movs	r4, #128	@ 0x80
 8002102:	4698      	mov	r8, r3
 8002104:	2600      	movs	r6, #0
 8002106:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <__aeabi_ddiv+0x21c>)
 8002108:	0324      	lsls	r4, r4, #12
 800210a:	e779      	b.n	8002000 <__aeabi_ddiv+0xd8>
 800210c:	2480      	movs	r4, #128	@ 0x80
 800210e:	465b      	mov	r3, fp
 8002110:	0324      	lsls	r4, r4, #12
 8002112:	431c      	orrs	r4, r3
 8002114:	0324      	lsls	r4, r4, #12
 8002116:	002e      	movs	r6, r5
 8002118:	4690      	mov	r8, r2
 800211a:	4b0a      	ldr	r3, [pc, #40]	@ (8002144 <__aeabi_ddiv+0x21c>)
 800211c:	0b24      	lsrs	r4, r4, #12
 800211e:	e76f      	b.n	8002000 <__aeabi_ddiv+0xd8>
 8002120:	2480      	movs	r4, #128	@ 0x80
 8002122:	464b      	mov	r3, r9
 8002124:	0324      	lsls	r4, r4, #12
 8002126:	4223      	tst	r3, r4
 8002128:	d002      	beq.n	8002130 <__aeabi_ddiv+0x208>
 800212a:	465b      	mov	r3, fp
 800212c:	4223      	tst	r3, r4
 800212e:	d0f0      	beq.n	8002112 <__aeabi_ddiv+0x1ea>
 8002130:	2480      	movs	r4, #128	@ 0x80
 8002132:	464b      	mov	r3, r9
 8002134:	0324      	lsls	r4, r4, #12
 8002136:	431c      	orrs	r4, r3
 8002138:	0324      	lsls	r4, r4, #12
 800213a:	9e02      	ldr	r6, [sp, #8]
 800213c:	4b01      	ldr	r3, [pc, #4]	@ (8002144 <__aeabi_ddiv+0x21c>)
 800213e:	0b24      	lsrs	r4, r4, #12
 8002140:	e75e      	b.n	8002000 <__aeabi_ddiv+0xd8>
 8002142:	46c0      	nop			@ (mov r8, r8)
 8002144:	000007ff 	.word	0x000007ff
 8002148:	fffffc01 	.word	0xfffffc01
 800214c:	0800dba0 	.word	0x0800dba0
 8002150:	fffff801 	.word	0xfffff801
 8002154:	000003f3 	.word	0x000003f3
 8002158:	fffffc0d 	.word	0xfffffc0d
 800215c:	45cb      	cmp	fp, r9
 800215e:	d200      	bcs.n	8002162 <__aeabi_ddiv+0x23a>
 8002160:	e0f8      	b.n	8002354 <__aeabi_ddiv+0x42c>
 8002162:	d100      	bne.n	8002166 <__aeabi_ddiv+0x23e>
 8002164:	e0f3      	b.n	800234e <__aeabi_ddiv+0x426>
 8002166:	2301      	movs	r3, #1
 8002168:	425b      	negs	r3, r3
 800216a:	469c      	mov	ip, r3
 800216c:	4644      	mov	r4, r8
 800216e:	4648      	mov	r0, r9
 8002170:	2500      	movs	r5, #0
 8002172:	44e2      	add	sl, ip
 8002174:	465b      	mov	r3, fp
 8002176:	0e17      	lsrs	r7, r2, #24
 8002178:	021b      	lsls	r3, r3, #8
 800217a:	431f      	orrs	r7, r3
 800217c:	0c19      	lsrs	r1, r3, #16
 800217e:	043b      	lsls	r3, r7, #16
 8002180:	0212      	lsls	r2, r2, #8
 8002182:	9700      	str	r7, [sp, #0]
 8002184:	0c1f      	lsrs	r7, r3, #16
 8002186:	4691      	mov	r9, r2
 8002188:	9102      	str	r1, [sp, #8]
 800218a:	9703      	str	r7, [sp, #12]
 800218c:	f7fe f866 	bl	800025c <__aeabi_uidivmod>
 8002190:	0002      	movs	r2, r0
 8002192:	437a      	muls	r2, r7
 8002194:	040b      	lsls	r3, r1, #16
 8002196:	0c21      	lsrs	r1, r4, #16
 8002198:	4680      	mov	r8, r0
 800219a:	4319      	orrs	r1, r3
 800219c:	428a      	cmp	r2, r1
 800219e:	d909      	bls.n	80021b4 <__aeabi_ddiv+0x28c>
 80021a0:	9f00      	ldr	r7, [sp, #0]
 80021a2:	2301      	movs	r3, #1
 80021a4:	46bc      	mov	ip, r7
 80021a6:	425b      	negs	r3, r3
 80021a8:	4461      	add	r1, ip
 80021aa:	469c      	mov	ip, r3
 80021ac:	44e0      	add	r8, ip
 80021ae:	428f      	cmp	r7, r1
 80021b0:	d800      	bhi.n	80021b4 <__aeabi_ddiv+0x28c>
 80021b2:	e15c      	b.n	800246e <__aeabi_ddiv+0x546>
 80021b4:	1a88      	subs	r0, r1, r2
 80021b6:	9902      	ldr	r1, [sp, #8]
 80021b8:	f7fe f850 	bl	800025c <__aeabi_uidivmod>
 80021bc:	9a03      	ldr	r2, [sp, #12]
 80021be:	0424      	lsls	r4, r4, #16
 80021c0:	4342      	muls	r2, r0
 80021c2:	0409      	lsls	r1, r1, #16
 80021c4:	0c24      	lsrs	r4, r4, #16
 80021c6:	0003      	movs	r3, r0
 80021c8:	430c      	orrs	r4, r1
 80021ca:	42a2      	cmp	r2, r4
 80021cc:	d906      	bls.n	80021dc <__aeabi_ddiv+0x2b4>
 80021ce:	9900      	ldr	r1, [sp, #0]
 80021d0:	3b01      	subs	r3, #1
 80021d2:	468c      	mov	ip, r1
 80021d4:	4464      	add	r4, ip
 80021d6:	42a1      	cmp	r1, r4
 80021d8:	d800      	bhi.n	80021dc <__aeabi_ddiv+0x2b4>
 80021da:	e142      	b.n	8002462 <__aeabi_ddiv+0x53a>
 80021dc:	1aa0      	subs	r0, r4, r2
 80021de:	4642      	mov	r2, r8
 80021e0:	0412      	lsls	r2, r2, #16
 80021e2:	431a      	orrs	r2, r3
 80021e4:	4693      	mov	fp, r2
 80021e6:	464b      	mov	r3, r9
 80021e8:	4659      	mov	r1, fp
 80021ea:	0c1b      	lsrs	r3, r3, #16
 80021ec:	001f      	movs	r7, r3
 80021ee:	9304      	str	r3, [sp, #16]
 80021f0:	040b      	lsls	r3, r1, #16
 80021f2:	4649      	mov	r1, r9
 80021f4:	0409      	lsls	r1, r1, #16
 80021f6:	0c09      	lsrs	r1, r1, #16
 80021f8:	000c      	movs	r4, r1
 80021fa:	0c1b      	lsrs	r3, r3, #16
 80021fc:	435c      	muls	r4, r3
 80021fe:	0c12      	lsrs	r2, r2, #16
 8002200:	437b      	muls	r3, r7
 8002202:	4688      	mov	r8, r1
 8002204:	4351      	muls	r1, r2
 8002206:	437a      	muls	r2, r7
 8002208:	0c27      	lsrs	r7, r4, #16
 800220a:	46bc      	mov	ip, r7
 800220c:	185b      	adds	r3, r3, r1
 800220e:	4463      	add	r3, ip
 8002210:	4299      	cmp	r1, r3
 8002212:	d903      	bls.n	800221c <__aeabi_ddiv+0x2f4>
 8002214:	2180      	movs	r1, #128	@ 0x80
 8002216:	0249      	lsls	r1, r1, #9
 8002218:	468c      	mov	ip, r1
 800221a:	4462      	add	r2, ip
 800221c:	0c19      	lsrs	r1, r3, #16
 800221e:	0424      	lsls	r4, r4, #16
 8002220:	041b      	lsls	r3, r3, #16
 8002222:	0c24      	lsrs	r4, r4, #16
 8002224:	188a      	adds	r2, r1, r2
 8002226:	191c      	adds	r4, r3, r4
 8002228:	4290      	cmp	r0, r2
 800222a:	d302      	bcc.n	8002232 <__aeabi_ddiv+0x30a>
 800222c:	d116      	bne.n	800225c <__aeabi_ddiv+0x334>
 800222e:	42a5      	cmp	r5, r4
 8002230:	d214      	bcs.n	800225c <__aeabi_ddiv+0x334>
 8002232:	465b      	mov	r3, fp
 8002234:	9f00      	ldr	r7, [sp, #0]
 8002236:	3b01      	subs	r3, #1
 8002238:	444d      	add	r5, r9
 800223a:	9305      	str	r3, [sp, #20]
 800223c:	454d      	cmp	r5, r9
 800223e:	419b      	sbcs	r3, r3
 8002240:	46bc      	mov	ip, r7
 8002242:	425b      	negs	r3, r3
 8002244:	4463      	add	r3, ip
 8002246:	18c0      	adds	r0, r0, r3
 8002248:	4287      	cmp	r7, r0
 800224a:	d300      	bcc.n	800224e <__aeabi_ddiv+0x326>
 800224c:	e102      	b.n	8002454 <__aeabi_ddiv+0x52c>
 800224e:	4282      	cmp	r2, r0
 8002250:	d900      	bls.n	8002254 <__aeabi_ddiv+0x32c>
 8002252:	e129      	b.n	80024a8 <__aeabi_ddiv+0x580>
 8002254:	d100      	bne.n	8002258 <__aeabi_ddiv+0x330>
 8002256:	e124      	b.n	80024a2 <__aeabi_ddiv+0x57a>
 8002258:	9b05      	ldr	r3, [sp, #20]
 800225a:	469b      	mov	fp, r3
 800225c:	1b2c      	subs	r4, r5, r4
 800225e:	42a5      	cmp	r5, r4
 8002260:	41ad      	sbcs	r5, r5
 8002262:	9b00      	ldr	r3, [sp, #0]
 8002264:	1a80      	subs	r0, r0, r2
 8002266:	426d      	negs	r5, r5
 8002268:	1b40      	subs	r0, r0, r5
 800226a:	4283      	cmp	r3, r0
 800226c:	d100      	bne.n	8002270 <__aeabi_ddiv+0x348>
 800226e:	e10f      	b.n	8002490 <__aeabi_ddiv+0x568>
 8002270:	9902      	ldr	r1, [sp, #8]
 8002272:	f7fd fff3 	bl	800025c <__aeabi_uidivmod>
 8002276:	9a03      	ldr	r2, [sp, #12]
 8002278:	040b      	lsls	r3, r1, #16
 800227a:	4342      	muls	r2, r0
 800227c:	0c21      	lsrs	r1, r4, #16
 800227e:	0005      	movs	r5, r0
 8002280:	4319      	orrs	r1, r3
 8002282:	428a      	cmp	r2, r1
 8002284:	d900      	bls.n	8002288 <__aeabi_ddiv+0x360>
 8002286:	e0cb      	b.n	8002420 <__aeabi_ddiv+0x4f8>
 8002288:	1a88      	subs	r0, r1, r2
 800228a:	9902      	ldr	r1, [sp, #8]
 800228c:	f7fd ffe6 	bl	800025c <__aeabi_uidivmod>
 8002290:	9a03      	ldr	r2, [sp, #12]
 8002292:	0424      	lsls	r4, r4, #16
 8002294:	4342      	muls	r2, r0
 8002296:	0409      	lsls	r1, r1, #16
 8002298:	0c24      	lsrs	r4, r4, #16
 800229a:	0003      	movs	r3, r0
 800229c:	430c      	orrs	r4, r1
 800229e:	42a2      	cmp	r2, r4
 80022a0:	d900      	bls.n	80022a4 <__aeabi_ddiv+0x37c>
 80022a2:	e0ca      	b.n	800243a <__aeabi_ddiv+0x512>
 80022a4:	4641      	mov	r1, r8
 80022a6:	1aa4      	subs	r4, r4, r2
 80022a8:	042a      	lsls	r2, r5, #16
 80022aa:	431a      	orrs	r2, r3
 80022ac:	9f04      	ldr	r7, [sp, #16]
 80022ae:	0413      	lsls	r3, r2, #16
 80022b0:	0c1b      	lsrs	r3, r3, #16
 80022b2:	4359      	muls	r1, r3
 80022b4:	4640      	mov	r0, r8
 80022b6:	437b      	muls	r3, r7
 80022b8:	469c      	mov	ip, r3
 80022ba:	0c15      	lsrs	r5, r2, #16
 80022bc:	4368      	muls	r0, r5
 80022be:	0c0b      	lsrs	r3, r1, #16
 80022c0:	4484      	add	ip, r0
 80022c2:	4463      	add	r3, ip
 80022c4:	437d      	muls	r5, r7
 80022c6:	4298      	cmp	r0, r3
 80022c8:	d903      	bls.n	80022d2 <__aeabi_ddiv+0x3aa>
 80022ca:	2080      	movs	r0, #128	@ 0x80
 80022cc:	0240      	lsls	r0, r0, #9
 80022ce:	4684      	mov	ip, r0
 80022d0:	4465      	add	r5, ip
 80022d2:	0c18      	lsrs	r0, r3, #16
 80022d4:	0409      	lsls	r1, r1, #16
 80022d6:	041b      	lsls	r3, r3, #16
 80022d8:	0c09      	lsrs	r1, r1, #16
 80022da:	1940      	adds	r0, r0, r5
 80022dc:	185b      	adds	r3, r3, r1
 80022de:	4284      	cmp	r4, r0
 80022e0:	d327      	bcc.n	8002332 <__aeabi_ddiv+0x40a>
 80022e2:	d023      	beq.n	800232c <__aeabi_ddiv+0x404>
 80022e4:	2301      	movs	r3, #1
 80022e6:	0035      	movs	r5, r6
 80022e8:	431a      	orrs	r2, r3
 80022ea:	4b94      	ldr	r3, [pc, #592]	@ (800253c <__aeabi_ddiv+0x614>)
 80022ec:	4453      	add	r3, sl
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	dd60      	ble.n	80023b4 <__aeabi_ddiv+0x48c>
 80022f2:	0751      	lsls	r1, r2, #29
 80022f4:	d000      	beq.n	80022f8 <__aeabi_ddiv+0x3d0>
 80022f6:	e086      	b.n	8002406 <__aeabi_ddiv+0x4de>
 80022f8:	002e      	movs	r6, r5
 80022fa:	08d1      	lsrs	r1, r2, #3
 80022fc:	465a      	mov	r2, fp
 80022fe:	01d2      	lsls	r2, r2, #7
 8002300:	d506      	bpl.n	8002310 <__aeabi_ddiv+0x3e8>
 8002302:	465a      	mov	r2, fp
 8002304:	4b8e      	ldr	r3, [pc, #568]	@ (8002540 <__aeabi_ddiv+0x618>)
 8002306:	401a      	ands	r2, r3
 8002308:	2380      	movs	r3, #128	@ 0x80
 800230a:	4693      	mov	fp, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4453      	add	r3, sl
 8002310:	4a8c      	ldr	r2, [pc, #560]	@ (8002544 <__aeabi_ddiv+0x61c>)
 8002312:	4293      	cmp	r3, r2
 8002314:	dd00      	ble.n	8002318 <__aeabi_ddiv+0x3f0>
 8002316:	e680      	b.n	800201a <__aeabi_ddiv+0xf2>
 8002318:	465a      	mov	r2, fp
 800231a:	0752      	lsls	r2, r2, #29
 800231c:	430a      	orrs	r2, r1
 800231e:	4690      	mov	r8, r2
 8002320:	465a      	mov	r2, fp
 8002322:	055b      	lsls	r3, r3, #21
 8002324:	0254      	lsls	r4, r2, #9
 8002326:	0b24      	lsrs	r4, r4, #12
 8002328:	0d5b      	lsrs	r3, r3, #21
 800232a:	e669      	b.n	8002000 <__aeabi_ddiv+0xd8>
 800232c:	0035      	movs	r5, r6
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0db      	beq.n	80022ea <__aeabi_ddiv+0x3c2>
 8002332:	9d00      	ldr	r5, [sp, #0]
 8002334:	1e51      	subs	r1, r2, #1
 8002336:	46ac      	mov	ip, r5
 8002338:	4464      	add	r4, ip
 800233a:	42ac      	cmp	r4, r5
 800233c:	d200      	bcs.n	8002340 <__aeabi_ddiv+0x418>
 800233e:	e09e      	b.n	800247e <__aeabi_ddiv+0x556>
 8002340:	4284      	cmp	r4, r0
 8002342:	d200      	bcs.n	8002346 <__aeabi_ddiv+0x41e>
 8002344:	e0e1      	b.n	800250a <__aeabi_ddiv+0x5e2>
 8002346:	d100      	bne.n	800234a <__aeabi_ddiv+0x422>
 8002348:	e0ee      	b.n	8002528 <__aeabi_ddiv+0x600>
 800234a:	000a      	movs	r2, r1
 800234c:	e7ca      	b.n	80022e4 <__aeabi_ddiv+0x3bc>
 800234e:	4542      	cmp	r2, r8
 8002350:	d900      	bls.n	8002354 <__aeabi_ddiv+0x42c>
 8002352:	e708      	b.n	8002166 <__aeabi_ddiv+0x23e>
 8002354:	464b      	mov	r3, r9
 8002356:	07dc      	lsls	r4, r3, #31
 8002358:	0858      	lsrs	r0, r3, #1
 800235a:	4643      	mov	r3, r8
 800235c:	085b      	lsrs	r3, r3, #1
 800235e:	431c      	orrs	r4, r3
 8002360:	4643      	mov	r3, r8
 8002362:	07dd      	lsls	r5, r3, #31
 8002364:	e706      	b.n	8002174 <__aeabi_ddiv+0x24c>
 8002366:	f001 fa01 	bl	800376c <__clzsi2>
 800236a:	2315      	movs	r3, #21
 800236c:	469c      	mov	ip, r3
 800236e:	4484      	add	ip, r0
 8002370:	0002      	movs	r2, r0
 8002372:	4663      	mov	r3, ip
 8002374:	3220      	adds	r2, #32
 8002376:	2b1c      	cmp	r3, #28
 8002378:	dc00      	bgt.n	800237c <__aeabi_ddiv+0x454>
 800237a:	e692      	b.n	80020a2 <__aeabi_ddiv+0x17a>
 800237c:	0023      	movs	r3, r4
 800237e:	3808      	subs	r0, #8
 8002380:	4083      	lsls	r3, r0
 8002382:	4699      	mov	r9, r3
 8002384:	2300      	movs	r3, #0
 8002386:	4698      	mov	r8, r3
 8002388:	e69a      	b.n	80020c0 <__aeabi_ddiv+0x198>
 800238a:	f001 f9ef 	bl	800376c <__clzsi2>
 800238e:	0002      	movs	r2, r0
 8002390:	0003      	movs	r3, r0
 8002392:	3215      	adds	r2, #21
 8002394:	3320      	adds	r3, #32
 8002396:	2a1c      	cmp	r2, #28
 8002398:	dc00      	bgt.n	800239c <__aeabi_ddiv+0x474>
 800239a:	e65f      	b.n	800205c <__aeabi_ddiv+0x134>
 800239c:	9900      	ldr	r1, [sp, #0]
 800239e:	3808      	subs	r0, #8
 80023a0:	4081      	lsls	r1, r0
 80023a2:	2200      	movs	r2, #0
 80023a4:	468b      	mov	fp, r1
 80023a6:	e666      	b.n	8002076 <__aeabi_ddiv+0x14e>
 80023a8:	2200      	movs	r2, #0
 80023aa:	002e      	movs	r6, r5
 80023ac:	2400      	movs	r4, #0
 80023ae:	4690      	mov	r8, r2
 80023b0:	4b65      	ldr	r3, [pc, #404]	@ (8002548 <__aeabi_ddiv+0x620>)
 80023b2:	e625      	b.n	8002000 <__aeabi_ddiv+0xd8>
 80023b4:	002e      	movs	r6, r5
 80023b6:	2101      	movs	r1, #1
 80023b8:	1ac9      	subs	r1, r1, r3
 80023ba:	2938      	cmp	r1, #56	@ 0x38
 80023bc:	dd00      	ble.n	80023c0 <__aeabi_ddiv+0x498>
 80023be:	e61b      	b.n	8001ff8 <__aeabi_ddiv+0xd0>
 80023c0:	291f      	cmp	r1, #31
 80023c2:	dc7e      	bgt.n	80024c2 <__aeabi_ddiv+0x59a>
 80023c4:	4861      	ldr	r0, [pc, #388]	@ (800254c <__aeabi_ddiv+0x624>)
 80023c6:	0014      	movs	r4, r2
 80023c8:	4450      	add	r0, sl
 80023ca:	465b      	mov	r3, fp
 80023cc:	4082      	lsls	r2, r0
 80023ce:	4083      	lsls	r3, r0
 80023d0:	40cc      	lsrs	r4, r1
 80023d2:	1e50      	subs	r0, r2, #1
 80023d4:	4182      	sbcs	r2, r0
 80023d6:	4323      	orrs	r3, r4
 80023d8:	431a      	orrs	r2, r3
 80023da:	465b      	mov	r3, fp
 80023dc:	40cb      	lsrs	r3, r1
 80023de:	0751      	lsls	r1, r2, #29
 80023e0:	d009      	beq.n	80023f6 <__aeabi_ddiv+0x4ce>
 80023e2:	210f      	movs	r1, #15
 80023e4:	4011      	ands	r1, r2
 80023e6:	2904      	cmp	r1, #4
 80023e8:	d005      	beq.n	80023f6 <__aeabi_ddiv+0x4ce>
 80023ea:	1d11      	adds	r1, r2, #4
 80023ec:	4291      	cmp	r1, r2
 80023ee:	4192      	sbcs	r2, r2
 80023f0:	4252      	negs	r2, r2
 80023f2:	189b      	adds	r3, r3, r2
 80023f4:	000a      	movs	r2, r1
 80023f6:	0219      	lsls	r1, r3, #8
 80023f8:	d400      	bmi.n	80023fc <__aeabi_ddiv+0x4d4>
 80023fa:	e09b      	b.n	8002534 <__aeabi_ddiv+0x60c>
 80023fc:	2200      	movs	r2, #0
 80023fe:	2301      	movs	r3, #1
 8002400:	2400      	movs	r4, #0
 8002402:	4690      	mov	r8, r2
 8002404:	e5fc      	b.n	8002000 <__aeabi_ddiv+0xd8>
 8002406:	210f      	movs	r1, #15
 8002408:	4011      	ands	r1, r2
 800240a:	2904      	cmp	r1, #4
 800240c:	d100      	bne.n	8002410 <__aeabi_ddiv+0x4e8>
 800240e:	e773      	b.n	80022f8 <__aeabi_ddiv+0x3d0>
 8002410:	1d11      	adds	r1, r2, #4
 8002412:	4291      	cmp	r1, r2
 8002414:	4192      	sbcs	r2, r2
 8002416:	4252      	negs	r2, r2
 8002418:	002e      	movs	r6, r5
 800241a:	08c9      	lsrs	r1, r1, #3
 800241c:	4493      	add	fp, r2
 800241e:	e76d      	b.n	80022fc <__aeabi_ddiv+0x3d4>
 8002420:	9b00      	ldr	r3, [sp, #0]
 8002422:	3d01      	subs	r5, #1
 8002424:	469c      	mov	ip, r3
 8002426:	4461      	add	r1, ip
 8002428:	428b      	cmp	r3, r1
 800242a:	d900      	bls.n	800242e <__aeabi_ddiv+0x506>
 800242c:	e72c      	b.n	8002288 <__aeabi_ddiv+0x360>
 800242e:	428a      	cmp	r2, r1
 8002430:	d800      	bhi.n	8002434 <__aeabi_ddiv+0x50c>
 8002432:	e729      	b.n	8002288 <__aeabi_ddiv+0x360>
 8002434:	1e85      	subs	r5, r0, #2
 8002436:	4461      	add	r1, ip
 8002438:	e726      	b.n	8002288 <__aeabi_ddiv+0x360>
 800243a:	9900      	ldr	r1, [sp, #0]
 800243c:	3b01      	subs	r3, #1
 800243e:	468c      	mov	ip, r1
 8002440:	4464      	add	r4, ip
 8002442:	42a1      	cmp	r1, r4
 8002444:	d900      	bls.n	8002448 <__aeabi_ddiv+0x520>
 8002446:	e72d      	b.n	80022a4 <__aeabi_ddiv+0x37c>
 8002448:	42a2      	cmp	r2, r4
 800244a:	d800      	bhi.n	800244e <__aeabi_ddiv+0x526>
 800244c:	e72a      	b.n	80022a4 <__aeabi_ddiv+0x37c>
 800244e:	1e83      	subs	r3, r0, #2
 8002450:	4464      	add	r4, ip
 8002452:	e727      	b.n	80022a4 <__aeabi_ddiv+0x37c>
 8002454:	4287      	cmp	r7, r0
 8002456:	d000      	beq.n	800245a <__aeabi_ddiv+0x532>
 8002458:	e6fe      	b.n	8002258 <__aeabi_ddiv+0x330>
 800245a:	45a9      	cmp	r9, r5
 800245c:	d900      	bls.n	8002460 <__aeabi_ddiv+0x538>
 800245e:	e6fb      	b.n	8002258 <__aeabi_ddiv+0x330>
 8002460:	e6f5      	b.n	800224e <__aeabi_ddiv+0x326>
 8002462:	42a2      	cmp	r2, r4
 8002464:	d800      	bhi.n	8002468 <__aeabi_ddiv+0x540>
 8002466:	e6b9      	b.n	80021dc <__aeabi_ddiv+0x2b4>
 8002468:	1e83      	subs	r3, r0, #2
 800246a:	4464      	add	r4, ip
 800246c:	e6b6      	b.n	80021dc <__aeabi_ddiv+0x2b4>
 800246e:	428a      	cmp	r2, r1
 8002470:	d800      	bhi.n	8002474 <__aeabi_ddiv+0x54c>
 8002472:	e69f      	b.n	80021b4 <__aeabi_ddiv+0x28c>
 8002474:	46bc      	mov	ip, r7
 8002476:	1e83      	subs	r3, r0, #2
 8002478:	4698      	mov	r8, r3
 800247a:	4461      	add	r1, ip
 800247c:	e69a      	b.n	80021b4 <__aeabi_ddiv+0x28c>
 800247e:	000a      	movs	r2, r1
 8002480:	4284      	cmp	r4, r0
 8002482:	d000      	beq.n	8002486 <__aeabi_ddiv+0x55e>
 8002484:	e72e      	b.n	80022e4 <__aeabi_ddiv+0x3bc>
 8002486:	454b      	cmp	r3, r9
 8002488:	d000      	beq.n	800248c <__aeabi_ddiv+0x564>
 800248a:	e72b      	b.n	80022e4 <__aeabi_ddiv+0x3bc>
 800248c:	0035      	movs	r5, r6
 800248e:	e72c      	b.n	80022ea <__aeabi_ddiv+0x3c2>
 8002490:	4b2a      	ldr	r3, [pc, #168]	@ (800253c <__aeabi_ddiv+0x614>)
 8002492:	4a2f      	ldr	r2, [pc, #188]	@ (8002550 <__aeabi_ddiv+0x628>)
 8002494:	4453      	add	r3, sl
 8002496:	4592      	cmp	sl, r2
 8002498:	db43      	blt.n	8002522 <__aeabi_ddiv+0x5fa>
 800249a:	2201      	movs	r2, #1
 800249c:	2100      	movs	r1, #0
 800249e:	4493      	add	fp, r2
 80024a0:	e72c      	b.n	80022fc <__aeabi_ddiv+0x3d4>
 80024a2:	42ac      	cmp	r4, r5
 80024a4:	d800      	bhi.n	80024a8 <__aeabi_ddiv+0x580>
 80024a6:	e6d7      	b.n	8002258 <__aeabi_ddiv+0x330>
 80024a8:	2302      	movs	r3, #2
 80024aa:	425b      	negs	r3, r3
 80024ac:	469c      	mov	ip, r3
 80024ae:	9900      	ldr	r1, [sp, #0]
 80024b0:	444d      	add	r5, r9
 80024b2:	454d      	cmp	r5, r9
 80024b4:	419b      	sbcs	r3, r3
 80024b6:	44e3      	add	fp, ip
 80024b8:	468c      	mov	ip, r1
 80024ba:	425b      	negs	r3, r3
 80024bc:	4463      	add	r3, ip
 80024be:	18c0      	adds	r0, r0, r3
 80024c0:	e6cc      	b.n	800225c <__aeabi_ddiv+0x334>
 80024c2:	201f      	movs	r0, #31
 80024c4:	4240      	negs	r0, r0
 80024c6:	1ac3      	subs	r3, r0, r3
 80024c8:	4658      	mov	r0, fp
 80024ca:	40d8      	lsrs	r0, r3
 80024cc:	2920      	cmp	r1, #32
 80024ce:	d004      	beq.n	80024da <__aeabi_ddiv+0x5b2>
 80024d0:	4659      	mov	r1, fp
 80024d2:	4b20      	ldr	r3, [pc, #128]	@ (8002554 <__aeabi_ddiv+0x62c>)
 80024d4:	4453      	add	r3, sl
 80024d6:	4099      	lsls	r1, r3
 80024d8:	430a      	orrs	r2, r1
 80024da:	1e53      	subs	r3, r2, #1
 80024dc:	419a      	sbcs	r2, r3
 80024de:	2307      	movs	r3, #7
 80024e0:	0019      	movs	r1, r3
 80024e2:	4302      	orrs	r2, r0
 80024e4:	2400      	movs	r4, #0
 80024e6:	4011      	ands	r1, r2
 80024e8:	4213      	tst	r3, r2
 80024ea:	d009      	beq.n	8002500 <__aeabi_ddiv+0x5d8>
 80024ec:	3308      	adds	r3, #8
 80024ee:	4013      	ands	r3, r2
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d01d      	beq.n	8002530 <__aeabi_ddiv+0x608>
 80024f4:	1d13      	adds	r3, r2, #4
 80024f6:	4293      	cmp	r3, r2
 80024f8:	4189      	sbcs	r1, r1
 80024fa:	001a      	movs	r2, r3
 80024fc:	4249      	negs	r1, r1
 80024fe:	0749      	lsls	r1, r1, #29
 8002500:	08d2      	lsrs	r2, r2, #3
 8002502:	430a      	orrs	r2, r1
 8002504:	4690      	mov	r8, r2
 8002506:	2300      	movs	r3, #0
 8002508:	e57a      	b.n	8002000 <__aeabi_ddiv+0xd8>
 800250a:	4649      	mov	r1, r9
 800250c:	9f00      	ldr	r7, [sp, #0]
 800250e:	004d      	lsls	r5, r1, #1
 8002510:	454d      	cmp	r5, r9
 8002512:	4189      	sbcs	r1, r1
 8002514:	46bc      	mov	ip, r7
 8002516:	4249      	negs	r1, r1
 8002518:	4461      	add	r1, ip
 800251a:	46a9      	mov	r9, r5
 800251c:	3a02      	subs	r2, #2
 800251e:	1864      	adds	r4, r4, r1
 8002520:	e7ae      	b.n	8002480 <__aeabi_ddiv+0x558>
 8002522:	2201      	movs	r2, #1
 8002524:	4252      	negs	r2, r2
 8002526:	e746      	b.n	80023b6 <__aeabi_ddiv+0x48e>
 8002528:	4599      	cmp	r9, r3
 800252a:	d3ee      	bcc.n	800250a <__aeabi_ddiv+0x5e2>
 800252c:	000a      	movs	r2, r1
 800252e:	e7aa      	b.n	8002486 <__aeabi_ddiv+0x55e>
 8002530:	2100      	movs	r1, #0
 8002532:	e7e5      	b.n	8002500 <__aeabi_ddiv+0x5d8>
 8002534:	0759      	lsls	r1, r3, #29
 8002536:	025b      	lsls	r3, r3, #9
 8002538:	0b1c      	lsrs	r4, r3, #12
 800253a:	e7e1      	b.n	8002500 <__aeabi_ddiv+0x5d8>
 800253c:	000003ff 	.word	0x000003ff
 8002540:	feffffff 	.word	0xfeffffff
 8002544:	000007fe 	.word	0x000007fe
 8002548:	000007ff 	.word	0x000007ff
 800254c:	0000041e 	.word	0x0000041e
 8002550:	fffffc02 	.word	0xfffffc02
 8002554:	0000043e 	.word	0x0000043e

08002558 <__eqdf2>:
 8002558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800255a:	4657      	mov	r7, sl
 800255c:	46de      	mov	lr, fp
 800255e:	464e      	mov	r6, r9
 8002560:	4645      	mov	r5, r8
 8002562:	b5e0      	push	{r5, r6, r7, lr}
 8002564:	000d      	movs	r5, r1
 8002566:	0004      	movs	r4, r0
 8002568:	0fe8      	lsrs	r0, r5, #31
 800256a:	4683      	mov	fp, r0
 800256c:	0309      	lsls	r1, r1, #12
 800256e:	0fd8      	lsrs	r0, r3, #31
 8002570:	0b09      	lsrs	r1, r1, #12
 8002572:	4682      	mov	sl, r0
 8002574:	4819      	ldr	r0, [pc, #100]	@ (80025dc <__eqdf2+0x84>)
 8002576:	468c      	mov	ip, r1
 8002578:	031f      	lsls	r7, r3, #12
 800257a:	0069      	lsls	r1, r5, #1
 800257c:	005e      	lsls	r6, r3, #1
 800257e:	0d49      	lsrs	r1, r1, #21
 8002580:	0b3f      	lsrs	r7, r7, #12
 8002582:	0d76      	lsrs	r6, r6, #21
 8002584:	4281      	cmp	r1, r0
 8002586:	d018      	beq.n	80025ba <__eqdf2+0x62>
 8002588:	4286      	cmp	r6, r0
 800258a:	d00f      	beq.n	80025ac <__eqdf2+0x54>
 800258c:	2001      	movs	r0, #1
 800258e:	42b1      	cmp	r1, r6
 8002590:	d10d      	bne.n	80025ae <__eqdf2+0x56>
 8002592:	45bc      	cmp	ip, r7
 8002594:	d10b      	bne.n	80025ae <__eqdf2+0x56>
 8002596:	4294      	cmp	r4, r2
 8002598:	d109      	bne.n	80025ae <__eqdf2+0x56>
 800259a:	45d3      	cmp	fp, sl
 800259c:	d01c      	beq.n	80025d8 <__eqdf2+0x80>
 800259e:	2900      	cmp	r1, #0
 80025a0:	d105      	bne.n	80025ae <__eqdf2+0x56>
 80025a2:	4660      	mov	r0, ip
 80025a4:	4320      	orrs	r0, r4
 80025a6:	1e43      	subs	r3, r0, #1
 80025a8:	4198      	sbcs	r0, r3
 80025aa:	e000      	b.n	80025ae <__eqdf2+0x56>
 80025ac:	2001      	movs	r0, #1
 80025ae:	bcf0      	pop	{r4, r5, r6, r7}
 80025b0:	46bb      	mov	fp, r7
 80025b2:	46b2      	mov	sl, r6
 80025b4:	46a9      	mov	r9, r5
 80025b6:	46a0      	mov	r8, r4
 80025b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025ba:	2001      	movs	r0, #1
 80025bc:	428e      	cmp	r6, r1
 80025be:	d1f6      	bne.n	80025ae <__eqdf2+0x56>
 80025c0:	4661      	mov	r1, ip
 80025c2:	4339      	orrs	r1, r7
 80025c4:	000f      	movs	r7, r1
 80025c6:	4317      	orrs	r7, r2
 80025c8:	4327      	orrs	r7, r4
 80025ca:	d1f0      	bne.n	80025ae <__eqdf2+0x56>
 80025cc:	465b      	mov	r3, fp
 80025ce:	4652      	mov	r2, sl
 80025d0:	1a98      	subs	r0, r3, r2
 80025d2:	1e43      	subs	r3, r0, #1
 80025d4:	4198      	sbcs	r0, r3
 80025d6:	e7ea      	b.n	80025ae <__eqdf2+0x56>
 80025d8:	2000      	movs	r0, #0
 80025da:	e7e8      	b.n	80025ae <__eqdf2+0x56>
 80025dc:	000007ff 	.word	0x000007ff

080025e0 <__gedf2>:
 80025e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025e2:	4657      	mov	r7, sl
 80025e4:	464e      	mov	r6, r9
 80025e6:	4645      	mov	r5, r8
 80025e8:	46de      	mov	lr, fp
 80025ea:	b5e0      	push	{r5, r6, r7, lr}
 80025ec:	000d      	movs	r5, r1
 80025ee:	030e      	lsls	r6, r1, #12
 80025f0:	0049      	lsls	r1, r1, #1
 80025f2:	0d49      	lsrs	r1, r1, #21
 80025f4:	468a      	mov	sl, r1
 80025f6:	0fdf      	lsrs	r7, r3, #31
 80025f8:	0fe9      	lsrs	r1, r5, #31
 80025fa:	46bc      	mov	ip, r7
 80025fc:	b083      	sub	sp, #12
 80025fe:	4f2f      	ldr	r7, [pc, #188]	@ (80026bc <__gedf2+0xdc>)
 8002600:	0004      	movs	r4, r0
 8002602:	4680      	mov	r8, r0
 8002604:	9101      	str	r1, [sp, #4]
 8002606:	0058      	lsls	r0, r3, #1
 8002608:	0319      	lsls	r1, r3, #12
 800260a:	4691      	mov	r9, r2
 800260c:	0b36      	lsrs	r6, r6, #12
 800260e:	0b09      	lsrs	r1, r1, #12
 8002610:	0d40      	lsrs	r0, r0, #21
 8002612:	45ba      	cmp	sl, r7
 8002614:	d01d      	beq.n	8002652 <__gedf2+0x72>
 8002616:	42b8      	cmp	r0, r7
 8002618:	d00d      	beq.n	8002636 <__gedf2+0x56>
 800261a:	4657      	mov	r7, sl
 800261c:	2f00      	cmp	r7, #0
 800261e:	d12a      	bne.n	8002676 <__gedf2+0x96>
 8002620:	4334      	orrs	r4, r6
 8002622:	2800      	cmp	r0, #0
 8002624:	d124      	bne.n	8002670 <__gedf2+0x90>
 8002626:	430a      	orrs	r2, r1
 8002628:	d036      	beq.n	8002698 <__gedf2+0xb8>
 800262a:	2c00      	cmp	r4, #0
 800262c:	d141      	bne.n	80026b2 <__gedf2+0xd2>
 800262e:	4663      	mov	r3, ip
 8002630:	0058      	lsls	r0, r3, #1
 8002632:	3801      	subs	r0, #1
 8002634:	e015      	b.n	8002662 <__gedf2+0x82>
 8002636:	4311      	orrs	r1, r2
 8002638:	d138      	bne.n	80026ac <__gedf2+0xcc>
 800263a:	4653      	mov	r3, sl
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <__gedf2+0x64>
 8002640:	4326      	orrs	r6, r4
 8002642:	d0f4      	beq.n	800262e <__gedf2+0x4e>
 8002644:	9b01      	ldr	r3, [sp, #4]
 8002646:	4563      	cmp	r3, ip
 8002648:	d107      	bne.n	800265a <__gedf2+0x7a>
 800264a:	9b01      	ldr	r3, [sp, #4]
 800264c:	0058      	lsls	r0, r3, #1
 800264e:	3801      	subs	r0, #1
 8002650:	e007      	b.n	8002662 <__gedf2+0x82>
 8002652:	4326      	orrs	r6, r4
 8002654:	d12a      	bne.n	80026ac <__gedf2+0xcc>
 8002656:	4550      	cmp	r0, sl
 8002658:	d021      	beq.n	800269e <__gedf2+0xbe>
 800265a:	2001      	movs	r0, #1
 800265c:	9b01      	ldr	r3, [sp, #4]
 800265e:	425f      	negs	r7, r3
 8002660:	4338      	orrs	r0, r7
 8002662:	b003      	add	sp, #12
 8002664:	bcf0      	pop	{r4, r5, r6, r7}
 8002666:	46bb      	mov	fp, r7
 8002668:	46b2      	mov	sl, r6
 800266a:	46a9      	mov	r9, r5
 800266c:	46a0      	mov	r8, r4
 800266e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002670:	2c00      	cmp	r4, #0
 8002672:	d0dc      	beq.n	800262e <__gedf2+0x4e>
 8002674:	e7e6      	b.n	8002644 <__gedf2+0x64>
 8002676:	2800      	cmp	r0, #0
 8002678:	d0ef      	beq.n	800265a <__gedf2+0x7a>
 800267a:	9b01      	ldr	r3, [sp, #4]
 800267c:	4563      	cmp	r3, ip
 800267e:	d1ec      	bne.n	800265a <__gedf2+0x7a>
 8002680:	4582      	cmp	sl, r0
 8002682:	dcea      	bgt.n	800265a <__gedf2+0x7a>
 8002684:	dbe1      	blt.n	800264a <__gedf2+0x6a>
 8002686:	428e      	cmp	r6, r1
 8002688:	d8e7      	bhi.n	800265a <__gedf2+0x7a>
 800268a:	d1de      	bne.n	800264a <__gedf2+0x6a>
 800268c:	45c8      	cmp	r8, r9
 800268e:	d8e4      	bhi.n	800265a <__gedf2+0x7a>
 8002690:	2000      	movs	r0, #0
 8002692:	45c8      	cmp	r8, r9
 8002694:	d2e5      	bcs.n	8002662 <__gedf2+0x82>
 8002696:	e7d8      	b.n	800264a <__gedf2+0x6a>
 8002698:	2c00      	cmp	r4, #0
 800269a:	d0e2      	beq.n	8002662 <__gedf2+0x82>
 800269c:	e7dd      	b.n	800265a <__gedf2+0x7a>
 800269e:	4311      	orrs	r1, r2
 80026a0:	d104      	bne.n	80026ac <__gedf2+0xcc>
 80026a2:	9b01      	ldr	r3, [sp, #4]
 80026a4:	4563      	cmp	r3, ip
 80026a6:	d1d8      	bne.n	800265a <__gedf2+0x7a>
 80026a8:	2000      	movs	r0, #0
 80026aa:	e7da      	b.n	8002662 <__gedf2+0x82>
 80026ac:	2002      	movs	r0, #2
 80026ae:	4240      	negs	r0, r0
 80026b0:	e7d7      	b.n	8002662 <__gedf2+0x82>
 80026b2:	9b01      	ldr	r3, [sp, #4]
 80026b4:	4563      	cmp	r3, ip
 80026b6:	d0e6      	beq.n	8002686 <__gedf2+0xa6>
 80026b8:	e7cf      	b.n	800265a <__gedf2+0x7a>
 80026ba:	46c0      	nop			@ (mov r8, r8)
 80026bc:	000007ff 	.word	0x000007ff

080026c0 <__ledf2>:
 80026c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026c2:	4657      	mov	r7, sl
 80026c4:	464e      	mov	r6, r9
 80026c6:	4645      	mov	r5, r8
 80026c8:	46de      	mov	lr, fp
 80026ca:	b5e0      	push	{r5, r6, r7, lr}
 80026cc:	000d      	movs	r5, r1
 80026ce:	030e      	lsls	r6, r1, #12
 80026d0:	0049      	lsls	r1, r1, #1
 80026d2:	0d49      	lsrs	r1, r1, #21
 80026d4:	468a      	mov	sl, r1
 80026d6:	0fdf      	lsrs	r7, r3, #31
 80026d8:	0fe9      	lsrs	r1, r5, #31
 80026da:	46bc      	mov	ip, r7
 80026dc:	b083      	sub	sp, #12
 80026de:	4f2e      	ldr	r7, [pc, #184]	@ (8002798 <__ledf2+0xd8>)
 80026e0:	0004      	movs	r4, r0
 80026e2:	4680      	mov	r8, r0
 80026e4:	9101      	str	r1, [sp, #4]
 80026e6:	0058      	lsls	r0, r3, #1
 80026e8:	0319      	lsls	r1, r3, #12
 80026ea:	4691      	mov	r9, r2
 80026ec:	0b36      	lsrs	r6, r6, #12
 80026ee:	0b09      	lsrs	r1, r1, #12
 80026f0:	0d40      	lsrs	r0, r0, #21
 80026f2:	45ba      	cmp	sl, r7
 80026f4:	d01e      	beq.n	8002734 <__ledf2+0x74>
 80026f6:	42b8      	cmp	r0, r7
 80026f8:	d00d      	beq.n	8002716 <__ledf2+0x56>
 80026fa:	4657      	mov	r7, sl
 80026fc:	2f00      	cmp	r7, #0
 80026fe:	d127      	bne.n	8002750 <__ledf2+0x90>
 8002700:	4334      	orrs	r4, r6
 8002702:	2800      	cmp	r0, #0
 8002704:	d133      	bne.n	800276e <__ledf2+0xae>
 8002706:	430a      	orrs	r2, r1
 8002708:	d034      	beq.n	8002774 <__ledf2+0xb4>
 800270a:	2c00      	cmp	r4, #0
 800270c:	d140      	bne.n	8002790 <__ledf2+0xd0>
 800270e:	4663      	mov	r3, ip
 8002710:	0058      	lsls	r0, r3, #1
 8002712:	3801      	subs	r0, #1
 8002714:	e015      	b.n	8002742 <__ledf2+0x82>
 8002716:	4311      	orrs	r1, r2
 8002718:	d112      	bne.n	8002740 <__ledf2+0x80>
 800271a:	4653      	mov	r3, sl
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <__ledf2+0x64>
 8002720:	4326      	orrs	r6, r4
 8002722:	d0f4      	beq.n	800270e <__ledf2+0x4e>
 8002724:	9b01      	ldr	r3, [sp, #4]
 8002726:	4563      	cmp	r3, ip
 8002728:	d01d      	beq.n	8002766 <__ledf2+0xa6>
 800272a:	2001      	movs	r0, #1
 800272c:	9b01      	ldr	r3, [sp, #4]
 800272e:	425f      	negs	r7, r3
 8002730:	4338      	orrs	r0, r7
 8002732:	e006      	b.n	8002742 <__ledf2+0x82>
 8002734:	4326      	orrs	r6, r4
 8002736:	d103      	bne.n	8002740 <__ledf2+0x80>
 8002738:	4550      	cmp	r0, sl
 800273a:	d1f6      	bne.n	800272a <__ledf2+0x6a>
 800273c:	4311      	orrs	r1, r2
 800273e:	d01c      	beq.n	800277a <__ledf2+0xba>
 8002740:	2002      	movs	r0, #2
 8002742:	b003      	add	sp, #12
 8002744:	bcf0      	pop	{r4, r5, r6, r7}
 8002746:	46bb      	mov	fp, r7
 8002748:	46b2      	mov	sl, r6
 800274a:	46a9      	mov	r9, r5
 800274c:	46a0      	mov	r8, r4
 800274e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002750:	2800      	cmp	r0, #0
 8002752:	d0ea      	beq.n	800272a <__ledf2+0x6a>
 8002754:	9b01      	ldr	r3, [sp, #4]
 8002756:	4563      	cmp	r3, ip
 8002758:	d1e7      	bne.n	800272a <__ledf2+0x6a>
 800275a:	4582      	cmp	sl, r0
 800275c:	dce5      	bgt.n	800272a <__ledf2+0x6a>
 800275e:	db02      	blt.n	8002766 <__ledf2+0xa6>
 8002760:	428e      	cmp	r6, r1
 8002762:	d8e2      	bhi.n	800272a <__ledf2+0x6a>
 8002764:	d00e      	beq.n	8002784 <__ledf2+0xc4>
 8002766:	9b01      	ldr	r3, [sp, #4]
 8002768:	0058      	lsls	r0, r3, #1
 800276a:	3801      	subs	r0, #1
 800276c:	e7e9      	b.n	8002742 <__ledf2+0x82>
 800276e:	2c00      	cmp	r4, #0
 8002770:	d0cd      	beq.n	800270e <__ledf2+0x4e>
 8002772:	e7d7      	b.n	8002724 <__ledf2+0x64>
 8002774:	2c00      	cmp	r4, #0
 8002776:	d0e4      	beq.n	8002742 <__ledf2+0x82>
 8002778:	e7d7      	b.n	800272a <__ledf2+0x6a>
 800277a:	9b01      	ldr	r3, [sp, #4]
 800277c:	2000      	movs	r0, #0
 800277e:	4563      	cmp	r3, ip
 8002780:	d0df      	beq.n	8002742 <__ledf2+0x82>
 8002782:	e7d2      	b.n	800272a <__ledf2+0x6a>
 8002784:	45c8      	cmp	r8, r9
 8002786:	d8d0      	bhi.n	800272a <__ledf2+0x6a>
 8002788:	2000      	movs	r0, #0
 800278a:	45c8      	cmp	r8, r9
 800278c:	d2d9      	bcs.n	8002742 <__ledf2+0x82>
 800278e:	e7ea      	b.n	8002766 <__ledf2+0xa6>
 8002790:	9b01      	ldr	r3, [sp, #4]
 8002792:	4563      	cmp	r3, ip
 8002794:	d0e4      	beq.n	8002760 <__ledf2+0xa0>
 8002796:	e7c8      	b.n	800272a <__ledf2+0x6a>
 8002798:	000007ff 	.word	0x000007ff

0800279c <__aeabi_dmul>:
 800279c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800279e:	4657      	mov	r7, sl
 80027a0:	464e      	mov	r6, r9
 80027a2:	46de      	mov	lr, fp
 80027a4:	4645      	mov	r5, r8
 80027a6:	b5e0      	push	{r5, r6, r7, lr}
 80027a8:	001f      	movs	r7, r3
 80027aa:	030b      	lsls	r3, r1, #12
 80027ac:	0b1b      	lsrs	r3, r3, #12
 80027ae:	0016      	movs	r6, r2
 80027b0:	469a      	mov	sl, r3
 80027b2:	0fca      	lsrs	r2, r1, #31
 80027b4:	004b      	lsls	r3, r1, #1
 80027b6:	0004      	movs	r4, r0
 80027b8:	4691      	mov	r9, r2
 80027ba:	b085      	sub	sp, #20
 80027bc:	0d5b      	lsrs	r3, r3, #21
 80027be:	d100      	bne.n	80027c2 <__aeabi_dmul+0x26>
 80027c0:	e1cf      	b.n	8002b62 <__aeabi_dmul+0x3c6>
 80027c2:	4acd      	ldr	r2, [pc, #820]	@ (8002af8 <__aeabi_dmul+0x35c>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d055      	beq.n	8002874 <__aeabi_dmul+0xd8>
 80027c8:	4651      	mov	r1, sl
 80027ca:	0f42      	lsrs	r2, r0, #29
 80027cc:	00c9      	lsls	r1, r1, #3
 80027ce:	430a      	orrs	r2, r1
 80027d0:	2180      	movs	r1, #128	@ 0x80
 80027d2:	0409      	lsls	r1, r1, #16
 80027d4:	4311      	orrs	r1, r2
 80027d6:	00c2      	lsls	r2, r0, #3
 80027d8:	4690      	mov	r8, r2
 80027da:	4ac8      	ldr	r2, [pc, #800]	@ (8002afc <__aeabi_dmul+0x360>)
 80027dc:	468a      	mov	sl, r1
 80027de:	4693      	mov	fp, r2
 80027e0:	449b      	add	fp, r3
 80027e2:	2300      	movs	r3, #0
 80027e4:	2500      	movs	r5, #0
 80027e6:	9302      	str	r3, [sp, #8]
 80027e8:	033c      	lsls	r4, r7, #12
 80027ea:	007b      	lsls	r3, r7, #1
 80027ec:	0ffa      	lsrs	r2, r7, #31
 80027ee:	9601      	str	r6, [sp, #4]
 80027f0:	0b24      	lsrs	r4, r4, #12
 80027f2:	0d5b      	lsrs	r3, r3, #21
 80027f4:	9200      	str	r2, [sp, #0]
 80027f6:	d100      	bne.n	80027fa <__aeabi_dmul+0x5e>
 80027f8:	e188      	b.n	8002b0c <__aeabi_dmul+0x370>
 80027fa:	4abf      	ldr	r2, [pc, #764]	@ (8002af8 <__aeabi_dmul+0x35c>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d100      	bne.n	8002802 <__aeabi_dmul+0x66>
 8002800:	e092      	b.n	8002928 <__aeabi_dmul+0x18c>
 8002802:	4abe      	ldr	r2, [pc, #760]	@ (8002afc <__aeabi_dmul+0x360>)
 8002804:	4694      	mov	ip, r2
 8002806:	4463      	add	r3, ip
 8002808:	449b      	add	fp, r3
 800280a:	2d0a      	cmp	r5, #10
 800280c:	dc42      	bgt.n	8002894 <__aeabi_dmul+0xf8>
 800280e:	00e4      	lsls	r4, r4, #3
 8002810:	0f73      	lsrs	r3, r6, #29
 8002812:	4323      	orrs	r3, r4
 8002814:	2480      	movs	r4, #128	@ 0x80
 8002816:	4649      	mov	r1, r9
 8002818:	0424      	lsls	r4, r4, #16
 800281a:	431c      	orrs	r4, r3
 800281c:	00f3      	lsls	r3, r6, #3
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	9b00      	ldr	r3, [sp, #0]
 8002822:	2000      	movs	r0, #0
 8002824:	4059      	eors	r1, r3
 8002826:	b2cb      	uxtb	r3, r1
 8002828:	9303      	str	r3, [sp, #12]
 800282a:	2d02      	cmp	r5, #2
 800282c:	dc00      	bgt.n	8002830 <__aeabi_dmul+0x94>
 800282e:	e094      	b.n	800295a <__aeabi_dmul+0x1be>
 8002830:	2301      	movs	r3, #1
 8002832:	40ab      	lsls	r3, r5
 8002834:	001d      	movs	r5, r3
 8002836:	23a6      	movs	r3, #166	@ 0xa6
 8002838:	002a      	movs	r2, r5
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	401a      	ands	r2, r3
 800283e:	421d      	tst	r5, r3
 8002840:	d000      	beq.n	8002844 <__aeabi_dmul+0xa8>
 8002842:	e229      	b.n	8002c98 <__aeabi_dmul+0x4fc>
 8002844:	2390      	movs	r3, #144	@ 0x90
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	421d      	tst	r5, r3
 800284a:	d100      	bne.n	800284e <__aeabi_dmul+0xb2>
 800284c:	e24d      	b.n	8002cea <__aeabi_dmul+0x54e>
 800284e:	2300      	movs	r3, #0
 8002850:	2480      	movs	r4, #128	@ 0x80
 8002852:	4699      	mov	r9, r3
 8002854:	0324      	lsls	r4, r4, #12
 8002856:	4ba8      	ldr	r3, [pc, #672]	@ (8002af8 <__aeabi_dmul+0x35c>)
 8002858:	0010      	movs	r0, r2
 800285a:	464a      	mov	r2, r9
 800285c:	051b      	lsls	r3, r3, #20
 800285e:	4323      	orrs	r3, r4
 8002860:	07d2      	lsls	r2, r2, #31
 8002862:	4313      	orrs	r3, r2
 8002864:	0019      	movs	r1, r3
 8002866:	b005      	add	sp, #20
 8002868:	bcf0      	pop	{r4, r5, r6, r7}
 800286a:	46bb      	mov	fp, r7
 800286c:	46b2      	mov	sl, r6
 800286e:	46a9      	mov	r9, r5
 8002870:	46a0      	mov	r8, r4
 8002872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002874:	4652      	mov	r2, sl
 8002876:	4302      	orrs	r2, r0
 8002878:	4690      	mov	r8, r2
 800287a:	d000      	beq.n	800287e <__aeabi_dmul+0xe2>
 800287c:	e1ac      	b.n	8002bd8 <__aeabi_dmul+0x43c>
 800287e:	469b      	mov	fp, r3
 8002880:	2302      	movs	r3, #2
 8002882:	4692      	mov	sl, r2
 8002884:	2508      	movs	r5, #8
 8002886:	9302      	str	r3, [sp, #8]
 8002888:	e7ae      	b.n	80027e8 <__aeabi_dmul+0x4c>
 800288a:	9b00      	ldr	r3, [sp, #0]
 800288c:	46a2      	mov	sl, r4
 800288e:	4699      	mov	r9, r3
 8002890:	9b01      	ldr	r3, [sp, #4]
 8002892:	4698      	mov	r8, r3
 8002894:	9b02      	ldr	r3, [sp, #8]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d100      	bne.n	800289c <__aeabi_dmul+0x100>
 800289a:	e1ca      	b.n	8002c32 <__aeabi_dmul+0x496>
 800289c:	2b03      	cmp	r3, #3
 800289e:	d100      	bne.n	80028a2 <__aeabi_dmul+0x106>
 80028a0:	e192      	b.n	8002bc8 <__aeabi_dmul+0x42c>
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d110      	bne.n	80028c8 <__aeabi_dmul+0x12c>
 80028a6:	2300      	movs	r3, #0
 80028a8:	2400      	movs	r4, #0
 80028aa:	2200      	movs	r2, #0
 80028ac:	e7d4      	b.n	8002858 <__aeabi_dmul+0xbc>
 80028ae:	2201      	movs	r2, #1
 80028b0:	087b      	lsrs	r3, r7, #1
 80028b2:	403a      	ands	r2, r7
 80028b4:	4313      	orrs	r3, r2
 80028b6:	4652      	mov	r2, sl
 80028b8:	07d2      	lsls	r2, r2, #31
 80028ba:	4313      	orrs	r3, r2
 80028bc:	4698      	mov	r8, r3
 80028be:	4653      	mov	r3, sl
 80028c0:	085b      	lsrs	r3, r3, #1
 80028c2:	469a      	mov	sl, r3
 80028c4:	9b03      	ldr	r3, [sp, #12]
 80028c6:	4699      	mov	r9, r3
 80028c8:	465b      	mov	r3, fp
 80028ca:	1c58      	adds	r0, r3, #1
 80028cc:	2380      	movs	r3, #128	@ 0x80
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	445b      	add	r3, fp
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	dc00      	bgt.n	80028d8 <__aeabi_dmul+0x13c>
 80028d6:	e1b1      	b.n	8002c3c <__aeabi_dmul+0x4a0>
 80028d8:	4642      	mov	r2, r8
 80028da:	0752      	lsls	r2, r2, #29
 80028dc:	d00b      	beq.n	80028f6 <__aeabi_dmul+0x15a>
 80028de:	220f      	movs	r2, #15
 80028e0:	4641      	mov	r1, r8
 80028e2:	400a      	ands	r2, r1
 80028e4:	2a04      	cmp	r2, #4
 80028e6:	d006      	beq.n	80028f6 <__aeabi_dmul+0x15a>
 80028e8:	4642      	mov	r2, r8
 80028ea:	1d11      	adds	r1, r2, #4
 80028ec:	4541      	cmp	r1, r8
 80028ee:	4192      	sbcs	r2, r2
 80028f0:	4688      	mov	r8, r1
 80028f2:	4252      	negs	r2, r2
 80028f4:	4492      	add	sl, r2
 80028f6:	4652      	mov	r2, sl
 80028f8:	01d2      	lsls	r2, r2, #7
 80028fa:	d506      	bpl.n	800290a <__aeabi_dmul+0x16e>
 80028fc:	4652      	mov	r2, sl
 80028fe:	4b80      	ldr	r3, [pc, #512]	@ (8002b00 <__aeabi_dmul+0x364>)
 8002900:	401a      	ands	r2, r3
 8002902:	2380      	movs	r3, #128	@ 0x80
 8002904:	4692      	mov	sl, r2
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	18c3      	adds	r3, r0, r3
 800290a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b04 <__aeabi_dmul+0x368>)
 800290c:	4293      	cmp	r3, r2
 800290e:	dd00      	ble.n	8002912 <__aeabi_dmul+0x176>
 8002910:	e18f      	b.n	8002c32 <__aeabi_dmul+0x496>
 8002912:	4642      	mov	r2, r8
 8002914:	08d1      	lsrs	r1, r2, #3
 8002916:	4652      	mov	r2, sl
 8002918:	0752      	lsls	r2, r2, #29
 800291a:	430a      	orrs	r2, r1
 800291c:	4651      	mov	r1, sl
 800291e:	055b      	lsls	r3, r3, #21
 8002920:	024c      	lsls	r4, r1, #9
 8002922:	0b24      	lsrs	r4, r4, #12
 8002924:	0d5b      	lsrs	r3, r3, #21
 8002926:	e797      	b.n	8002858 <__aeabi_dmul+0xbc>
 8002928:	4b73      	ldr	r3, [pc, #460]	@ (8002af8 <__aeabi_dmul+0x35c>)
 800292a:	4326      	orrs	r6, r4
 800292c:	469c      	mov	ip, r3
 800292e:	44e3      	add	fp, ip
 8002930:	2e00      	cmp	r6, #0
 8002932:	d100      	bne.n	8002936 <__aeabi_dmul+0x19a>
 8002934:	e16f      	b.n	8002c16 <__aeabi_dmul+0x47a>
 8002936:	2303      	movs	r3, #3
 8002938:	4649      	mov	r1, r9
 800293a:	431d      	orrs	r5, r3
 800293c:	9b00      	ldr	r3, [sp, #0]
 800293e:	4059      	eors	r1, r3
 8002940:	b2cb      	uxtb	r3, r1
 8002942:	9303      	str	r3, [sp, #12]
 8002944:	2d0a      	cmp	r5, #10
 8002946:	dd00      	ble.n	800294a <__aeabi_dmul+0x1ae>
 8002948:	e133      	b.n	8002bb2 <__aeabi_dmul+0x416>
 800294a:	2301      	movs	r3, #1
 800294c:	40ab      	lsls	r3, r5
 800294e:	001d      	movs	r5, r3
 8002950:	2303      	movs	r3, #3
 8002952:	9302      	str	r3, [sp, #8]
 8002954:	2288      	movs	r2, #136	@ 0x88
 8002956:	422a      	tst	r2, r5
 8002958:	d197      	bne.n	800288a <__aeabi_dmul+0xee>
 800295a:	4642      	mov	r2, r8
 800295c:	4643      	mov	r3, r8
 800295e:	0412      	lsls	r2, r2, #16
 8002960:	0c12      	lsrs	r2, r2, #16
 8002962:	0016      	movs	r6, r2
 8002964:	9801      	ldr	r0, [sp, #4]
 8002966:	0c1d      	lsrs	r5, r3, #16
 8002968:	0c03      	lsrs	r3, r0, #16
 800296a:	0400      	lsls	r0, r0, #16
 800296c:	0c00      	lsrs	r0, r0, #16
 800296e:	4346      	muls	r6, r0
 8002970:	46b4      	mov	ip, r6
 8002972:	001e      	movs	r6, r3
 8002974:	436e      	muls	r6, r5
 8002976:	9600      	str	r6, [sp, #0]
 8002978:	0016      	movs	r6, r2
 800297a:	0007      	movs	r7, r0
 800297c:	435e      	muls	r6, r3
 800297e:	4661      	mov	r1, ip
 8002980:	46b0      	mov	r8, r6
 8002982:	436f      	muls	r7, r5
 8002984:	0c0e      	lsrs	r6, r1, #16
 8002986:	44b8      	add	r8, r7
 8002988:	4446      	add	r6, r8
 800298a:	42b7      	cmp	r7, r6
 800298c:	d905      	bls.n	800299a <__aeabi_dmul+0x1fe>
 800298e:	2180      	movs	r1, #128	@ 0x80
 8002990:	0249      	lsls	r1, r1, #9
 8002992:	4688      	mov	r8, r1
 8002994:	9f00      	ldr	r7, [sp, #0]
 8002996:	4447      	add	r7, r8
 8002998:	9700      	str	r7, [sp, #0]
 800299a:	4661      	mov	r1, ip
 800299c:	0409      	lsls	r1, r1, #16
 800299e:	0c09      	lsrs	r1, r1, #16
 80029a0:	0c37      	lsrs	r7, r6, #16
 80029a2:	0436      	lsls	r6, r6, #16
 80029a4:	468c      	mov	ip, r1
 80029a6:	0031      	movs	r1, r6
 80029a8:	4461      	add	r1, ip
 80029aa:	9101      	str	r1, [sp, #4]
 80029ac:	0011      	movs	r1, r2
 80029ae:	0c26      	lsrs	r6, r4, #16
 80029b0:	0424      	lsls	r4, r4, #16
 80029b2:	0c24      	lsrs	r4, r4, #16
 80029b4:	4361      	muls	r1, r4
 80029b6:	468c      	mov	ip, r1
 80029b8:	0021      	movs	r1, r4
 80029ba:	4369      	muls	r1, r5
 80029bc:	4689      	mov	r9, r1
 80029be:	4661      	mov	r1, ip
 80029c0:	0c09      	lsrs	r1, r1, #16
 80029c2:	4688      	mov	r8, r1
 80029c4:	4372      	muls	r2, r6
 80029c6:	444a      	add	r2, r9
 80029c8:	4442      	add	r2, r8
 80029ca:	4375      	muls	r5, r6
 80029cc:	4591      	cmp	r9, r2
 80029ce:	d903      	bls.n	80029d8 <__aeabi_dmul+0x23c>
 80029d0:	2180      	movs	r1, #128	@ 0x80
 80029d2:	0249      	lsls	r1, r1, #9
 80029d4:	4688      	mov	r8, r1
 80029d6:	4445      	add	r5, r8
 80029d8:	0c11      	lsrs	r1, r2, #16
 80029da:	4688      	mov	r8, r1
 80029dc:	4661      	mov	r1, ip
 80029de:	0409      	lsls	r1, r1, #16
 80029e0:	0c09      	lsrs	r1, r1, #16
 80029e2:	468c      	mov	ip, r1
 80029e4:	0412      	lsls	r2, r2, #16
 80029e6:	4462      	add	r2, ip
 80029e8:	18b9      	adds	r1, r7, r2
 80029ea:	9102      	str	r1, [sp, #8]
 80029ec:	4651      	mov	r1, sl
 80029ee:	0c09      	lsrs	r1, r1, #16
 80029f0:	468c      	mov	ip, r1
 80029f2:	4651      	mov	r1, sl
 80029f4:	040f      	lsls	r7, r1, #16
 80029f6:	0c3f      	lsrs	r7, r7, #16
 80029f8:	0039      	movs	r1, r7
 80029fa:	4341      	muls	r1, r0
 80029fc:	4445      	add	r5, r8
 80029fe:	4688      	mov	r8, r1
 8002a00:	4661      	mov	r1, ip
 8002a02:	4341      	muls	r1, r0
 8002a04:	468a      	mov	sl, r1
 8002a06:	4641      	mov	r1, r8
 8002a08:	4660      	mov	r0, ip
 8002a0a:	0c09      	lsrs	r1, r1, #16
 8002a0c:	4689      	mov	r9, r1
 8002a0e:	4358      	muls	r0, r3
 8002a10:	437b      	muls	r3, r7
 8002a12:	4453      	add	r3, sl
 8002a14:	444b      	add	r3, r9
 8002a16:	459a      	cmp	sl, r3
 8002a18:	d903      	bls.n	8002a22 <__aeabi_dmul+0x286>
 8002a1a:	2180      	movs	r1, #128	@ 0x80
 8002a1c:	0249      	lsls	r1, r1, #9
 8002a1e:	4689      	mov	r9, r1
 8002a20:	4448      	add	r0, r9
 8002a22:	0c19      	lsrs	r1, r3, #16
 8002a24:	4689      	mov	r9, r1
 8002a26:	4641      	mov	r1, r8
 8002a28:	0409      	lsls	r1, r1, #16
 8002a2a:	0c09      	lsrs	r1, r1, #16
 8002a2c:	4688      	mov	r8, r1
 8002a2e:	0039      	movs	r1, r7
 8002a30:	4361      	muls	r1, r4
 8002a32:	041b      	lsls	r3, r3, #16
 8002a34:	4443      	add	r3, r8
 8002a36:	4688      	mov	r8, r1
 8002a38:	4661      	mov	r1, ip
 8002a3a:	434c      	muls	r4, r1
 8002a3c:	4371      	muls	r1, r6
 8002a3e:	468c      	mov	ip, r1
 8002a40:	4641      	mov	r1, r8
 8002a42:	4377      	muls	r7, r6
 8002a44:	0c0e      	lsrs	r6, r1, #16
 8002a46:	193f      	adds	r7, r7, r4
 8002a48:	19f6      	adds	r6, r6, r7
 8002a4a:	4448      	add	r0, r9
 8002a4c:	42b4      	cmp	r4, r6
 8002a4e:	d903      	bls.n	8002a58 <__aeabi_dmul+0x2bc>
 8002a50:	2180      	movs	r1, #128	@ 0x80
 8002a52:	0249      	lsls	r1, r1, #9
 8002a54:	4689      	mov	r9, r1
 8002a56:	44cc      	add	ip, r9
 8002a58:	9902      	ldr	r1, [sp, #8]
 8002a5a:	9f00      	ldr	r7, [sp, #0]
 8002a5c:	4689      	mov	r9, r1
 8002a5e:	0431      	lsls	r1, r6, #16
 8002a60:	444f      	add	r7, r9
 8002a62:	4689      	mov	r9, r1
 8002a64:	4641      	mov	r1, r8
 8002a66:	4297      	cmp	r7, r2
 8002a68:	4192      	sbcs	r2, r2
 8002a6a:	040c      	lsls	r4, r1, #16
 8002a6c:	0c24      	lsrs	r4, r4, #16
 8002a6e:	444c      	add	r4, r9
 8002a70:	18ff      	adds	r7, r7, r3
 8002a72:	4252      	negs	r2, r2
 8002a74:	1964      	adds	r4, r4, r5
 8002a76:	18a1      	adds	r1, r4, r2
 8002a78:	429f      	cmp	r7, r3
 8002a7a:	419b      	sbcs	r3, r3
 8002a7c:	4688      	mov	r8, r1
 8002a7e:	4682      	mov	sl, r0
 8002a80:	425b      	negs	r3, r3
 8002a82:	4699      	mov	r9, r3
 8002a84:	4590      	cmp	r8, r2
 8002a86:	4192      	sbcs	r2, r2
 8002a88:	42ac      	cmp	r4, r5
 8002a8a:	41a4      	sbcs	r4, r4
 8002a8c:	44c2      	add	sl, r8
 8002a8e:	44d1      	add	r9, sl
 8002a90:	4252      	negs	r2, r2
 8002a92:	4264      	negs	r4, r4
 8002a94:	4314      	orrs	r4, r2
 8002a96:	4599      	cmp	r9, r3
 8002a98:	419b      	sbcs	r3, r3
 8002a9a:	4582      	cmp	sl, r0
 8002a9c:	4192      	sbcs	r2, r2
 8002a9e:	425b      	negs	r3, r3
 8002aa0:	4252      	negs	r2, r2
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	464a      	mov	r2, r9
 8002aa6:	0c36      	lsrs	r6, r6, #16
 8002aa8:	19a4      	adds	r4, r4, r6
 8002aaa:	18e3      	adds	r3, r4, r3
 8002aac:	4463      	add	r3, ip
 8002aae:	025b      	lsls	r3, r3, #9
 8002ab0:	0dd2      	lsrs	r2, r2, #23
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	9901      	ldr	r1, [sp, #4]
 8002ab6:	4692      	mov	sl, r2
 8002ab8:	027a      	lsls	r2, r7, #9
 8002aba:	430a      	orrs	r2, r1
 8002abc:	1e50      	subs	r0, r2, #1
 8002abe:	4182      	sbcs	r2, r0
 8002ac0:	0dff      	lsrs	r7, r7, #23
 8002ac2:	4317      	orrs	r7, r2
 8002ac4:	464a      	mov	r2, r9
 8002ac6:	0252      	lsls	r2, r2, #9
 8002ac8:	4317      	orrs	r7, r2
 8002aca:	46b8      	mov	r8, r7
 8002acc:	01db      	lsls	r3, r3, #7
 8002ace:	d500      	bpl.n	8002ad2 <__aeabi_dmul+0x336>
 8002ad0:	e6ed      	b.n	80028ae <__aeabi_dmul+0x112>
 8002ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b08 <__aeabi_dmul+0x36c>)
 8002ad4:	9a03      	ldr	r2, [sp, #12]
 8002ad6:	445b      	add	r3, fp
 8002ad8:	4691      	mov	r9, r2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	dc00      	bgt.n	8002ae0 <__aeabi_dmul+0x344>
 8002ade:	e0ac      	b.n	8002c3a <__aeabi_dmul+0x49e>
 8002ae0:	003a      	movs	r2, r7
 8002ae2:	0752      	lsls	r2, r2, #29
 8002ae4:	d100      	bne.n	8002ae8 <__aeabi_dmul+0x34c>
 8002ae6:	e710      	b.n	800290a <__aeabi_dmul+0x16e>
 8002ae8:	220f      	movs	r2, #15
 8002aea:	4658      	mov	r0, fp
 8002aec:	403a      	ands	r2, r7
 8002aee:	2a04      	cmp	r2, #4
 8002af0:	d000      	beq.n	8002af4 <__aeabi_dmul+0x358>
 8002af2:	e6f9      	b.n	80028e8 <__aeabi_dmul+0x14c>
 8002af4:	e709      	b.n	800290a <__aeabi_dmul+0x16e>
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	000007ff 	.word	0x000007ff
 8002afc:	fffffc01 	.word	0xfffffc01
 8002b00:	feffffff 	.word	0xfeffffff
 8002b04:	000007fe 	.word	0x000007fe
 8002b08:	000003ff 	.word	0x000003ff
 8002b0c:	0022      	movs	r2, r4
 8002b0e:	4332      	orrs	r2, r6
 8002b10:	d06f      	beq.n	8002bf2 <__aeabi_dmul+0x456>
 8002b12:	2c00      	cmp	r4, #0
 8002b14:	d100      	bne.n	8002b18 <__aeabi_dmul+0x37c>
 8002b16:	e0c2      	b.n	8002c9e <__aeabi_dmul+0x502>
 8002b18:	0020      	movs	r0, r4
 8002b1a:	f000 fe27 	bl	800376c <__clzsi2>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	0003      	movs	r3, r0
 8002b22:	3a0b      	subs	r2, #11
 8002b24:	201d      	movs	r0, #29
 8002b26:	1a82      	subs	r2, r0, r2
 8002b28:	0030      	movs	r0, r6
 8002b2a:	0019      	movs	r1, r3
 8002b2c:	40d0      	lsrs	r0, r2
 8002b2e:	3908      	subs	r1, #8
 8002b30:	408c      	lsls	r4, r1
 8002b32:	0002      	movs	r2, r0
 8002b34:	4322      	orrs	r2, r4
 8002b36:	0034      	movs	r4, r6
 8002b38:	408c      	lsls	r4, r1
 8002b3a:	4659      	mov	r1, fp
 8002b3c:	1acb      	subs	r3, r1, r3
 8002b3e:	4986      	ldr	r1, [pc, #536]	@ (8002d58 <__aeabi_dmul+0x5bc>)
 8002b40:	468b      	mov	fp, r1
 8002b42:	449b      	add	fp, r3
 8002b44:	2d0a      	cmp	r5, #10
 8002b46:	dd00      	ble.n	8002b4a <__aeabi_dmul+0x3ae>
 8002b48:	e6a4      	b.n	8002894 <__aeabi_dmul+0xf8>
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	9b00      	ldr	r3, [sp, #0]
 8002b4e:	9401      	str	r4, [sp, #4]
 8002b50:	4059      	eors	r1, r3
 8002b52:	b2cb      	uxtb	r3, r1
 8002b54:	0014      	movs	r4, r2
 8002b56:	2000      	movs	r0, #0
 8002b58:	9303      	str	r3, [sp, #12]
 8002b5a:	2d02      	cmp	r5, #2
 8002b5c:	dd00      	ble.n	8002b60 <__aeabi_dmul+0x3c4>
 8002b5e:	e667      	b.n	8002830 <__aeabi_dmul+0x94>
 8002b60:	e6fb      	b.n	800295a <__aeabi_dmul+0x1be>
 8002b62:	4653      	mov	r3, sl
 8002b64:	4303      	orrs	r3, r0
 8002b66:	4698      	mov	r8, r3
 8002b68:	d03c      	beq.n	8002be4 <__aeabi_dmul+0x448>
 8002b6a:	4653      	mov	r3, sl
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d100      	bne.n	8002b72 <__aeabi_dmul+0x3d6>
 8002b70:	e0a3      	b.n	8002cba <__aeabi_dmul+0x51e>
 8002b72:	4650      	mov	r0, sl
 8002b74:	f000 fdfa 	bl	800376c <__clzsi2>
 8002b78:	230b      	movs	r3, #11
 8002b7a:	425b      	negs	r3, r3
 8002b7c:	469c      	mov	ip, r3
 8002b7e:	0002      	movs	r2, r0
 8002b80:	4484      	add	ip, r0
 8002b82:	0011      	movs	r1, r2
 8002b84:	4650      	mov	r0, sl
 8002b86:	3908      	subs	r1, #8
 8002b88:	4088      	lsls	r0, r1
 8002b8a:	231d      	movs	r3, #29
 8002b8c:	4680      	mov	r8, r0
 8002b8e:	4660      	mov	r0, ip
 8002b90:	1a1b      	subs	r3, r3, r0
 8002b92:	0020      	movs	r0, r4
 8002b94:	40d8      	lsrs	r0, r3
 8002b96:	0003      	movs	r3, r0
 8002b98:	4640      	mov	r0, r8
 8002b9a:	4303      	orrs	r3, r0
 8002b9c:	469a      	mov	sl, r3
 8002b9e:	0023      	movs	r3, r4
 8002ba0:	408b      	lsls	r3, r1
 8002ba2:	4698      	mov	r8, r3
 8002ba4:	4b6c      	ldr	r3, [pc, #432]	@ (8002d58 <__aeabi_dmul+0x5bc>)
 8002ba6:	2500      	movs	r5, #0
 8002ba8:	1a9b      	subs	r3, r3, r2
 8002baa:	469b      	mov	fp, r3
 8002bac:	2300      	movs	r3, #0
 8002bae:	9302      	str	r3, [sp, #8]
 8002bb0:	e61a      	b.n	80027e8 <__aeabi_dmul+0x4c>
 8002bb2:	2d0f      	cmp	r5, #15
 8002bb4:	d000      	beq.n	8002bb8 <__aeabi_dmul+0x41c>
 8002bb6:	e0c9      	b.n	8002d4c <__aeabi_dmul+0x5b0>
 8002bb8:	2380      	movs	r3, #128	@ 0x80
 8002bba:	4652      	mov	r2, sl
 8002bbc:	031b      	lsls	r3, r3, #12
 8002bbe:	421a      	tst	r2, r3
 8002bc0:	d002      	beq.n	8002bc8 <__aeabi_dmul+0x42c>
 8002bc2:	421c      	tst	r4, r3
 8002bc4:	d100      	bne.n	8002bc8 <__aeabi_dmul+0x42c>
 8002bc6:	e092      	b.n	8002cee <__aeabi_dmul+0x552>
 8002bc8:	2480      	movs	r4, #128	@ 0x80
 8002bca:	4653      	mov	r3, sl
 8002bcc:	0324      	lsls	r4, r4, #12
 8002bce:	431c      	orrs	r4, r3
 8002bd0:	0324      	lsls	r4, r4, #12
 8002bd2:	4642      	mov	r2, r8
 8002bd4:	0b24      	lsrs	r4, r4, #12
 8002bd6:	e63e      	b.n	8002856 <__aeabi_dmul+0xba>
 8002bd8:	469b      	mov	fp, r3
 8002bda:	2303      	movs	r3, #3
 8002bdc:	4680      	mov	r8, r0
 8002bde:	250c      	movs	r5, #12
 8002be0:	9302      	str	r3, [sp, #8]
 8002be2:	e601      	b.n	80027e8 <__aeabi_dmul+0x4c>
 8002be4:	2300      	movs	r3, #0
 8002be6:	469a      	mov	sl, r3
 8002be8:	469b      	mov	fp, r3
 8002bea:	3301      	adds	r3, #1
 8002bec:	2504      	movs	r5, #4
 8002bee:	9302      	str	r3, [sp, #8]
 8002bf0:	e5fa      	b.n	80027e8 <__aeabi_dmul+0x4c>
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	430d      	orrs	r5, r1
 8002bf6:	2d0a      	cmp	r5, #10
 8002bf8:	dd00      	ble.n	8002bfc <__aeabi_dmul+0x460>
 8002bfa:	e64b      	b.n	8002894 <__aeabi_dmul+0xf8>
 8002bfc:	4649      	mov	r1, r9
 8002bfe:	9800      	ldr	r0, [sp, #0]
 8002c00:	4041      	eors	r1, r0
 8002c02:	b2c9      	uxtb	r1, r1
 8002c04:	9103      	str	r1, [sp, #12]
 8002c06:	2d02      	cmp	r5, #2
 8002c08:	dc00      	bgt.n	8002c0c <__aeabi_dmul+0x470>
 8002c0a:	e096      	b.n	8002d3a <__aeabi_dmul+0x59e>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	2400      	movs	r4, #0
 8002c10:	2001      	movs	r0, #1
 8002c12:	9301      	str	r3, [sp, #4]
 8002c14:	e60c      	b.n	8002830 <__aeabi_dmul+0x94>
 8002c16:	4649      	mov	r1, r9
 8002c18:	2302      	movs	r3, #2
 8002c1a:	9a00      	ldr	r2, [sp, #0]
 8002c1c:	432b      	orrs	r3, r5
 8002c1e:	4051      	eors	r1, r2
 8002c20:	b2ca      	uxtb	r2, r1
 8002c22:	9203      	str	r2, [sp, #12]
 8002c24:	2b0a      	cmp	r3, #10
 8002c26:	dd00      	ble.n	8002c2a <__aeabi_dmul+0x48e>
 8002c28:	e634      	b.n	8002894 <__aeabi_dmul+0xf8>
 8002c2a:	2d00      	cmp	r5, #0
 8002c2c:	d157      	bne.n	8002cde <__aeabi_dmul+0x542>
 8002c2e:	9b03      	ldr	r3, [sp, #12]
 8002c30:	4699      	mov	r9, r3
 8002c32:	2400      	movs	r4, #0
 8002c34:	2200      	movs	r2, #0
 8002c36:	4b49      	ldr	r3, [pc, #292]	@ (8002d5c <__aeabi_dmul+0x5c0>)
 8002c38:	e60e      	b.n	8002858 <__aeabi_dmul+0xbc>
 8002c3a:	4658      	mov	r0, fp
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	1ac9      	subs	r1, r1, r3
 8002c40:	2938      	cmp	r1, #56	@ 0x38
 8002c42:	dd00      	ble.n	8002c46 <__aeabi_dmul+0x4aa>
 8002c44:	e62f      	b.n	80028a6 <__aeabi_dmul+0x10a>
 8002c46:	291f      	cmp	r1, #31
 8002c48:	dd56      	ble.n	8002cf8 <__aeabi_dmul+0x55c>
 8002c4a:	221f      	movs	r2, #31
 8002c4c:	4654      	mov	r4, sl
 8002c4e:	4252      	negs	r2, r2
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	40dc      	lsrs	r4, r3
 8002c54:	2920      	cmp	r1, #32
 8002c56:	d007      	beq.n	8002c68 <__aeabi_dmul+0x4cc>
 8002c58:	4b41      	ldr	r3, [pc, #260]	@ (8002d60 <__aeabi_dmul+0x5c4>)
 8002c5a:	4642      	mov	r2, r8
 8002c5c:	469c      	mov	ip, r3
 8002c5e:	4653      	mov	r3, sl
 8002c60:	4460      	add	r0, ip
 8002c62:	4083      	lsls	r3, r0
 8002c64:	431a      	orrs	r2, r3
 8002c66:	4690      	mov	r8, r2
 8002c68:	4642      	mov	r2, r8
 8002c6a:	2107      	movs	r1, #7
 8002c6c:	1e53      	subs	r3, r2, #1
 8002c6e:	419a      	sbcs	r2, r3
 8002c70:	000b      	movs	r3, r1
 8002c72:	4322      	orrs	r2, r4
 8002c74:	4013      	ands	r3, r2
 8002c76:	2400      	movs	r4, #0
 8002c78:	4211      	tst	r1, r2
 8002c7a:	d009      	beq.n	8002c90 <__aeabi_dmul+0x4f4>
 8002c7c:	230f      	movs	r3, #15
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d05d      	beq.n	8002d40 <__aeabi_dmul+0x5a4>
 8002c84:	1d11      	adds	r1, r2, #4
 8002c86:	4291      	cmp	r1, r2
 8002c88:	419b      	sbcs	r3, r3
 8002c8a:	000a      	movs	r2, r1
 8002c8c:	425b      	negs	r3, r3
 8002c8e:	075b      	lsls	r3, r3, #29
 8002c90:	08d2      	lsrs	r2, r2, #3
 8002c92:	431a      	orrs	r2, r3
 8002c94:	2300      	movs	r3, #0
 8002c96:	e5df      	b.n	8002858 <__aeabi_dmul+0xbc>
 8002c98:	9b03      	ldr	r3, [sp, #12]
 8002c9a:	4699      	mov	r9, r3
 8002c9c:	e5fa      	b.n	8002894 <__aeabi_dmul+0xf8>
 8002c9e:	9801      	ldr	r0, [sp, #4]
 8002ca0:	f000 fd64 	bl	800376c <__clzsi2>
 8002ca4:	0002      	movs	r2, r0
 8002ca6:	0003      	movs	r3, r0
 8002ca8:	3215      	adds	r2, #21
 8002caa:	3320      	adds	r3, #32
 8002cac:	2a1c      	cmp	r2, #28
 8002cae:	dc00      	bgt.n	8002cb2 <__aeabi_dmul+0x516>
 8002cb0:	e738      	b.n	8002b24 <__aeabi_dmul+0x388>
 8002cb2:	9a01      	ldr	r2, [sp, #4]
 8002cb4:	3808      	subs	r0, #8
 8002cb6:	4082      	lsls	r2, r0
 8002cb8:	e73f      	b.n	8002b3a <__aeabi_dmul+0x39e>
 8002cba:	f000 fd57 	bl	800376c <__clzsi2>
 8002cbe:	2315      	movs	r3, #21
 8002cc0:	469c      	mov	ip, r3
 8002cc2:	4484      	add	ip, r0
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	4663      	mov	r3, ip
 8002cc8:	3220      	adds	r2, #32
 8002cca:	2b1c      	cmp	r3, #28
 8002ccc:	dc00      	bgt.n	8002cd0 <__aeabi_dmul+0x534>
 8002cce:	e758      	b.n	8002b82 <__aeabi_dmul+0x3e6>
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	4698      	mov	r8, r3
 8002cd4:	0023      	movs	r3, r4
 8002cd6:	3808      	subs	r0, #8
 8002cd8:	4083      	lsls	r3, r0
 8002cda:	469a      	mov	sl, r3
 8002cdc:	e762      	b.n	8002ba4 <__aeabi_dmul+0x408>
 8002cde:	001d      	movs	r5, r3
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	2400      	movs	r4, #0
 8002ce4:	2002      	movs	r0, #2
 8002ce6:	9301      	str	r3, [sp, #4]
 8002ce8:	e5a2      	b.n	8002830 <__aeabi_dmul+0x94>
 8002cea:	9002      	str	r0, [sp, #8]
 8002cec:	e632      	b.n	8002954 <__aeabi_dmul+0x1b8>
 8002cee:	431c      	orrs	r4, r3
 8002cf0:	9b00      	ldr	r3, [sp, #0]
 8002cf2:	9a01      	ldr	r2, [sp, #4]
 8002cf4:	4699      	mov	r9, r3
 8002cf6:	e5ae      	b.n	8002856 <__aeabi_dmul+0xba>
 8002cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8002d64 <__aeabi_dmul+0x5c8>)
 8002cfa:	4652      	mov	r2, sl
 8002cfc:	18c3      	adds	r3, r0, r3
 8002cfe:	4640      	mov	r0, r8
 8002d00:	409a      	lsls	r2, r3
 8002d02:	40c8      	lsrs	r0, r1
 8002d04:	4302      	orrs	r2, r0
 8002d06:	4640      	mov	r0, r8
 8002d08:	4098      	lsls	r0, r3
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	1e58      	subs	r0, r3, #1
 8002d0e:	4183      	sbcs	r3, r0
 8002d10:	4654      	mov	r4, sl
 8002d12:	431a      	orrs	r2, r3
 8002d14:	40cc      	lsrs	r4, r1
 8002d16:	0753      	lsls	r3, r2, #29
 8002d18:	d009      	beq.n	8002d2e <__aeabi_dmul+0x592>
 8002d1a:	230f      	movs	r3, #15
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d005      	beq.n	8002d2e <__aeabi_dmul+0x592>
 8002d22:	1d13      	adds	r3, r2, #4
 8002d24:	4293      	cmp	r3, r2
 8002d26:	4192      	sbcs	r2, r2
 8002d28:	4252      	negs	r2, r2
 8002d2a:	18a4      	adds	r4, r4, r2
 8002d2c:	001a      	movs	r2, r3
 8002d2e:	0223      	lsls	r3, r4, #8
 8002d30:	d508      	bpl.n	8002d44 <__aeabi_dmul+0x5a8>
 8002d32:	2301      	movs	r3, #1
 8002d34:	2400      	movs	r4, #0
 8002d36:	2200      	movs	r2, #0
 8002d38:	e58e      	b.n	8002858 <__aeabi_dmul+0xbc>
 8002d3a:	4689      	mov	r9, r1
 8002d3c:	2400      	movs	r4, #0
 8002d3e:	e58b      	b.n	8002858 <__aeabi_dmul+0xbc>
 8002d40:	2300      	movs	r3, #0
 8002d42:	e7a5      	b.n	8002c90 <__aeabi_dmul+0x4f4>
 8002d44:	0763      	lsls	r3, r4, #29
 8002d46:	0264      	lsls	r4, r4, #9
 8002d48:	0b24      	lsrs	r4, r4, #12
 8002d4a:	e7a1      	b.n	8002c90 <__aeabi_dmul+0x4f4>
 8002d4c:	9b00      	ldr	r3, [sp, #0]
 8002d4e:	46a2      	mov	sl, r4
 8002d50:	4699      	mov	r9, r3
 8002d52:	9b01      	ldr	r3, [sp, #4]
 8002d54:	4698      	mov	r8, r3
 8002d56:	e737      	b.n	8002bc8 <__aeabi_dmul+0x42c>
 8002d58:	fffffc0d 	.word	0xfffffc0d
 8002d5c:	000007ff 	.word	0x000007ff
 8002d60:	0000043e 	.word	0x0000043e
 8002d64:	0000041e 	.word	0x0000041e

08002d68 <__aeabi_dsub>:
 8002d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d6a:	4657      	mov	r7, sl
 8002d6c:	464e      	mov	r6, r9
 8002d6e:	4645      	mov	r5, r8
 8002d70:	46de      	mov	lr, fp
 8002d72:	b5e0      	push	{r5, r6, r7, lr}
 8002d74:	b083      	sub	sp, #12
 8002d76:	9000      	str	r0, [sp, #0]
 8002d78:	9101      	str	r1, [sp, #4]
 8002d7a:	030c      	lsls	r4, r1, #12
 8002d7c:	004d      	lsls	r5, r1, #1
 8002d7e:	0fce      	lsrs	r6, r1, #31
 8002d80:	0a61      	lsrs	r1, r4, #9
 8002d82:	9c00      	ldr	r4, [sp, #0]
 8002d84:	005f      	lsls	r7, r3, #1
 8002d86:	0f64      	lsrs	r4, r4, #29
 8002d88:	430c      	orrs	r4, r1
 8002d8a:	9900      	ldr	r1, [sp, #0]
 8002d8c:	9200      	str	r2, [sp, #0]
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	00c8      	lsls	r0, r1, #3
 8002d92:	0319      	lsls	r1, r3, #12
 8002d94:	0d7b      	lsrs	r3, r7, #21
 8002d96:	4699      	mov	r9, r3
 8002d98:	9b01      	ldr	r3, [sp, #4]
 8002d9a:	4fcc      	ldr	r7, [pc, #816]	@ (80030cc <__aeabi_dsub+0x364>)
 8002d9c:	0fdb      	lsrs	r3, r3, #31
 8002d9e:	469c      	mov	ip, r3
 8002da0:	0a4b      	lsrs	r3, r1, #9
 8002da2:	9900      	ldr	r1, [sp, #0]
 8002da4:	4680      	mov	r8, r0
 8002da6:	0f49      	lsrs	r1, r1, #29
 8002da8:	4319      	orrs	r1, r3
 8002daa:	9b00      	ldr	r3, [sp, #0]
 8002dac:	468b      	mov	fp, r1
 8002dae:	00da      	lsls	r2, r3, #3
 8002db0:	4692      	mov	sl, r2
 8002db2:	0d6d      	lsrs	r5, r5, #21
 8002db4:	45b9      	cmp	r9, r7
 8002db6:	d100      	bne.n	8002dba <__aeabi_dsub+0x52>
 8002db8:	e0bf      	b.n	8002f3a <__aeabi_dsub+0x1d2>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	4661      	mov	r1, ip
 8002dbe:	4059      	eors	r1, r3
 8002dc0:	464b      	mov	r3, r9
 8002dc2:	468c      	mov	ip, r1
 8002dc4:	1aeb      	subs	r3, r5, r3
 8002dc6:	428e      	cmp	r6, r1
 8002dc8:	d075      	beq.n	8002eb6 <__aeabi_dsub+0x14e>
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	dc00      	bgt.n	8002dd0 <__aeabi_dsub+0x68>
 8002dce:	e2a3      	b.n	8003318 <__aeabi_dsub+0x5b0>
 8002dd0:	4649      	mov	r1, r9
 8002dd2:	2900      	cmp	r1, #0
 8002dd4:	d100      	bne.n	8002dd8 <__aeabi_dsub+0x70>
 8002dd6:	e0ce      	b.n	8002f76 <__aeabi_dsub+0x20e>
 8002dd8:	42bd      	cmp	r5, r7
 8002dda:	d100      	bne.n	8002dde <__aeabi_dsub+0x76>
 8002ddc:	e200      	b.n	80031e0 <__aeabi_dsub+0x478>
 8002dde:	2701      	movs	r7, #1
 8002de0:	2b38      	cmp	r3, #56	@ 0x38
 8002de2:	dc19      	bgt.n	8002e18 <__aeabi_dsub+0xb0>
 8002de4:	2780      	movs	r7, #128	@ 0x80
 8002de6:	4659      	mov	r1, fp
 8002de8:	043f      	lsls	r7, r7, #16
 8002dea:	4339      	orrs	r1, r7
 8002dec:	468b      	mov	fp, r1
 8002dee:	2b1f      	cmp	r3, #31
 8002df0:	dd00      	ble.n	8002df4 <__aeabi_dsub+0x8c>
 8002df2:	e1fa      	b.n	80031ea <__aeabi_dsub+0x482>
 8002df4:	2720      	movs	r7, #32
 8002df6:	1af9      	subs	r1, r7, r3
 8002df8:	468c      	mov	ip, r1
 8002dfa:	4659      	mov	r1, fp
 8002dfc:	4667      	mov	r7, ip
 8002dfe:	40b9      	lsls	r1, r7
 8002e00:	000f      	movs	r7, r1
 8002e02:	0011      	movs	r1, r2
 8002e04:	40d9      	lsrs	r1, r3
 8002e06:	430f      	orrs	r7, r1
 8002e08:	4661      	mov	r1, ip
 8002e0a:	408a      	lsls	r2, r1
 8002e0c:	1e51      	subs	r1, r2, #1
 8002e0e:	418a      	sbcs	r2, r1
 8002e10:	4659      	mov	r1, fp
 8002e12:	40d9      	lsrs	r1, r3
 8002e14:	4317      	orrs	r7, r2
 8002e16:	1a64      	subs	r4, r4, r1
 8002e18:	1bc7      	subs	r7, r0, r7
 8002e1a:	42b8      	cmp	r0, r7
 8002e1c:	4180      	sbcs	r0, r0
 8002e1e:	4240      	negs	r0, r0
 8002e20:	1a24      	subs	r4, r4, r0
 8002e22:	0223      	lsls	r3, r4, #8
 8002e24:	d400      	bmi.n	8002e28 <__aeabi_dsub+0xc0>
 8002e26:	e140      	b.n	80030aa <__aeabi_dsub+0x342>
 8002e28:	0264      	lsls	r4, r4, #9
 8002e2a:	0a64      	lsrs	r4, r4, #9
 8002e2c:	2c00      	cmp	r4, #0
 8002e2e:	d100      	bne.n	8002e32 <__aeabi_dsub+0xca>
 8002e30:	e154      	b.n	80030dc <__aeabi_dsub+0x374>
 8002e32:	0020      	movs	r0, r4
 8002e34:	f000 fc9a 	bl	800376c <__clzsi2>
 8002e38:	0003      	movs	r3, r0
 8002e3a:	3b08      	subs	r3, #8
 8002e3c:	2120      	movs	r1, #32
 8002e3e:	0038      	movs	r0, r7
 8002e40:	1aca      	subs	r2, r1, r3
 8002e42:	40d0      	lsrs	r0, r2
 8002e44:	409c      	lsls	r4, r3
 8002e46:	0002      	movs	r2, r0
 8002e48:	409f      	lsls	r7, r3
 8002e4a:	4322      	orrs	r2, r4
 8002e4c:	429d      	cmp	r5, r3
 8002e4e:	dd00      	ble.n	8002e52 <__aeabi_dsub+0xea>
 8002e50:	e1a6      	b.n	80031a0 <__aeabi_dsub+0x438>
 8002e52:	1b58      	subs	r0, r3, r5
 8002e54:	3001      	adds	r0, #1
 8002e56:	1a09      	subs	r1, r1, r0
 8002e58:	003c      	movs	r4, r7
 8002e5a:	408f      	lsls	r7, r1
 8002e5c:	40c4      	lsrs	r4, r0
 8002e5e:	1e7b      	subs	r3, r7, #1
 8002e60:	419f      	sbcs	r7, r3
 8002e62:	0013      	movs	r3, r2
 8002e64:	408b      	lsls	r3, r1
 8002e66:	4327      	orrs	r7, r4
 8002e68:	431f      	orrs	r7, r3
 8002e6a:	40c2      	lsrs	r2, r0
 8002e6c:	003b      	movs	r3, r7
 8002e6e:	0014      	movs	r4, r2
 8002e70:	2500      	movs	r5, #0
 8002e72:	4313      	orrs	r3, r2
 8002e74:	d100      	bne.n	8002e78 <__aeabi_dsub+0x110>
 8002e76:	e1f7      	b.n	8003268 <__aeabi_dsub+0x500>
 8002e78:	077b      	lsls	r3, r7, #29
 8002e7a:	d100      	bne.n	8002e7e <__aeabi_dsub+0x116>
 8002e7c:	e377      	b.n	800356e <__aeabi_dsub+0x806>
 8002e7e:	230f      	movs	r3, #15
 8002e80:	0038      	movs	r0, r7
 8002e82:	403b      	ands	r3, r7
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	d004      	beq.n	8002e92 <__aeabi_dsub+0x12a>
 8002e88:	1d38      	adds	r0, r7, #4
 8002e8a:	42b8      	cmp	r0, r7
 8002e8c:	41bf      	sbcs	r7, r7
 8002e8e:	427f      	negs	r7, r7
 8002e90:	19e4      	adds	r4, r4, r7
 8002e92:	0223      	lsls	r3, r4, #8
 8002e94:	d400      	bmi.n	8002e98 <__aeabi_dsub+0x130>
 8002e96:	e368      	b.n	800356a <__aeabi_dsub+0x802>
 8002e98:	4b8c      	ldr	r3, [pc, #560]	@ (80030cc <__aeabi_dsub+0x364>)
 8002e9a:	3501      	adds	r5, #1
 8002e9c:	429d      	cmp	r5, r3
 8002e9e:	d100      	bne.n	8002ea2 <__aeabi_dsub+0x13a>
 8002ea0:	e0f4      	b.n	800308c <__aeabi_dsub+0x324>
 8002ea2:	4b8b      	ldr	r3, [pc, #556]	@ (80030d0 <__aeabi_dsub+0x368>)
 8002ea4:	056d      	lsls	r5, r5, #21
 8002ea6:	401c      	ands	r4, r3
 8002ea8:	0d6d      	lsrs	r5, r5, #21
 8002eaa:	0767      	lsls	r7, r4, #29
 8002eac:	08c0      	lsrs	r0, r0, #3
 8002eae:	0264      	lsls	r4, r4, #9
 8002eb0:	4307      	orrs	r7, r0
 8002eb2:	0b24      	lsrs	r4, r4, #12
 8002eb4:	e0ec      	b.n	8003090 <__aeabi_dsub+0x328>
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	dc00      	bgt.n	8002ebc <__aeabi_dsub+0x154>
 8002eba:	e329      	b.n	8003510 <__aeabi_dsub+0x7a8>
 8002ebc:	4649      	mov	r1, r9
 8002ebe:	2900      	cmp	r1, #0
 8002ec0:	d000      	beq.n	8002ec4 <__aeabi_dsub+0x15c>
 8002ec2:	e0d6      	b.n	8003072 <__aeabi_dsub+0x30a>
 8002ec4:	4659      	mov	r1, fp
 8002ec6:	4311      	orrs	r1, r2
 8002ec8:	d100      	bne.n	8002ecc <__aeabi_dsub+0x164>
 8002eca:	e12e      	b.n	800312a <__aeabi_dsub+0x3c2>
 8002ecc:	1e59      	subs	r1, r3, #1
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d100      	bne.n	8002ed4 <__aeabi_dsub+0x16c>
 8002ed2:	e1e6      	b.n	80032a2 <__aeabi_dsub+0x53a>
 8002ed4:	42bb      	cmp	r3, r7
 8002ed6:	d100      	bne.n	8002eda <__aeabi_dsub+0x172>
 8002ed8:	e182      	b.n	80031e0 <__aeabi_dsub+0x478>
 8002eda:	2701      	movs	r7, #1
 8002edc:	000b      	movs	r3, r1
 8002ede:	2938      	cmp	r1, #56	@ 0x38
 8002ee0:	dc14      	bgt.n	8002f0c <__aeabi_dsub+0x1a4>
 8002ee2:	2b1f      	cmp	r3, #31
 8002ee4:	dd00      	ble.n	8002ee8 <__aeabi_dsub+0x180>
 8002ee6:	e23c      	b.n	8003362 <__aeabi_dsub+0x5fa>
 8002ee8:	2720      	movs	r7, #32
 8002eea:	1af9      	subs	r1, r7, r3
 8002eec:	468c      	mov	ip, r1
 8002eee:	4659      	mov	r1, fp
 8002ef0:	4667      	mov	r7, ip
 8002ef2:	40b9      	lsls	r1, r7
 8002ef4:	000f      	movs	r7, r1
 8002ef6:	0011      	movs	r1, r2
 8002ef8:	40d9      	lsrs	r1, r3
 8002efa:	430f      	orrs	r7, r1
 8002efc:	4661      	mov	r1, ip
 8002efe:	408a      	lsls	r2, r1
 8002f00:	1e51      	subs	r1, r2, #1
 8002f02:	418a      	sbcs	r2, r1
 8002f04:	4659      	mov	r1, fp
 8002f06:	40d9      	lsrs	r1, r3
 8002f08:	4317      	orrs	r7, r2
 8002f0a:	1864      	adds	r4, r4, r1
 8002f0c:	183f      	adds	r7, r7, r0
 8002f0e:	4287      	cmp	r7, r0
 8002f10:	4180      	sbcs	r0, r0
 8002f12:	4240      	negs	r0, r0
 8002f14:	1824      	adds	r4, r4, r0
 8002f16:	0223      	lsls	r3, r4, #8
 8002f18:	d400      	bmi.n	8002f1c <__aeabi_dsub+0x1b4>
 8002f1a:	e0c6      	b.n	80030aa <__aeabi_dsub+0x342>
 8002f1c:	4b6b      	ldr	r3, [pc, #428]	@ (80030cc <__aeabi_dsub+0x364>)
 8002f1e:	3501      	adds	r5, #1
 8002f20:	429d      	cmp	r5, r3
 8002f22:	d100      	bne.n	8002f26 <__aeabi_dsub+0x1be>
 8002f24:	e0b2      	b.n	800308c <__aeabi_dsub+0x324>
 8002f26:	2101      	movs	r1, #1
 8002f28:	4b69      	ldr	r3, [pc, #420]	@ (80030d0 <__aeabi_dsub+0x368>)
 8002f2a:	087a      	lsrs	r2, r7, #1
 8002f2c:	401c      	ands	r4, r3
 8002f2e:	4039      	ands	r1, r7
 8002f30:	430a      	orrs	r2, r1
 8002f32:	07e7      	lsls	r7, r4, #31
 8002f34:	4317      	orrs	r7, r2
 8002f36:	0864      	lsrs	r4, r4, #1
 8002f38:	e79e      	b.n	8002e78 <__aeabi_dsub+0x110>
 8002f3a:	4b66      	ldr	r3, [pc, #408]	@ (80030d4 <__aeabi_dsub+0x36c>)
 8002f3c:	4311      	orrs	r1, r2
 8002f3e:	468a      	mov	sl, r1
 8002f40:	18eb      	adds	r3, r5, r3
 8002f42:	2900      	cmp	r1, #0
 8002f44:	d028      	beq.n	8002f98 <__aeabi_dsub+0x230>
 8002f46:	4566      	cmp	r6, ip
 8002f48:	d02c      	beq.n	8002fa4 <__aeabi_dsub+0x23c>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d05b      	beq.n	8003006 <__aeabi_dsub+0x29e>
 8002f4e:	2d00      	cmp	r5, #0
 8002f50:	d100      	bne.n	8002f54 <__aeabi_dsub+0x1ec>
 8002f52:	e12c      	b.n	80031ae <__aeabi_dsub+0x446>
 8002f54:	465b      	mov	r3, fp
 8002f56:	4666      	mov	r6, ip
 8002f58:	075f      	lsls	r7, r3, #29
 8002f5a:	08d2      	lsrs	r2, r2, #3
 8002f5c:	4317      	orrs	r7, r2
 8002f5e:	08dd      	lsrs	r5, r3, #3
 8002f60:	003b      	movs	r3, r7
 8002f62:	432b      	orrs	r3, r5
 8002f64:	d100      	bne.n	8002f68 <__aeabi_dsub+0x200>
 8002f66:	e0e2      	b.n	800312e <__aeabi_dsub+0x3c6>
 8002f68:	2480      	movs	r4, #128	@ 0x80
 8002f6a:	0324      	lsls	r4, r4, #12
 8002f6c:	432c      	orrs	r4, r5
 8002f6e:	0324      	lsls	r4, r4, #12
 8002f70:	4d56      	ldr	r5, [pc, #344]	@ (80030cc <__aeabi_dsub+0x364>)
 8002f72:	0b24      	lsrs	r4, r4, #12
 8002f74:	e08c      	b.n	8003090 <__aeabi_dsub+0x328>
 8002f76:	4659      	mov	r1, fp
 8002f78:	4311      	orrs	r1, r2
 8002f7a:	d100      	bne.n	8002f7e <__aeabi_dsub+0x216>
 8002f7c:	e0d5      	b.n	800312a <__aeabi_dsub+0x3c2>
 8002f7e:	1e59      	subs	r1, r3, #1
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d100      	bne.n	8002f86 <__aeabi_dsub+0x21e>
 8002f84:	e1b9      	b.n	80032fa <__aeabi_dsub+0x592>
 8002f86:	42bb      	cmp	r3, r7
 8002f88:	d100      	bne.n	8002f8c <__aeabi_dsub+0x224>
 8002f8a:	e1b1      	b.n	80032f0 <__aeabi_dsub+0x588>
 8002f8c:	2701      	movs	r7, #1
 8002f8e:	000b      	movs	r3, r1
 8002f90:	2938      	cmp	r1, #56	@ 0x38
 8002f92:	dd00      	ble.n	8002f96 <__aeabi_dsub+0x22e>
 8002f94:	e740      	b.n	8002e18 <__aeabi_dsub+0xb0>
 8002f96:	e72a      	b.n	8002dee <__aeabi_dsub+0x86>
 8002f98:	4661      	mov	r1, ip
 8002f9a:	2701      	movs	r7, #1
 8002f9c:	4079      	eors	r1, r7
 8002f9e:	468c      	mov	ip, r1
 8002fa0:	4566      	cmp	r6, ip
 8002fa2:	d1d2      	bne.n	8002f4a <__aeabi_dsub+0x1e2>
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d100      	bne.n	8002faa <__aeabi_dsub+0x242>
 8002fa8:	e0c5      	b.n	8003136 <__aeabi_dsub+0x3ce>
 8002faa:	2d00      	cmp	r5, #0
 8002fac:	d000      	beq.n	8002fb0 <__aeabi_dsub+0x248>
 8002fae:	e155      	b.n	800325c <__aeabi_dsub+0x4f4>
 8002fb0:	464b      	mov	r3, r9
 8002fb2:	0025      	movs	r5, r4
 8002fb4:	4305      	orrs	r5, r0
 8002fb6:	d100      	bne.n	8002fba <__aeabi_dsub+0x252>
 8002fb8:	e212      	b.n	80033e0 <__aeabi_dsub+0x678>
 8002fba:	1e59      	subs	r1, r3, #1
 8002fbc:	468c      	mov	ip, r1
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d100      	bne.n	8002fc4 <__aeabi_dsub+0x25c>
 8002fc2:	e249      	b.n	8003458 <__aeabi_dsub+0x6f0>
 8002fc4:	4d41      	ldr	r5, [pc, #260]	@ (80030cc <__aeabi_dsub+0x364>)
 8002fc6:	42ab      	cmp	r3, r5
 8002fc8:	d100      	bne.n	8002fcc <__aeabi_dsub+0x264>
 8002fca:	e28f      	b.n	80034ec <__aeabi_dsub+0x784>
 8002fcc:	2701      	movs	r7, #1
 8002fce:	2938      	cmp	r1, #56	@ 0x38
 8002fd0:	dc11      	bgt.n	8002ff6 <__aeabi_dsub+0x28e>
 8002fd2:	4663      	mov	r3, ip
 8002fd4:	2b1f      	cmp	r3, #31
 8002fd6:	dd00      	ble.n	8002fda <__aeabi_dsub+0x272>
 8002fd8:	e25b      	b.n	8003492 <__aeabi_dsub+0x72a>
 8002fda:	4661      	mov	r1, ip
 8002fdc:	2320      	movs	r3, #32
 8002fde:	0027      	movs	r7, r4
 8002fe0:	1a5b      	subs	r3, r3, r1
 8002fe2:	0005      	movs	r5, r0
 8002fe4:	4098      	lsls	r0, r3
 8002fe6:	409f      	lsls	r7, r3
 8002fe8:	40cd      	lsrs	r5, r1
 8002fea:	1e43      	subs	r3, r0, #1
 8002fec:	4198      	sbcs	r0, r3
 8002fee:	40cc      	lsrs	r4, r1
 8002ff0:	432f      	orrs	r7, r5
 8002ff2:	4307      	orrs	r7, r0
 8002ff4:	44a3      	add	fp, r4
 8002ff6:	18bf      	adds	r7, r7, r2
 8002ff8:	4297      	cmp	r7, r2
 8002ffa:	4192      	sbcs	r2, r2
 8002ffc:	4252      	negs	r2, r2
 8002ffe:	445a      	add	r2, fp
 8003000:	0014      	movs	r4, r2
 8003002:	464d      	mov	r5, r9
 8003004:	e787      	b.n	8002f16 <__aeabi_dsub+0x1ae>
 8003006:	4f34      	ldr	r7, [pc, #208]	@ (80030d8 <__aeabi_dsub+0x370>)
 8003008:	1c6b      	adds	r3, r5, #1
 800300a:	423b      	tst	r3, r7
 800300c:	d000      	beq.n	8003010 <__aeabi_dsub+0x2a8>
 800300e:	e0b6      	b.n	800317e <__aeabi_dsub+0x416>
 8003010:	4659      	mov	r1, fp
 8003012:	0023      	movs	r3, r4
 8003014:	4311      	orrs	r1, r2
 8003016:	000f      	movs	r7, r1
 8003018:	4303      	orrs	r3, r0
 800301a:	2d00      	cmp	r5, #0
 800301c:	d000      	beq.n	8003020 <__aeabi_dsub+0x2b8>
 800301e:	e126      	b.n	800326e <__aeabi_dsub+0x506>
 8003020:	2b00      	cmp	r3, #0
 8003022:	d100      	bne.n	8003026 <__aeabi_dsub+0x2be>
 8003024:	e1c0      	b.n	80033a8 <__aeabi_dsub+0x640>
 8003026:	2900      	cmp	r1, #0
 8003028:	d100      	bne.n	800302c <__aeabi_dsub+0x2c4>
 800302a:	e0a1      	b.n	8003170 <__aeabi_dsub+0x408>
 800302c:	1a83      	subs	r3, r0, r2
 800302e:	4698      	mov	r8, r3
 8003030:	465b      	mov	r3, fp
 8003032:	4540      	cmp	r0, r8
 8003034:	41ad      	sbcs	r5, r5
 8003036:	1ae3      	subs	r3, r4, r3
 8003038:	426d      	negs	r5, r5
 800303a:	1b5b      	subs	r3, r3, r5
 800303c:	2580      	movs	r5, #128	@ 0x80
 800303e:	042d      	lsls	r5, r5, #16
 8003040:	422b      	tst	r3, r5
 8003042:	d100      	bne.n	8003046 <__aeabi_dsub+0x2de>
 8003044:	e14b      	b.n	80032de <__aeabi_dsub+0x576>
 8003046:	465b      	mov	r3, fp
 8003048:	1a10      	subs	r0, r2, r0
 800304a:	4282      	cmp	r2, r0
 800304c:	4192      	sbcs	r2, r2
 800304e:	1b1c      	subs	r4, r3, r4
 8003050:	0007      	movs	r7, r0
 8003052:	2601      	movs	r6, #1
 8003054:	4663      	mov	r3, ip
 8003056:	4252      	negs	r2, r2
 8003058:	1aa4      	subs	r4, r4, r2
 800305a:	4327      	orrs	r7, r4
 800305c:	401e      	ands	r6, r3
 800305e:	2f00      	cmp	r7, #0
 8003060:	d100      	bne.n	8003064 <__aeabi_dsub+0x2fc>
 8003062:	e142      	b.n	80032ea <__aeabi_dsub+0x582>
 8003064:	422c      	tst	r4, r5
 8003066:	d100      	bne.n	800306a <__aeabi_dsub+0x302>
 8003068:	e26d      	b.n	8003546 <__aeabi_dsub+0x7de>
 800306a:	4b19      	ldr	r3, [pc, #100]	@ (80030d0 <__aeabi_dsub+0x368>)
 800306c:	2501      	movs	r5, #1
 800306e:	401c      	ands	r4, r3
 8003070:	e71b      	b.n	8002eaa <__aeabi_dsub+0x142>
 8003072:	42bd      	cmp	r5, r7
 8003074:	d100      	bne.n	8003078 <__aeabi_dsub+0x310>
 8003076:	e13b      	b.n	80032f0 <__aeabi_dsub+0x588>
 8003078:	2701      	movs	r7, #1
 800307a:	2b38      	cmp	r3, #56	@ 0x38
 800307c:	dd00      	ble.n	8003080 <__aeabi_dsub+0x318>
 800307e:	e745      	b.n	8002f0c <__aeabi_dsub+0x1a4>
 8003080:	2780      	movs	r7, #128	@ 0x80
 8003082:	4659      	mov	r1, fp
 8003084:	043f      	lsls	r7, r7, #16
 8003086:	4339      	orrs	r1, r7
 8003088:	468b      	mov	fp, r1
 800308a:	e72a      	b.n	8002ee2 <__aeabi_dsub+0x17a>
 800308c:	2400      	movs	r4, #0
 800308e:	2700      	movs	r7, #0
 8003090:	052d      	lsls	r5, r5, #20
 8003092:	4325      	orrs	r5, r4
 8003094:	07f6      	lsls	r6, r6, #31
 8003096:	4335      	orrs	r5, r6
 8003098:	0038      	movs	r0, r7
 800309a:	0029      	movs	r1, r5
 800309c:	b003      	add	sp, #12
 800309e:	bcf0      	pop	{r4, r5, r6, r7}
 80030a0:	46bb      	mov	fp, r7
 80030a2:	46b2      	mov	sl, r6
 80030a4:	46a9      	mov	r9, r5
 80030a6:	46a0      	mov	r8, r4
 80030a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030aa:	077b      	lsls	r3, r7, #29
 80030ac:	d004      	beq.n	80030b8 <__aeabi_dsub+0x350>
 80030ae:	230f      	movs	r3, #15
 80030b0:	403b      	ands	r3, r7
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d000      	beq.n	80030b8 <__aeabi_dsub+0x350>
 80030b6:	e6e7      	b.n	8002e88 <__aeabi_dsub+0x120>
 80030b8:	002b      	movs	r3, r5
 80030ba:	08f8      	lsrs	r0, r7, #3
 80030bc:	4a03      	ldr	r2, [pc, #12]	@ (80030cc <__aeabi_dsub+0x364>)
 80030be:	0767      	lsls	r7, r4, #29
 80030c0:	4307      	orrs	r7, r0
 80030c2:	08e5      	lsrs	r5, r4, #3
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d100      	bne.n	80030ca <__aeabi_dsub+0x362>
 80030c8:	e74a      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80030ca:	e0a5      	b.n	8003218 <__aeabi_dsub+0x4b0>
 80030cc:	000007ff 	.word	0x000007ff
 80030d0:	ff7fffff 	.word	0xff7fffff
 80030d4:	fffff801 	.word	0xfffff801
 80030d8:	000007fe 	.word	0x000007fe
 80030dc:	0038      	movs	r0, r7
 80030de:	f000 fb45 	bl	800376c <__clzsi2>
 80030e2:	0003      	movs	r3, r0
 80030e4:	3318      	adds	r3, #24
 80030e6:	2b1f      	cmp	r3, #31
 80030e8:	dc00      	bgt.n	80030ec <__aeabi_dsub+0x384>
 80030ea:	e6a7      	b.n	8002e3c <__aeabi_dsub+0xd4>
 80030ec:	003a      	movs	r2, r7
 80030ee:	3808      	subs	r0, #8
 80030f0:	4082      	lsls	r2, r0
 80030f2:	429d      	cmp	r5, r3
 80030f4:	dd00      	ble.n	80030f8 <__aeabi_dsub+0x390>
 80030f6:	e08a      	b.n	800320e <__aeabi_dsub+0x4a6>
 80030f8:	1b5b      	subs	r3, r3, r5
 80030fa:	1c58      	adds	r0, r3, #1
 80030fc:	281f      	cmp	r0, #31
 80030fe:	dc00      	bgt.n	8003102 <__aeabi_dsub+0x39a>
 8003100:	e1d8      	b.n	80034b4 <__aeabi_dsub+0x74c>
 8003102:	0017      	movs	r7, r2
 8003104:	3b1f      	subs	r3, #31
 8003106:	40df      	lsrs	r7, r3
 8003108:	2820      	cmp	r0, #32
 800310a:	d005      	beq.n	8003118 <__aeabi_dsub+0x3b0>
 800310c:	2340      	movs	r3, #64	@ 0x40
 800310e:	1a1b      	subs	r3, r3, r0
 8003110:	409a      	lsls	r2, r3
 8003112:	1e53      	subs	r3, r2, #1
 8003114:	419a      	sbcs	r2, r3
 8003116:	4317      	orrs	r7, r2
 8003118:	2500      	movs	r5, #0
 800311a:	2f00      	cmp	r7, #0
 800311c:	d100      	bne.n	8003120 <__aeabi_dsub+0x3b8>
 800311e:	e0e5      	b.n	80032ec <__aeabi_dsub+0x584>
 8003120:	077b      	lsls	r3, r7, #29
 8003122:	d000      	beq.n	8003126 <__aeabi_dsub+0x3be>
 8003124:	e6ab      	b.n	8002e7e <__aeabi_dsub+0x116>
 8003126:	002c      	movs	r4, r5
 8003128:	e7c6      	b.n	80030b8 <__aeabi_dsub+0x350>
 800312a:	08c0      	lsrs	r0, r0, #3
 800312c:	e7c6      	b.n	80030bc <__aeabi_dsub+0x354>
 800312e:	2700      	movs	r7, #0
 8003130:	2400      	movs	r4, #0
 8003132:	4dd1      	ldr	r5, [pc, #836]	@ (8003478 <__aeabi_dsub+0x710>)
 8003134:	e7ac      	b.n	8003090 <__aeabi_dsub+0x328>
 8003136:	4fd1      	ldr	r7, [pc, #836]	@ (800347c <__aeabi_dsub+0x714>)
 8003138:	1c6b      	adds	r3, r5, #1
 800313a:	423b      	tst	r3, r7
 800313c:	d171      	bne.n	8003222 <__aeabi_dsub+0x4ba>
 800313e:	0023      	movs	r3, r4
 8003140:	4303      	orrs	r3, r0
 8003142:	2d00      	cmp	r5, #0
 8003144:	d000      	beq.n	8003148 <__aeabi_dsub+0x3e0>
 8003146:	e14e      	b.n	80033e6 <__aeabi_dsub+0x67e>
 8003148:	4657      	mov	r7, sl
 800314a:	2b00      	cmp	r3, #0
 800314c:	d100      	bne.n	8003150 <__aeabi_dsub+0x3e8>
 800314e:	e1b5      	b.n	80034bc <__aeabi_dsub+0x754>
 8003150:	2f00      	cmp	r7, #0
 8003152:	d00d      	beq.n	8003170 <__aeabi_dsub+0x408>
 8003154:	1883      	adds	r3, r0, r2
 8003156:	4283      	cmp	r3, r0
 8003158:	4180      	sbcs	r0, r0
 800315a:	445c      	add	r4, fp
 800315c:	4240      	negs	r0, r0
 800315e:	1824      	adds	r4, r4, r0
 8003160:	0222      	lsls	r2, r4, #8
 8003162:	d500      	bpl.n	8003166 <__aeabi_dsub+0x3fe>
 8003164:	e1c8      	b.n	80034f8 <__aeabi_dsub+0x790>
 8003166:	001f      	movs	r7, r3
 8003168:	4698      	mov	r8, r3
 800316a:	4327      	orrs	r7, r4
 800316c:	d100      	bne.n	8003170 <__aeabi_dsub+0x408>
 800316e:	e0bc      	b.n	80032ea <__aeabi_dsub+0x582>
 8003170:	4643      	mov	r3, r8
 8003172:	0767      	lsls	r7, r4, #29
 8003174:	08db      	lsrs	r3, r3, #3
 8003176:	431f      	orrs	r7, r3
 8003178:	08e5      	lsrs	r5, r4, #3
 800317a:	2300      	movs	r3, #0
 800317c:	e04c      	b.n	8003218 <__aeabi_dsub+0x4b0>
 800317e:	1a83      	subs	r3, r0, r2
 8003180:	4698      	mov	r8, r3
 8003182:	465b      	mov	r3, fp
 8003184:	4540      	cmp	r0, r8
 8003186:	41bf      	sbcs	r7, r7
 8003188:	1ae3      	subs	r3, r4, r3
 800318a:	427f      	negs	r7, r7
 800318c:	1bdb      	subs	r3, r3, r7
 800318e:	021f      	lsls	r7, r3, #8
 8003190:	d47c      	bmi.n	800328c <__aeabi_dsub+0x524>
 8003192:	4647      	mov	r7, r8
 8003194:	431f      	orrs	r7, r3
 8003196:	d100      	bne.n	800319a <__aeabi_dsub+0x432>
 8003198:	e0a6      	b.n	80032e8 <__aeabi_dsub+0x580>
 800319a:	001c      	movs	r4, r3
 800319c:	4647      	mov	r7, r8
 800319e:	e645      	b.n	8002e2c <__aeabi_dsub+0xc4>
 80031a0:	4cb7      	ldr	r4, [pc, #732]	@ (8003480 <__aeabi_dsub+0x718>)
 80031a2:	1aed      	subs	r5, r5, r3
 80031a4:	4014      	ands	r4, r2
 80031a6:	077b      	lsls	r3, r7, #29
 80031a8:	d000      	beq.n	80031ac <__aeabi_dsub+0x444>
 80031aa:	e780      	b.n	80030ae <__aeabi_dsub+0x346>
 80031ac:	e784      	b.n	80030b8 <__aeabi_dsub+0x350>
 80031ae:	464b      	mov	r3, r9
 80031b0:	0025      	movs	r5, r4
 80031b2:	4305      	orrs	r5, r0
 80031b4:	d066      	beq.n	8003284 <__aeabi_dsub+0x51c>
 80031b6:	1e5f      	subs	r7, r3, #1
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d100      	bne.n	80031be <__aeabi_dsub+0x456>
 80031bc:	e0fc      	b.n	80033b8 <__aeabi_dsub+0x650>
 80031be:	4dae      	ldr	r5, [pc, #696]	@ (8003478 <__aeabi_dsub+0x710>)
 80031c0:	42ab      	cmp	r3, r5
 80031c2:	d100      	bne.n	80031c6 <__aeabi_dsub+0x45e>
 80031c4:	e15e      	b.n	8003484 <__aeabi_dsub+0x71c>
 80031c6:	4666      	mov	r6, ip
 80031c8:	2f38      	cmp	r7, #56	@ 0x38
 80031ca:	dc00      	bgt.n	80031ce <__aeabi_dsub+0x466>
 80031cc:	e0b4      	b.n	8003338 <__aeabi_dsub+0x5d0>
 80031ce:	2001      	movs	r0, #1
 80031d0:	1a17      	subs	r7, r2, r0
 80031d2:	42ba      	cmp	r2, r7
 80031d4:	4192      	sbcs	r2, r2
 80031d6:	465b      	mov	r3, fp
 80031d8:	4252      	negs	r2, r2
 80031da:	464d      	mov	r5, r9
 80031dc:	1a9c      	subs	r4, r3, r2
 80031de:	e620      	b.n	8002e22 <__aeabi_dsub+0xba>
 80031e0:	0767      	lsls	r7, r4, #29
 80031e2:	08c0      	lsrs	r0, r0, #3
 80031e4:	4307      	orrs	r7, r0
 80031e6:	08e5      	lsrs	r5, r4, #3
 80031e8:	e6ba      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80031ea:	001f      	movs	r7, r3
 80031ec:	4659      	mov	r1, fp
 80031ee:	3f20      	subs	r7, #32
 80031f0:	40f9      	lsrs	r1, r7
 80031f2:	000f      	movs	r7, r1
 80031f4:	2b20      	cmp	r3, #32
 80031f6:	d005      	beq.n	8003204 <__aeabi_dsub+0x49c>
 80031f8:	2140      	movs	r1, #64	@ 0x40
 80031fa:	1acb      	subs	r3, r1, r3
 80031fc:	4659      	mov	r1, fp
 80031fe:	4099      	lsls	r1, r3
 8003200:	430a      	orrs	r2, r1
 8003202:	4692      	mov	sl, r2
 8003204:	4653      	mov	r3, sl
 8003206:	1e5a      	subs	r2, r3, #1
 8003208:	4193      	sbcs	r3, r2
 800320a:	431f      	orrs	r7, r3
 800320c:	e604      	b.n	8002e18 <__aeabi_dsub+0xb0>
 800320e:	1aeb      	subs	r3, r5, r3
 8003210:	4d9b      	ldr	r5, [pc, #620]	@ (8003480 <__aeabi_dsub+0x718>)
 8003212:	4015      	ands	r5, r2
 8003214:	076f      	lsls	r7, r5, #29
 8003216:	08ed      	lsrs	r5, r5, #3
 8003218:	032c      	lsls	r4, r5, #12
 800321a:	055d      	lsls	r5, r3, #21
 800321c:	0b24      	lsrs	r4, r4, #12
 800321e:	0d6d      	lsrs	r5, r5, #21
 8003220:	e736      	b.n	8003090 <__aeabi_dsub+0x328>
 8003222:	4d95      	ldr	r5, [pc, #596]	@ (8003478 <__aeabi_dsub+0x710>)
 8003224:	42ab      	cmp	r3, r5
 8003226:	d100      	bne.n	800322a <__aeabi_dsub+0x4c2>
 8003228:	e0d6      	b.n	80033d8 <__aeabi_dsub+0x670>
 800322a:	1882      	adds	r2, r0, r2
 800322c:	0021      	movs	r1, r4
 800322e:	4282      	cmp	r2, r0
 8003230:	4180      	sbcs	r0, r0
 8003232:	4459      	add	r1, fp
 8003234:	4240      	negs	r0, r0
 8003236:	1808      	adds	r0, r1, r0
 8003238:	07c7      	lsls	r7, r0, #31
 800323a:	0852      	lsrs	r2, r2, #1
 800323c:	4317      	orrs	r7, r2
 800323e:	0844      	lsrs	r4, r0, #1
 8003240:	0752      	lsls	r2, r2, #29
 8003242:	d400      	bmi.n	8003246 <__aeabi_dsub+0x4de>
 8003244:	e185      	b.n	8003552 <__aeabi_dsub+0x7ea>
 8003246:	220f      	movs	r2, #15
 8003248:	001d      	movs	r5, r3
 800324a:	403a      	ands	r2, r7
 800324c:	2a04      	cmp	r2, #4
 800324e:	d000      	beq.n	8003252 <__aeabi_dsub+0x4ea>
 8003250:	e61a      	b.n	8002e88 <__aeabi_dsub+0x120>
 8003252:	08ff      	lsrs	r7, r7, #3
 8003254:	0764      	lsls	r4, r4, #29
 8003256:	4327      	orrs	r7, r4
 8003258:	0905      	lsrs	r5, r0, #4
 800325a:	e7dd      	b.n	8003218 <__aeabi_dsub+0x4b0>
 800325c:	465b      	mov	r3, fp
 800325e:	08d2      	lsrs	r2, r2, #3
 8003260:	075f      	lsls	r7, r3, #29
 8003262:	4317      	orrs	r7, r2
 8003264:	08dd      	lsrs	r5, r3, #3
 8003266:	e67b      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 8003268:	2700      	movs	r7, #0
 800326a:	2400      	movs	r4, #0
 800326c:	e710      	b.n	8003090 <__aeabi_dsub+0x328>
 800326e:	2b00      	cmp	r3, #0
 8003270:	d000      	beq.n	8003274 <__aeabi_dsub+0x50c>
 8003272:	e0d6      	b.n	8003422 <__aeabi_dsub+0x6ba>
 8003274:	2900      	cmp	r1, #0
 8003276:	d000      	beq.n	800327a <__aeabi_dsub+0x512>
 8003278:	e12f      	b.n	80034da <__aeabi_dsub+0x772>
 800327a:	2480      	movs	r4, #128	@ 0x80
 800327c:	2600      	movs	r6, #0
 800327e:	4d7e      	ldr	r5, [pc, #504]	@ (8003478 <__aeabi_dsub+0x710>)
 8003280:	0324      	lsls	r4, r4, #12
 8003282:	e705      	b.n	8003090 <__aeabi_dsub+0x328>
 8003284:	4666      	mov	r6, ip
 8003286:	465c      	mov	r4, fp
 8003288:	08d0      	lsrs	r0, r2, #3
 800328a:	e717      	b.n	80030bc <__aeabi_dsub+0x354>
 800328c:	465b      	mov	r3, fp
 800328e:	1a17      	subs	r7, r2, r0
 8003290:	42ba      	cmp	r2, r7
 8003292:	4192      	sbcs	r2, r2
 8003294:	1b1c      	subs	r4, r3, r4
 8003296:	2601      	movs	r6, #1
 8003298:	4663      	mov	r3, ip
 800329a:	4252      	negs	r2, r2
 800329c:	1aa4      	subs	r4, r4, r2
 800329e:	401e      	ands	r6, r3
 80032a0:	e5c4      	b.n	8002e2c <__aeabi_dsub+0xc4>
 80032a2:	1883      	adds	r3, r0, r2
 80032a4:	4283      	cmp	r3, r0
 80032a6:	4180      	sbcs	r0, r0
 80032a8:	445c      	add	r4, fp
 80032aa:	4240      	negs	r0, r0
 80032ac:	1825      	adds	r5, r4, r0
 80032ae:	022a      	lsls	r2, r5, #8
 80032b0:	d400      	bmi.n	80032b4 <__aeabi_dsub+0x54c>
 80032b2:	e0da      	b.n	800346a <__aeabi_dsub+0x702>
 80032b4:	4a72      	ldr	r2, [pc, #456]	@ (8003480 <__aeabi_dsub+0x718>)
 80032b6:	085b      	lsrs	r3, r3, #1
 80032b8:	4015      	ands	r5, r2
 80032ba:	07ea      	lsls	r2, r5, #31
 80032bc:	431a      	orrs	r2, r3
 80032be:	0869      	lsrs	r1, r5, #1
 80032c0:	075b      	lsls	r3, r3, #29
 80032c2:	d400      	bmi.n	80032c6 <__aeabi_dsub+0x55e>
 80032c4:	e14a      	b.n	800355c <__aeabi_dsub+0x7f4>
 80032c6:	230f      	movs	r3, #15
 80032c8:	4013      	ands	r3, r2
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d100      	bne.n	80032d0 <__aeabi_dsub+0x568>
 80032ce:	e0fc      	b.n	80034ca <__aeabi_dsub+0x762>
 80032d0:	1d17      	adds	r7, r2, #4
 80032d2:	4297      	cmp	r7, r2
 80032d4:	41a4      	sbcs	r4, r4
 80032d6:	4264      	negs	r4, r4
 80032d8:	2502      	movs	r5, #2
 80032da:	1864      	adds	r4, r4, r1
 80032dc:	e6ec      	b.n	80030b8 <__aeabi_dsub+0x350>
 80032de:	4647      	mov	r7, r8
 80032e0:	001c      	movs	r4, r3
 80032e2:	431f      	orrs	r7, r3
 80032e4:	d000      	beq.n	80032e8 <__aeabi_dsub+0x580>
 80032e6:	e743      	b.n	8003170 <__aeabi_dsub+0x408>
 80032e8:	2600      	movs	r6, #0
 80032ea:	2500      	movs	r5, #0
 80032ec:	2400      	movs	r4, #0
 80032ee:	e6cf      	b.n	8003090 <__aeabi_dsub+0x328>
 80032f0:	08c0      	lsrs	r0, r0, #3
 80032f2:	0767      	lsls	r7, r4, #29
 80032f4:	4307      	orrs	r7, r0
 80032f6:	08e5      	lsrs	r5, r4, #3
 80032f8:	e632      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80032fa:	1a87      	subs	r7, r0, r2
 80032fc:	465b      	mov	r3, fp
 80032fe:	42b8      	cmp	r0, r7
 8003300:	4180      	sbcs	r0, r0
 8003302:	1ae4      	subs	r4, r4, r3
 8003304:	4240      	negs	r0, r0
 8003306:	1a24      	subs	r4, r4, r0
 8003308:	0223      	lsls	r3, r4, #8
 800330a:	d428      	bmi.n	800335e <__aeabi_dsub+0x5f6>
 800330c:	0763      	lsls	r3, r4, #29
 800330e:	08ff      	lsrs	r7, r7, #3
 8003310:	431f      	orrs	r7, r3
 8003312:	08e5      	lsrs	r5, r4, #3
 8003314:	2301      	movs	r3, #1
 8003316:	e77f      	b.n	8003218 <__aeabi_dsub+0x4b0>
 8003318:	2b00      	cmp	r3, #0
 800331a:	d100      	bne.n	800331e <__aeabi_dsub+0x5b6>
 800331c:	e673      	b.n	8003006 <__aeabi_dsub+0x29e>
 800331e:	464b      	mov	r3, r9
 8003320:	1b5f      	subs	r7, r3, r5
 8003322:	003b      	movs	r3, r7
 8003324:	2d00      	cmp	r5, #0
 8003326:	d100      	bne.n	800332a <__aeabi_dsub+0x5c2>
 8003328:	e742      	b.n	80031b0 <__aeabi_dsub+0x448>
 800332a:	2f38      	cmp	r7, #56	@ 0x38
 800332c:	dd00      	ble.n	8003330 <__aeabi_dsub+0x5c8>
 800332e:	e0ec      	b.n	800350a <__aeabi_dsub+0x7a2>
 8003330:	2380      	movs	r3, #128	@ 0x80
 8003332:	000e      	movs	r6, r1
 8003334:	041b      	lsls	r3, r3, #16
 8003336:	431c      	orrs	r4, r3
 8003338:	2f1f      	cmp	r7, #31
 800333a:	dc25      	bgt.n	8003388 <__aeabi_dsub+0x620>
 800333c:	2520      	movs	r5, #32
 800333e:	0023      	movs	r3, r4
 8003340:	1bed      	subs	r5, r5, r7
 8003342:	0001      	movs	r1, r0
 8003344:	40a8      	lsls	r0, r5
 8003346:	40ab      	lsls	r3, r5
 8003348:	40f9      	lsrs	r1, r7
 800334a:	1e45      	subs	r5, r0, #1
 800334c:	41a8      	sbcs	r0, r5
 800334e:	430b      	orrs	r3, r1
 8003350:	40fc      	lsrs	r4, r7
 8003352:	4318      	orrs	r0, r3
 8003354:	465b      	mov	r3, fp
 8003356:	1b1b      	subs	r3, r3, r4
 8003358:	469b      	mov	fp, r3
 800335a:	e739      	b.n	80031d0 <__aeabi_dsub+0x468>
 800335c:	4666      	mov	r6, ip
 800335e:	2501      	movs	r5, #1
 8003360:	e562      	b.n	8002e28 <__aeabi_dsub+0xc0>
 8003362:	001f      	movs	r7, r3
 8003364:	4659      	mov	r1, fp
 8003366:	3f20      	subs	r7, #32
 8003368:	40f9      	lsrs	r1, r7
 800336a:	468c      	mov	ip, r1
 800336c:	2b20      	cmp	r3, #32
 800336e:	d005      	beq.n	800337c <__aeabi_dsub+0x614>
 8003370:	2740      	movs	r7, #64	@ 0x40
 8003372:	4659      	mov	r1, fp
 8003374:	1afb      	subs	r3, r7, r3
 8003376:	4099      	lsls	r1, r3
 8003378:	430a      	orrs	r2, r1
 800337a:	4692      	mov	sl, r2
 800337c:	4657      	mov	r7, sl
 800337e:	1e7b      	subs	r3, r7, #1
 8003380:	419f      	sbcs	r7, r3
 8003382:	4663      	mov	r3, ip
 8003384:	431f      	orrs	r7, r3
 8003386:	e5c1      	b.n	8002f0c <__aeabi_dsub+0x1a4>
 8003388:	003b      	movs	r3, r7
 800338a:	0025      	movs	r5, r4
 800338c:	3b20      	subs	r3, #32
 800338e:	40dd      	lsrs	r5, r3
 8003390:	2f20      	cmp	r7, #32
 8003392:	d004      	beq.n	800339e <__aeabi_dsub+0x636>
 8003394:	2340      	movs	r3, #64	@ 0x40
 8003396:	1bdb      	subs	r3, r3, r7
 8003398:	409c      	lsls	r4, r3
 800339a:	4320      	orrs	r0, r4
 800339c:	4680      	mov	r8, r0
 800339e:	4640      	mov	r0, r8
 80033a0:	1e43      	subs	r3, r0, #1
 80033a2:	4198      	sbcs	r0, r3
 80033a4:	4328      	orrs	r0, r5
 80033a6:	e713      	b.n	80031d0 <__aeabi_dsub+0x468>
 80033a8:	2900      	cmp	r1, #0
 80033aa:	d09d      	beq.n	80032e8 <__aeabi_dsub+0x580>
 80033ac:	2601      	movs	r6, #1
 80033ae:	4663      	mov	r3, ip
 80033b0:	465c      	mov	r4, fp
 80033b2:	4690      	mov	r8, r2
 80033b4:	401e      	ands	r6, r3
 80033b6:	e6db      	b.n	8003170 <__aeabi_dsub+0x408>
 80033b8:	1a17      	subs	r7, r2, r0
 80033ba:	465b      	mov	r3, fp
 80033bc:	42ba      	cmp	r2, r7
 80033be:	4192      	sbcs	r2, r2
 80033c0:	1b1c      	subs	r4, r3, r4
 80033c2:	4252      	negs	r2, r2
 80033c4:	1aa4      	subs	r4, r4, r2
 80033c6:	0223      	lsls	r3, r4, #8
 80033c8:	d4c8      	bmi.n	800335c <__aeabi_dsub+0x5f4>
 80033ca:	0763      	lsls	r3, r4, #29
 80033cc:	08ff      	lsrs	r7, r7, #3
 80033ce:	431f      	orrs	r7, r3
 80033d0:	4666      	mov	r6, ip
 80033d2:	2301      	movs	r3, #1
 80033d4:	08e5      	lsrs	r5, r4, #3
 80033d6:	e71f      	b.n	8003218 <__aeabi_dsub+0x4b0>
 80033d8:	001d      	movs	r5, r3
 80033da:	2400      	movs	r4, #0
 80033dc:	2700      	movs	r7, #0
 80033de:	e657      	b.n	8003090 <__aeabi_dsub+0x328>
 80033e0:	465c      	mov	r4, fp
 80033e2:	08d0      	lsrs	r0, r2, #3
 80033e4:	e66a      	b.n	80030bc <__aeabi_dsub+0x354>
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d100      	bne.n	80033ec <__aeabi_dsub+0x684>
 80033ea:	e737      	b.n	800325c <__aeabi_dsub+0x4f4>
 80033ec:	4653      	mov	r3, sl
 80033ee:	08c0      	lsrs	r0, r0, #3
 80033f0:	0767      	lsls	r7, r4, #29
 80033f2:	4307      	orrs	r7, r0
 80033f4:	08e5      	lsrs	r5, r4, #3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d100      	bne.n	80033fc <__aeabi_dsub+0x694>
 80033fa:	e5b1      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80033fc:	2380      	movs	r3, #128	@ 0x80
 80033fe:	031b      	lsls	r3, r3, #12
 8003400:	421d      	tst	r5, r3
 8003402:	d008      	beq.n	8003416 <__aeabi_dsub+0x6ae>
 8003404:	4659      	mov	r1, fp
 8003406:	08c8      	lsrs	r0, r1, #3
 8003408:	4218      	tst	r0, r3
 800340a:	d104      	bne.n	8003416 <__aeabi_dsub+0x6ae>
 800340c:	08d2      	lsrs	r2, r2, #3
 800340e:	0749      	lsls	r1, r1, #29
 8003410:	430a      	orrs	r2, r1
 8003412:	0017      	movs	r7, r2
 8003414:	0005      	movs	r5, r0
 8003416:	0f7b      	lsrs	r3, r7, #29
 8003418:	00ff      	lsls	r7, r7, #3
 800341a:	08ff      	lsrs	r7, r7, #3
 800341c:	075b      	lsls	r3, r3, #29
 800341e:	431f      	orrs	r7, r3
 8003420:	e59e      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 8003422:	08c0      	lsrs	r0, r0, #3
 8003424:	0763      	lsls	r3, r4, #29
 8003426:	4318      	orrs	r0, r3
 8003428:	08e5      	lsrs	r5, r4, #3
 800342a:	2900      	cmp	r1, #0
 800342c:	d053      	beq.n	80034d6 <__aeabi_dsub+0x76e>
 800342e:	2380      	movs	r3, #128	@ 0x80
 8003430:	031b      	lsls	r3, r3, #12
 8003432:	421d      	tst	r5, r3
 8003434:	d00a      	beq.n	800344c <__aeabi_dsub+0x6e4>
 8003436:	4659      	mov	r1, fp
 8003438:	08cc      	lsrs	r4, r1, #3
 800343a:	421c      	tst	r4, r3
 800343c:	d106      	bne.n	800344c <__aeabi_dsub+0x6e4>
 800343e:	2601      	movs	r6, #1
 8003440:	4663      	mov	r3, ip
 8003442:	0025      	movs	r5, r4
 8003444:	08d0      	lsrs	r0, r2, #3
 8003446:	0749      	lsls	r1, r1, #29
 8003448:	4308      	orrs	r0, r1
 800344a:	401e      	ands	r6, r3
 800344c:	0f47      	lsrs	r7, r0, #29
 800344e:	00c0      	lsls	r0, r0, #3
 8003450:	08c0      	lsrs	r0, r0, #3
 8003452:	077f      	lsls	r7, r7, #29
 8003454:	4307      	orrs	r7, r0
 8003456:	e583      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 8003458:	1883      	adds	r3, r0, r2
 800345a:	4293      	cmp	r3, r2
 800345c:	4192      	sbcs	r2, r2
 800345e:	445c      	add	r4, fp
 8003460:	4252      	negs	r2, r2
 8003462:	18a5      	adds	r5, r4, r2
 8003464:	022a      	lsls	r2, r5, #8
 8003466:	d500      	bpl.n	800346a <__aeabi_dsub+0x702>
 8003468:	e724      	b.n	80032b4 <__aeabi_dsub+0x54c>
 800346a:	076f      	lsls	r7, r5, #29
 800346c:	08db      	lsrs	r3, r3, #3
 800346e:	431f      	orrs	r7, r3
 8003470:	08ed      	lsrs	r5, r5, #3
 8003472:	2301      	movs	r3, #1
 8003474:	e6d0      	b.n	8003218 <__aeabi_dsub+0x4b0>
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	000007ff 	.word	0x000007ff
 800347c:	000007fe 	.word	0x000007fe
 8003480:	ff7fffff 	.word	0xff7fffff
 8003484:	465b      	mov	r3, fp
 8003486:	08d2      	lsrs	r2, r2, #3
 8003488:	075f      	lsls	r7, r3, #29
 800348a:	4666      	mov	r6, ip
 800348c:	4317      	orrs	r7, r2
 800348e:	08dd      	lsrs	r5, r3, #3
 8003490:	e566      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 8003492:	0025      	movs	r5, r4
 8003494:	3b20      	subs	r3, #32
 8003496:	40dd      	lsrs	r5, r3
 8003498:	4663      	mov	r3, ip
 800349a:	2b20      	cmp	r3, #32
 800349c:	d005      	beq.n	80034aa <__aeabi_dsub+0x742>
 800349e:	2340      	movs	r3, #64	@ 0x40
 80034a0:	4661      	mov	r1, ip
 80034a2:	1a5b      	subs	r3, r3, r1
 80034a4:	409c      	lsls	r4, r3
 80034a6:	4320      	orrs	r0, r4
 80034a8:	4680      	mov	r8, r0
 80034aa:	4647      	mov	r7, r8
 80034ac:	1e7b      	subs	r3, r7, #1
 80034ae:	419f      	sbcs	r7, r3
 80034b0:	432f      	orrs	r7, r5
 80034b2:	e5a0      	b.n	8002ff6 <__aeabi_dsub+0x28e>
 80034b4:	2120      	movs	r1, #32
 80034b6:	2700      	movs	r7, #0
 80034b8:	1a09      	subs	r1, r1, r0
 80034ba:	e4d2      	b.n	8002e62 <__aeabi_dsub+0xfa>
 80034bc:	2f00      	cmp	r7, #0
 80034be:	d100      	bne.n	80034c2 <__aeabi_dsub+0x75a>
 80034c0:	e713      	b.n	80032ea <__aeabi_dsub+0x582>
 80034c2:	465c      	mov	r4, fp
 80034c4:	0017      	movs	r7, r2
 80034c6:	2500      	movs	r5, #0
 80034c8:	e5f6      	b.n	80030b8 <__aeabi_dsub+0x350>
 80034ca:	08d7      	lsrs	r7, r2, #3
 80034cc:	0749      	lsls	r1, r1, #29
 80034ce:	2302      	movs	r3, #2
 80034d0:	430f      	orrs	r7, r1
 80034d2:	092d      	lsrs	r5, r5, #4
 80034d4:	e6a0      	b.n	8003218 <__aeabi_dsub+0x4b0>
 80034d6:	0007      	movs	r7, r0
 80034d8:	e542      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80034da:	465b      	mov	r3, fp
 80034dc:	2601      	movs	r6, #1
 80034de:	075f      	lsls	r7, r3, #29
 80034e0:	08dd      	lsrs	r5, r3, #3
 80034e2:	4663      	mov	r3, ip
 80034e4:	08d2      	lsrs	r2, r2, #3
 80034e6:	4317      	orrs	r7, r2
 80034e8:	401e      	ands	r6, r3
 80034ea:	e539      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80034ec:	465b      	mov	r3, fp
 80034ee:	08d2      	lsrs	r2, r2, #3
 80034f0:	075f      	lsls	r7, r3, #29
 80034f2:	4317      	orrs	r7, r2
 80034f4:	08dd      	lsrs	r5, r3, #3
 80034f6:	e533      	b.n	8002f60 <__aeabi_dsub+0x1f8>
 80034f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003574 <__aeabi_dsub+0x80c>)
 80034fa:	08db      	lsrs	r3, r3, #3
 80034fc:	4022      	ands	r2, r4
 80034fe:	0757      	lsls	r7, r2, #29
 8003500:	0252      	lsls	r2, r2, #9
 8003502:	2501      	movs	r5, #1
 8003504:	431f      	orrs	r7, r3
 8003506:	0b14      	lsrs	r4, r2, #12
 8003508:	e5c2      	b.n	8003090 <__aeabi_dsub+0x328>
 800350a:	000e      	movs	r6, r1
 800350c:	2001      	movs	r0, #1
 800350e:	e65f      	b.n	80031d0 <__aeabi_dsub+0x468>
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00d      	beq.n	8003530 <__aeabi_dsub+0x7c8>
 8003514:	464b      	mov	r3, r9
 8003516:	1b5b      	subs	r3, r3, r5
 8003518:	469c      	mov	ip, r3
 800351a:	2d00      	cmp	r5, #0
 800351c:	d100      	bne.n	8003520 <__aeabi_dsub+0x7b8>
 800351e:	e548      	b.n	8002fb2 <__aeabi_dsub+0x24a>
 8003520:	2701      	movs	r7, #1
 8003522:	2b38      	cmp	r3, #56	@ 0x38
 8003524:	dd00      	ble.n	8003528 <__aeabi_dsub+0x7c0>
 8003526:	e566      	b.n	8002ff6 <__aeabi_dsub+0x28e>
 8003528:	2380      	movs	r3, #128	@ 0x80
 800352a:	041b      	lsls	r3, r3, #16
 800352c:	431c      	orrs	r4, r3
 800352e:	e550      	b.n	8002fd2 <__aeabi_dsub+0x26a>
 8003530:	1c6b      	adds	r3, r5, #1
 8003532:	4d11      	ldr	r5, [pc, #68]	@ (8003578 <__aeabi_dsub+0x810>)
 8003534:	422b      	tst	r3, r5
 8003536:	d000      	beq.n	800353a <__aeabi_dsub+0x7d2>
 8003538:	e673      	b.n	8003222 <__aeabi_dsub+0x4ba>
 800353a:	4659      	mov	r1, fp
 800353c:	0023      	movs	r3, r4
 800353e:	4311      	orrs	r1, r2
 8003540:	468a      	mov	sl, r1
 8003542:	4303      	orrs	r3, r0
 8003544:	e600      	b.n	8003148 <__aeabi_dsub+0x3e0>
 8003546:	0767      	lsls	r7, r4, #29
 8003548:	08c0      	lsrs	r0, r0, #3
 800354a:	2300      	movs	r3, #0
 800354c:	4307      	orrs	r7, r0
 800354e:	08e5      	lsrs	r5, r4, #3
 8003550:	e662      	b.n	8003218 <__aeabi_dsub+0x4b0>
 8003552:	0764      	lsls	r4, r4, #29
 8003554:	08ff      	lsrs	r7, r7, #3
 8003556:	4327      	orrs	r7, r4
 8003558:	0905      	lsrs	r5, r0, #4
 800355a:	e65d      	b.n	8003218 <__aeabi_dsub+0x4b0>
 800355c:	08d2      	lsrs	r2, r2, #3
 800355e:	0749      	lsls	r1, r1, #29
 8003560:	4311      	orrs	r1, r2
 8003562:	000f      	movs	r7, r1
 8003564:	2302      	movs	r3, #2
 8003566:	092d      	lsrs	r5, r5, #4
 8003568:	e656      	b.n	8003218 <__aeabi_dsub+0x4b0>
 800356a:	0007      	movs	r7, r0
 800356c:	e5a4      	b.n	80030b8 <__aeabi_dsub+0x350>
 800356e:	0038      	movs	r0, r7
 8003570:	e48f      	b.n	8002e92 <__aeabi_dsub+0x12a>
 8003572:	46c0      	nop			@ (mov r8, r8)
 8003574:	ff7fffff 	.word	0xff7fffff
 8003578:	000007fe 	.word	0x000007fe

0800357c <__aeabi_dcmpun>:
 800357c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800357e:	46c6      	mov	lr, r8
 8003580:	031e      	lsls	r6, r3, #12
 8003582:	0b36      	lsrs	r6, r6, #12
 8003584:	46b0      	mov	r8, r6
 8003586:	4e0d      	ldr	r6, [pc, #52]	@ (80035bc <__aeabi_dcmpun+0x40>)
 8003588:	030c      	lsls	r4, r1, #12
 800358a:	004d      	lsls	r5, r1, #1
 800358c:	005f      	lsls	r7, r3, #1
 800358e:	b500      	push	{lr}
 8003590:	0b24      	lsrs	r4, r4, #12
 8003592:	0d6d      	lsrs	r5, r5, #21
 8003594:	0d7f      	lsrs	r7, r7, #21
 8003596:	42b5      	cmp	r5, r6
 8003598:	d00b      	beq.n	80035b2 <__aeabi_dcmpun+0x36>
 800359a:	4908      	ldr	r1, [pc, #32]	@ (80035bc <__aeabi_dcmpun+0x40>)
 800359c:	2000      	movs	r0, #0
 800359e:	428f      	cmp	r7, r1
 80035a0:	d104      	bne.n	80035ac <__aeabi_dcmpun+0x30>
 80035a2:	4646      	mov	r6, r8
 80035a4:	4316      	orrs	r6, r2
 80035a6:	0030      	movs	r0, r6
 80035a8:	1e43      	subs	r3, r0, #1
 80035aa:	4198      	sbcs	r0, r3
 80035ac:	bc80      	pop	{r7}
 80035ae:	46b8      	mov	r8, r7
 80035b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b2:	4304      	orrs	r4, r0
 80035b4:	2001      	movs	r0, #1
 80035b6:	2c00      	cmp	r4, #0
 80035b8:	d1f8      	bne.n	80035ac <__aeabi_dcmpun+0x30>
 80035ba:	e7ee      	b.n	800359a <__aeabi_dcmpun+0x1e>
 80035bc:	000007ff 	.word	0x000007ff

080035c0 <__aeabi_d2iz>:
 80035c0:	000b      	movs	r3, r1
 80035c2:	0002      	movs	r2, r0
 80035c4:	b570      	push	{r4, r5, r6, lr}
 80035c6:	4d16      	ldr	r5, [pc, #88]	@ (8003620 <__aeabi_d2iz+0x60>)
 80035c8:	030c      	lsls	r4, r1, #12
 80035ca:	b082      	sub	sp, #8
 80035cc:	0049      	lsls	r1, r1, #1
 80035ce:	2000      	movs	r0, #0
 80035d0:	9200      	str	r2, [sp, #0]
 80035d2:	9301      	str	r3, [sp, #4]
 80035d4:	0b24      	lsrs	r4, r4, #12
 80035d6:	0d49      	lsrs	r1, r1, #21
 80035d8:	0fde      	lsrs	r6, r3, #31
 80035da:	42a9      	cmp	r1, r5
 80035dc:	dd04      	ble.n	80035e8 <__aeabi_d2iz+0x28>
 80035de:	4811      	ldr	r0, [pc, #68]	@ (8003624 <__aeabi_d2iz+0x64>)
 80035e0:	4281      	cmp	r1, r0
 80035e2:	dd03      	ble.n	80035ec <__aeabi_d2iz+0x2c>
 80035e4:	4b10      	ldr	r3, [pc, #64]	@ (8003628 <__aeabi_d2iz+0x68>)
 80035e6:	18f0      	adds	r0, r6, r3
 80035e8:	b002      	add	sp, #8
 80035ea:	bd70      	pop	{r4, r5, r6, pc}
 80035ec:	2080      	movs	r0, #128	@ 0x80
 80035ee:	0340      	lsls	r0, r0, #13
 80035f0:	4320      	orrs	r0, r4
 80035f2:	4c0e      	ldr	r4, [pc, #56]	@ (800362c <__aeabi_d2iz+0x6c>)
 80035f4:	1a64      	subs	r4, r4, r1
 80035f6:	2c1f      	cmp	r4, #31
 80035f8:	dd08      	ble.n	800360c <__aeabi_d2iz+0x4c>
 80035fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003630 <__aeabi_d2iz+0x70>)
 80035fc:	1a5b      	subs	r3, r3, r1
 80035fe:	40d8      	lsrs	r0, r3
 8003600:	0003      	movs	r3, r0
 8003602:	4258      	negs	r0, r3
 8003604:	2e00      	cmp	r6, #0
 8003606:	d1ef      	bne.n	80035e8 <__aeabi_d2iz+0x28>
 8003608:	0018      	movs	r0, r3
 800360a:	e7ed      	b.n	80035e8 <__aeabi_d2iz+0x28>
 800360c:	4b09      	ldr	r3, [pc, #36]	@ (8003634 <__aeabi_d2iz+0x74>)
 800360e:	9a00      	ldr	r2, [sp, #0]
 8003610:	469c      	mov	ip, r3
 8003612:	0003      	movs	r3, r0
 8003614:	4461      	add	r1, ip
 8003616:	408b      	lsls	r3, r1
 8003618:	40e2      	lsrs	r2, r4
 800361a:	4313      	orrs	r3, r2
 800361c:	e7f1      	b.n	8003602 <__aeabi_d2iz+0x42>
 800361e:	46c0      	nop			@ (mov r8, r8)
 8003620:	000003fe 	.word	0x000003fe
 8003624:	0000041d 	.word	0x0000041d
 8003628:	7fffffff 	.word	0x7fffffff
 800362c:	00000433 	.word	0x00000433
 8003630:	00000413 	.word	0x00000413
 8003634:	fffffbed 	.word	0xfffffbed

08003638 <__aeabi_i2d>:
 8003638:	b570      	push	{r4, r5, r6, lr}
 800363a:	2800      	cmp	r0, #0
 800363c:	d016      	beq.n	800366c <__aeabi_i2d+0x34>
 800363e:	17c3      	asrs	r3, r0, #31
 8003640:	18c5      	adds	r5, r0, r3
 8003642:	405d      	eors	r5, r3
 8003644:	0fc4      	lsrs	r4, r0, #31
 8003646:	0028      	movs	r0, r5
 8003648:	f000 f890 	bl	800376c <__clzsi2>
 800364c:	4b10      	ldr	r3, [pc, #64]	@ (8003690 <__aeabi_i2d+0x58>)
 800364e:	1a1b      	subs	r3, r3, r0
 8003650:	055b      	lsls	r3, r3, #21
 8003652:	0d5b      	lsrs	r3, r3, #21
 8003654:	280a      	cmp	r0, #10
 8003656:	dc14      	bgt.n	8003682 <__aeabi_i2d+0x4a>
 8003658:	0002      	movs	r2, r0
 800365a:	002e      	movs	r6, r5
 800365c:	3215      	adds	r2, #21
 800365e:	4096      	lsls	r6, r2
 8003660:	220b      	movs	r2, #11
 8003662:	1a12      	subs	r2, r2, r0
 8003664:	40d5      	lsrs	r5, r2
 8003666:	032d      	lsls	r5, r5, #12
 8003668:	0b2d      	lsrs	r5, r5, #12
 800366a:	e003      	b.n	8003674 <__aeabi_i2d+0x3c>
 800366c:	2400      	movs	r4, #0
 800366e:	2300      	movs	r3, #0
 8003670:	2500      	movs	r5, #0
 8003672:	2600      	movs	r6, #0
 8003674:	051b      	lsls	r3, r3, #20
 8003676:	432b      	orrs	r3, r5
 8003678:	07e4      	lsls	r4, r4, #31
 800367a:	4323      	orrs	r3, r4
 800367c:	0030      	movs	r0, r6
 800367e:	0019      	movs	r1, r3
 8003680:	bd70      	pop	{r4, r5, r6, pc}
 8003682:	380b      	subs	r0, #11
 8003684:	4085      	lsls	r5, r0
 8003686:	032d      	lsls	r5, r5, #12
 8003688:	2600      	movs	r6, #0
 800368a:	0b2d      	lsrs	r5, r5, #12
 800368c:	e7f2      	b.n	8003674 <__aeabi_i2d+0x3c>
 800368e:	46c0      	nop			@ (mov r8, r8)
 8003690:	0000041e 	.word	0x0000041e

08003694 <__aeabi_ui2d>:
 8003694:	b510      	push	{r4, lr}
 8003696:	1e04      	subs	r4, r0, #0
 8003698:	d010      	beq.n	80036bc <__aeabi_ui2d+0x28>
 800369a:	f000 f867 	bl	800376c <__clzsi2>
 800369e:	4b0e      	ldr	r3, [pc, #56]	@ (80036d8 <__aeabi_ui2d+0x44>)
 80036a0:	1a1b      	subs	r3, r3, r0
 80036a2:	055b      	lsls	r3, r3, #21
 80036a4:	0d5b      	lsrs	r3, r3, #21
 80036a6:	280a      	cmp	r0, #10
 80036a8:	dc0f      	bgt.n	80036ca <__aeabi_ui2d+0x36>
 80036aa:	220b      	movs	r2, #11
 80036ac:	0021      	movs	r1, r4
 80036ae:	1a12      	subs	r2, r2, r0
 80036b0:	40d1      	lsrs	r1, r2
 80036b2:	3015      	adds	r0, #21
 80036b4:	030a      	lsls	r2, r1, #12
 80036b6:	4084      	lsls	r4, r0
 80036b8:	0b12      	lsrs	r2, r2, #12
 80036ba:	e001      	b.n	80036c0 <__aeabi_ui2d+0x2c>
 80036bc:	2300      	movs	r3, #0
 80036be:	2200      	movs	r2, #0
 80036c0:	051b      	lsls	r3, r3, #20
 80036c2:	4313      	orrs	r3, r2
 80036c4:	0020      	movs	r0, r4
 80036c6:	0019      	movs	r1, r3
 80036c8:	bd10      	pop	{r4, pc}
 80036ca:	0022      	movs	r2, r4
 80036cc:	380b      	subs	r0, #11
 80036ce:	4082      	lsls	r2, r0
 80036d0:	0312      	lsls	r2, r2, #12
 80036d2:	2400      	movs	r4, #0
 80036d4:	0b12      	lsrs	r2, r2, #12
 80036d6:	e7f3      	b.n	80036c0 <__aeabi_ui2d+0x2c>
 80036d8:	0000041e 	.word	0x0000041e

080036dc <__aeabi_f2d>:
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	0242      	lsls	r2, r0, #9
 80036e0:	0043      	lsls	r3, r0, #1
 80036e2:	0fc4      	lsrs	r4, r0, #31
 80036e4:	20fe      	movs	r0, #254	@ 0xfe
 80036e6:	0e1b      	lsrs	r3, r3, #24
 80036e8:	1c59      	adds	r1, r3, #1
 80036ea:	0a55      	lsrs	r5, r2, #9
 80036ec:	4208      	tst	r0, r1
 80036ee:	d00c      	beq.n	800370a <__aeabi_f2d+0x2e>
 80036f0:	21e0      	movs	r1, #224	@ 0xe0
 80036f2:	0089      	lsls	r1, r1, #2
 80036f4:	468c      	mov	ip, r1
 80036f6:	076d      	lsls	r5, r5, #29
 80036f8:	0b12      	lsrs	r2, r2, #12
 80036fa:	4463      	add	r3, ip
 80036fc:	051b      	lsls	r3, r3, #20
 80036fe:	4313      	orrs	r3, r2
 8003700:	07e4      	lsls	r4, r4, #31
 8003702:	4323      	orrs	r3, r4
 8003704:	0028      	movs	r0, r5
 8003706:	0019      	movs	r1, r3
 8003708:	bd70      	pop	{r4, r5, r6, pc}
 800370a:	2b00      	cmp	r3, #0
 800370c:	d114      	bne.n	8003738 <__aeabi_f2d+0x5c>
 800370e:	2d00      	cmp	r5, #0
 8003710:	d01b      	beq.n	800374a <__aeabi_f2d+0x6e>
 8003712:	0028      	movs	r0, r5
 8003714:	f000 f82a 	bl	800376c <__clzsi2>
 8003718:	280a      	cmp	r0, #10
 800371a:	dc1c      	bgt.n	8003756 <__aeabi_f2d+0x7a>
 800371c:	230b      	movs	r3, #11
 800371e:	002a      	movs	r2, r5
 8003720:	1a1b      	subs	r3, r3, r0
 8003722:	40da      	lsrs	r2, r3
 8003724:	0003      	movs	r3, r0
 8003726:	3315      	adds	r3, #21
 8003728:	409d      	lsls	r5, r3
 800372a:	4b0e      	ldr	r3, [pc, #56]	@ (8003764 <__aeabi_f2d+0x88>)
 800372c:	0312      	lsls	r2, r2, #12
 800372e:	1a1b      	subs	r3, r3, r0
 8003730:	055b      	lsls	r3, r3, #21
 8003732:	0b12      	lsrs	r2, r2, #12
 8003734:	0d5b      	lsrs	r3, r3, #21
 8003736:	e7e1      	b.n	80036fc <__aeabi_f2d+0x20>
 8003738:	2d00      	cmp	r5, #0
 800373a:	d009      	beq.n	8003750 <__aeabi_f2d+0x74>
 800373c:	0b13      	lsrs	r3, r2, #12
 800373e:	2280      	movs	r2, #128	@ 0x80
 8003740:	0312      	lsls	r2, r2, #12
 8003742:	431a      	orrs	r2, r3
 8003744:	076d      	lsls	r5, r5, #29
 8003746:	4b08      	ldr	r3, [pc, #32]	@ (8003768 <__aeabi_f2d+0x8c>)
 8003748:	e7d8      	b.n	80036fc <__aeabi_f2d+0x20>
 800374a:	2300      	movs	r3, #0
 800374c:	2200      	movs	r2, #0
 800374e:	e7d5      	b.n	80036fc <__aeabi_f2d+0x20>
 8003750:	2200      	movs	r2, #0
 8003752:	4b05      	ldr	r3, [pc, #20]	@ (8003768 <__aeabi_f2d+0x8c>)
 8003754:	e7d2      	b.n	80036fc <__aeabi_f2d+0x20>
 8003756:	0003      	movs	r3, r0
 8003758:	002a      	movs	r2, r5
 800375a:	3b0b      	subs	r3, #11
 800375c:	409a      	lsls	r2, r3
 800375e:	2500      	movs	r5, #0
 8003760:	e7e3      	b.n	800372a <__aeabi_f2d+0x4e>
 8003762:	46c0      	nop			@ (mov r8, r8)
 8003764:	00000389 	.word	0x00000389
 8003768:	000007ff 	.word	0x000007ff

0800376c <__clzsi2>:
 800376c:	211c      	movs	r1, #28
 800376e:	2301      	movs	r3, #1
 8003770:	041b      	lsls	r3, r3, #16
 8003772:	4298      	cmp	r0, r3
 8003774:	d301      	bcc.n	800377a <__clzsi2+0xe>
 8003776:	0c00      	lsrs	r0, r0, #16
 8003778:	3910      	subs	r1, #16
 800377a:	0a1b      	lsrs	r3, r3, #8
 800377c:	4298      	cmp	r0, r3
 800377e:	d301      	bcc.n	8003784 <__clzsi2+0x18>
 8003780:	0a00      	lsrs	r0, r0, #8
 8003782:	3908      	subs	r1, #8
 8003784:	091b      	lsrs	r3, r3, #4
 8003786:	4298      	cmp	r0, r3
 8003788:	d301      	bcc.n	800378e <__clzsi2+0x22>
 800378a:	0900      	lsrs	r0, r0, #4
 800378c:	3904      	subs	r1, #4
 800378e:	a202      	add	r2, pc, #8	@ (adr r2, 8003798 <__clzsi2+0x2c>)
 8003790:	5c10      	ldrb	r0, [r2, r0]
 8003792:	1840      	adds	r0, r0, r1
 8003794:	4770      	bx	lr
 8003796:	46c0      	nop			@ (mov r8, r8)
 8003798:	02020304 	.word	0x02020304
 800379c:	01010101 	.word	0x01010101
	...

080037a8 <__clzdi2>:
 80037a8:	b510      	push	{r4, lr}
 80037aa:	2900      	cmp	r1, #0
 80037ac:	d103      	bne.n	80037b6 <__clzdi2+0xe>
 80037ae:	f7ff ffdd 	bl	800376c <__clzsi2>
 80037b2:	3020      	adds	r0, #32
 80037b4:	e002      	b.n	80037bc <__clzdi2+0x14>
 80037b6:	0008      	movs	r0, r1
 80037b8:	f7ff ffd8 	bl	800376c <__clzsi2>
 80037bc:	bd10      	pop	{r4, pc}
 80037be:	46c0      	nop			@ (mov r8, r8)

080037c0 <SX1262_Get_st>:

HAL_StatusTypeDef err22 = 0;

//**************************************************************************************************************************************************************//
SX1262 *SX1262_Get_st(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
	return(&SX_stc);
 80037c4:	4b01      	ldr	r3, [pc, #4]	@ (80037cc <SX1262_Get_st+0xc>)
}
 80037c6:	0018      	movs	r0, r3
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	200001f0 	.word	0x200001f0

080037d0 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 80037d0:	b5b0      	push	{r4, r5, r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	0018      	movs	r0, r3
 80037dc:	f000 f93a 	bl	8003a54 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	250f      	movs	r5, #15
 80037e4:	197c      	adds	r4, r7, r5
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	20d0      	movs	r0, #208	@ 0xd0
 80037ec:	f000 f8d8 	bl	80039a0 <bme68x_get_regs>
 80037f0:	0003      	movs	r3, r0
 80037f2:	7023      	strb	r3, [r4, #0]

    if (rslt == BME68X_OK)
 80037f4:	197b      	adds	r3, r7, r5
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	b25b      	sxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d11b      	bne.n	8003836 <bme68x_init+0x66>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	2b61      	cmp	r3, #97	@ 0x61
 8003804:	d113      	bne.n	800382e <bme68x_init+0x5e>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 8003806:	197c      	adds	r4, r7, r5
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	0018      	movs	r0, r3
 800380c:	f002 fae8 	bl	8005de0 <read_variant_id>
 8003810:	0003      	movs	r3, r0
 8003812:	7023      	strb	r3, [r4, #0]

            if (rslt == BME68X_OK)
 8003814:	197b      	adds	r3, r7, r5
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	b25b      	sxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10b      	bne.n	8003836 <bme68x_init+0x66>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 800381e:	197c      	adds	r4, r7, r5
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	0018      	movs	r0, r3
 8003824:	f002 f9a5 	bl	8005b72 <get_calib_data>
 8003828:	0003      	movs	r3, r0
 800382a:	7023      	strb	r3, [r4, #0]
 800382c:	e003      	b.n	8003836 <bme68x_init+0x66>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 800382e:	230f      	movs	r3, #15
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	22fd      	movs	r2, #253	@ 0xfd
 8003834:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 8003836:	230f      	movs	r3, #15
 8003838:	18fb      	adds	r3, r7, r3
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	b25b      	sxtb	r3, r3
}
 800383e:	0018      	movs	r0, r3
 8003840:	46bd      	mov	sp, r7
 8003842:	b004      	add	sp, #16
 8003844:	bdb0      	pop	{r4, r5, r7, pc}

08003846 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8003846:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003848:	b08b      	sub	sp, #44	@ 0x2c
 800384a:	af00      	add	r7, sp, #0
 800384c:	60f8      	str	r0, [r7, #12]
 800384e:	60b9      	str	r1, [r7, #8]
 8003850:	607a      	str	r2, [r7, #4]
 8003852:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8003854:	2310      	movs	r3, #16
 8003856:	18fb      	adds	r3, r7, r3
 8003858:	0018      	movs	r0, r3
 800385a:	2314      	movs	r3, #20
 800385c:	001a      	movs	r2, r3
 800385e:	2100      	movs	r1, #0
 8003860:	f007 f8c0 	bl	800a9e4 <memset>
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003864:	2527      	movs	r5, #39	@ 0x27
 8003866:	197c      	adds	r4, r7, r5
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	0018      	movs	r0, r3
 800386c:	f001 feff 	bl	800566e <null_ptr_check>
 8003870:	0003      	movs	r3, r0
 8003872:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 8003874:	197b      	adds	r3, r7, r5
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	b25b      	sxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d000      	beq.n	8003880 <bme68x_set_regs+0x3a>
 800387e:	e083      	b.n	8003988 <bme68x_set_regs+0x142>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d100      	bne.n	8003888 <bme68x_set_regs+0x42>
 8003886:	e07f      	b.n	8003988 <bme68x_set_regs+0x142>
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d100      	bne.n	8003890 <bme68x_set_regs+0x4a>
 800388e:	e07b      	b.n	8003988 <bme68x_set_regs+0x142>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d100      	bne.n	8003898 <bme68x_set_regs+0x52>
 8003896:	e070      	b.n	800397a <bme68x_set_regs+0x134>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b0a      	cmp	r3, #10
 800389c:	d900      	bls.n	80038a0 <bme68x_set_regs+0x5a>
 800389e:	e06c      	b.n	800397a <bme68x_set_regs+0x134>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 80038a0:	2324      	movs	r3, #36	@ 0x24
 80038a2:	18fb      	adds	r3, r7, r3
 80038a4:	2200      	movs	r2, #0
 80038a6:	801a      	strh	r2, [r3, #0]
 80038a8:	e03f      	b.n	800392a <bme68x_set_regs+0xe4>
            {
                if (dev->intf == BME68X_SPI_INTF)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	7b1b      	ldrb	r3, [r3, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d11d      	bne.n	80038ee <bme68x_set_regs+0xa8>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 80038b2:	2524      	movs	r5, #36	@ 0x24
 80038b4:	197b      	adds	r3, r7, r5
 80038b6:	881b      	ldrh	r3, [r3, #0]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	18d3      	adds	r3, r2, r3
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2227      	movs	r2, #39	@ 0x27
 80038c0:	18bc      	adds	r4, r7, r2
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	0011      	movs	r1, r2
 80038c6:	0018      	movs	r0, r3
 80038c8:	f001 fde3 	bl	8005492 <set_mem_page>
 80038cc:	0003      	movs	r3, r0
 80038ce:	7023      	strb	r3, [r4, #0]
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 80038d0:	197b      	adds	r3, r7, r5
 80038d2:	881b      	ldrh	r3, [r3, #0]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	18d3      	adds	r3, r2, r3
 80038d8:	781a      	ldrb	r2, [r3, #0]
 80038da:	197b      	adds	r3, r7, r5
 80038dc:	881b      	ldrh	r3, [r3, #0]
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	217f      	movs	r1, #127	@ 0x7f
 80038e2:	400a      	ands	r2, r1
 80038e4:	b2d1      	uxtb	r1, r2
 80038e6:	2210      	movs	r2, #16
 80038e8:	18ba      	adds	r2, r7, r2
 80038ea:	54d1      	strb	r1, [r2, r3]
 80038ec:	e00b      	b.n	8003906 <bme68x_set_regs+0xc0>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 80038ee:	2124      	movs	r1, #36	@ 0x24
 80038f0:	187b      	adds	r3, r7, r1
 80038f2:	881b      	ldrh	r3, [r3, #0]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	18d2      	adds	r2, r2, r3
 80038f8:	187b      	adds	r3, r7, r1
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	7811      	ldrb	r1, [r2, #0]
 8003900:	2210      	movs	r2, #16
 8003902:	18ba      	adds	r2, r7, r2
 8003904:	54d1      	strb	r1, [r2, r3]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 8003906:	2024      	movs	r0, #36	@ 0x24
 8003908:	183b      	adds	r3, r7, r0
 800390a:	881b      	ldrh	r3, [r3, #0]
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	18d2      	adds	r2, r2, r3
 8003910:	183b      	adds	r3, r7, r0
 8003912:	881b      	ldrh	r3, [r3, #0]
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	3301      	adds	r3, #1
 8003918:	7811      	ldrb	r1, [r2, #0]
 800391a:	2210      	movs	r2, #16
 800391c:	18ba      	adds	r2, r7, r2
 800391e:	54d1      	strb	r1, [r2, r3]
            for (index = 0; index < len; index++)
 8003920:	183b      	adds	r3, r7, r0
 8003922:	881a      	ldrh	r2, [r3, #0]
 8003924:	183b      	adds	r3, r7, r0
 8003926:	3201      	adds	r2, #1
 8003928:	801a      	strh	r2, [r3, #0]
 800392a:	2324      	movs	r3, #36	@ 0x24
 800392c:	18fb      	adds	r3, r7, r3
 800392e:	881b      	ldrh	r3, [r3, #0]
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	429a      	cmp	r2, r3
 8003934:	d8b9      	bhi.n	80038aa <bme68x_set_regs+0x64>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 8003936:	2627      	movs	r6, #39	@ 0x27
 8003938:	19bb      	adds	r3, r7, r6
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b25b      	sxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d120      	bne.n	8003984 <bme68x_set_regs+0x13e>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8003946:	2110      	movs	r1, #16
 8003948:	187b      	adds	r3, r7, r1
 800394a:	7818      	ldrb	r0, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	1e5a      	subs	r2, r3, #1
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685d      	ldr	r5, [r3, #4]
 8003956:	187b      	adds	r3, r7, r1
 8003958:	1c59      	adds	r1, r3, #1
 800395a:	002b      	movs	r3, r5
 800395c:	47a0      	blx	r4
 800395e:	0003      	movs	r3, r0
 8003960:	0019      	movs	r1, r3
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	224c      	movs	r2, #76	@ 0x4c
 8003966:	5499      	strb	r1, [r3, r2]
                if (dev->intf_rslt != 0)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	224c      	movs	r2, #76	@ 0x4c
 800396c:	569b      	ldrsb	r3, [r3, r2]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d008      	beq.n	8003984 <bme68x_set_regs+0x13e>
                {
                    rslt = BME68X_E_COM_FAIL;
 8003972:	19bb      	adds	r3, r7, r6
 8003974:	22fe      	movs	r2, #254	@ 0xfe
 8003976:	701a      	strb	r2, [r3, #0]
            if (rslt == BME68X_OK)
 8003978:	e004      	b.n	8003984 <bme68x_set_regs+0x13e>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 800397a:	2327      	movs	r3, #39	@ 0x27
 800397c:	18fb      	adds	r3, r7, r3
 800397e:	22fc      	movs	r2, #252	@ 0xfc
 8003980:	701a      	strb	r2, [r3, #0]
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8003982:	e005      	b.n	8003990 <bme68x_set_regs+0x14a>
            if (rslt == BME68X_OK)
 8003984:	46c0      	nop			@ (mov r8, r8)
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8003986:	e003      	b.n	8003990 <bme68x_set_regs+0x14a>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8003988:	2327      	movs	r3, #39	@ 0x27
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	22ff      	movs	r2, #255	@ 0xff
 800398e:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8003990:	2327      	movs	r3, #39	@ 0x27
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	b25b      	sxtb	r3, r3
}
 8003998:	0018      	movs	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	b00b      	add	sp, #44	@ 0x2c
 800399e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039a0 <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80039a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60b9      	str	r1, [r7, #8]
 80039a8:	607a      	str	r2, [r7, #4]
 80039aa:	603b      	str	r3, [r7, #0]
 80039ac:	250f      	movs	r5, #15
 80039ae:	197b      	adds	r3, r7, r5
 80039b0:	1c02      	adds	r2, r0, #0
 80039b2:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80039b4:	2617      	movs	r6, #23
 80039b6:	19bc      	adds	r4, r7, r6
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	0018      	movs	r0, r3
 80039bc:	f001 fe57 	bl	800566e <null_ptr_check>
 80039c0:	0003      	movs	r3, r0
 80039c2:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME68X_OK) && reg_data)
 80039c4:	19bb      	adds	r3, r7, r6
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	b25b      	sxtb	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d136      	bne.n	8003a3c <bme68x_get_regs+0x9c>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d033      	beq.n	8003a3c <bme68x_get_regs+0x9c>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	7b1b      	ldrb	r3, [r3, #12]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d115      	bne.n	8003a08 <bme68x_get_regs+0x68>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 80039dc:	19bc      	adds	r4, r7, r6
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	197b      	adds	r3, r7, r5
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	0011      	movs	r1, r2
 80039e6:	0018      	movs	r0, r3
 80039e8:	f001 fd53 	bl	8005492 <set_mem_page>
 80039ec:	0003      	movs	r3, r0
 80039ee:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 80039f0:	19bb      	adds	r3, r7, r6
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	b25b      	sxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <bme68x_get_regs+0x68>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 80039fa:	197b      	adds	r3, r7, r5
 80039fc:	197a      	adds	r2, r7, r5
 80039fe:	7812      	ldrb	r2, [r2, #0]
 8003a00:	2180      	movs	r1, #128	@ 0x80
 8003a02:	4249      	negs	r1, r1
 8003a04:	430a      	orrs	r2, r1
 8003a06:	701a      	strb	r2, [r3, #0]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685d      	ldr	r5, [r3, #4]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	68b9      	ldr	r1, [r7, #8]
 8003a14:	230f      	movs	r3, #15
 8003a16:	18fb      	adds	r3, r7, r3
 8003a18:	7818      	ldrb	r0, [r3, #0]
 8003a1a:	002b      	movs	r3, r5
 8003a1c:	47a0      	blx	r4
 8003a1e:	0003      	movs	r3, r0
 8003a20:	0019      	movs	r1, r3
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	224c      	movs	r2, #76	@ 0x4c
 8003a26:	5499      	strb	r1, [r3, r2]
        if (dev->intf_rslt != 0)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	224c      	movs	r2, #76	@ 0x4c
 8003a2c:	569b      	ldrsb	r3, [r3, r2]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d008      	beq.n	8003a44 <bme68x_get_regs+0xa4>
        {
            rslt = BME68X_E_COM_FAIL;
 8003a32:	2317      	movs	r3, #23
 8003a34:	18fb      	adds	r3, r7, r3
 8003a36:	22fe      	movs	r2, #254	@ 0xfe
 8003a38:	701a      	strb	r2, [r3, #0]
        if (dev->intf_rslt != 0)
 8003a3a:	e003      	b.n	8003a44 <bme68x_get_regs+0xa4>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8003a3c:	2317      	movs	r3, #23
 8003a3e:	18fb      	adds	r3, r7, r3
 8003a40:	22ff      	movs	r2, #255	@ 0xff
 8003a42:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8003a44:	2317      	movs	r3, #23
 8003a46:	18fb      	adds	r3, r7, r3
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	b25b      	sxtb	r3, r3
}
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b007      	add	sp, #28
 8003a52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a54 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8003a54:	b5b0      	push	{r4, r5, r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 8003a5c:	230e      	movs	r3, #14
 8003a5e:	18fb      	adds	r3, r7, r3
 8003a60:	22e0      	movs	r2, #224	@ 0xe0
 8003a62:	701a      	strb	r2, [r3, #0]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8003a64:	230d      	movs	r3, #13
 8003a66:	18fb      	adds	r3, r7, r3
 8003a68:	22b6      	movs	r2, #182	@ 0xb6
 8003a6a:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003a6c:	250f      	movs	r5, #15
 8003a6e:	197c      	adds	r4, r7, r5
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	0018      	movs	r0, r3
 8003a74:	f001 fdfb 	bl	800566e <null_ptr_check>
 8003a78:	0003      	movs	r3, r0
 8003a7a:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 8003a7c:	002a      	movs	r2, r5
 8003a7e:	18bb      	adds	r3, r7, r2
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	b25b      	sxtb	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d133      	bne.n	8003af0 <bme68x_soft_reset+0x9c>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	7b1b      	ldrb	r3, [r3, #12]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d106      	bne.n	8003a9e <bme68x_soft_reset+0x4a>
        {
            rslt = get_mem_page(dev);
 8003a90:	18bc      	adds	r4, r7, r2
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f001 fd79 	bl	800558c <get_mem_page>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	7023      	strb	r3, [r4, #0]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 8003a9e:	250f      	movs	r5, #15
 8003aa0:	197b      	adds	r3, r7, r5
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	b25b      	sxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d122      	bne.n	8003af0 <bme68x_soft_reset+0x9c>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8003aaa:	197c      	adds	r4, r7, r5
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	220d      	movs	r2, #13
 8003ab0:	18b9      	adds	r1, r7, r2
 8003ab2:	220e      	movs	r2, #14
 8003ab4:	18b8      	adds	r0, r7, r2
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f7ff fec5 	bl	8003846 <bme68x_set_regs>
 8003abc:	0003      	movs	r3, r0
 8003abe:	7023      	strb	r3, [r4, #0]

            if (rslt == BME68X_OK)
 8003ac0:	002c      	movs	r4, r5
 8003ac2:	193b      	adds	r3, r7, r4
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	b25b      	sxtb	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d111      	bne.n	8003af0 <bme68x_soft_reset+0x9c>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	480a      	ldr	r0, [pc, #40]	@ (8003b00 <bme68x_soft_reset+0xac>)
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	4790      	blx	r2

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	7b1b      	ldrb	r3, [r3, #12]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <bme68x_soft_reset+0x9c>
                {
                    rslt = get_mem_page(dev);
 8003ae2:	193c      	adds	r4, r7, r4
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f001 fd50 	bl	800558c <get_mem_page>
 8003aec:	0003      	movs	r3, r0
 8003aee:	7023      	strb	r3, [r4, #0]
                }
            }
        }
    }

    return rslt;
 8003af0:	230f      	movs	r3, #15
 8003af2:	18fb      	adds	r3, r7, r3
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	b25b      	sxtb	r3, r3
}
 8003af8:	0018      	movs	r0, r3
 8003afa:	46bd      	mov	sp, r7
 8003afc:	b004      	add	sp, #16
 8003afe:	bdb0      	pop	{r4, r5, r7, pc}
 8003b00:	00002710 	.word	0x00002710

08003b04 <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8003b04:	b5b0      	push	{r4, r5, r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8003b0e:	231e      	movs	r3, #30
 8003b10:	18fb      	adds	r3, r7, r3
 8003b12:	2200      	movs	r2, #0
 8003b14:	701a      	strb	r2, [r3, #0]
 8003b16:	231d      	movs	r3, #29
 8003b18:	18fb      	adds	r3, r7, r3
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	701a      	strb	r2, [r3, #0]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8003b1e:	2314      	movs	r3, #20
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	4a9f      	ldr	r2, [pc, #636]	@ (8003da0 <bme68x_set_conf+0x29c>)
 8003b24:	6811      	ldr	r1, [r2, #0]
 8003b26:	6019      	str	r1, [r3, #0]
 8003b28:	7912      	ldrb	r2, [r2, #4]
 8003b2a:	711a      	strb	r2, [r3, #4]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8003b2c:	230c      	movs	r3, #12
 8003b2e:	18fb      	adds	r3, r7, r3
 8003b30:	0018      	movs	r0, r3
 8003b32:	2305      	movs	r3, #5
 8003b34:	001a      	movs	r2, r3
 8003b36:	2100      	movs	r1, #0
 8003b38:	f006 ff54 	bl	800a9e4 <memset>

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8003b3c:	251f      	movs	r5, #31
 8003b3e:	197c      	adds	r4, r7, r5
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	231c      	movs	r3, #28
 8003b44:	18fb      	adds	r3, r7, r3
 8003b46:	0011      	movs	r1, r2
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f000 f9ab 	bl	8003ea4 <bme68x_get_op_mode>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 8003b52:	197b      	adds	r3, r7, r5
 8003b54:	781b      	ldrb	r3, [r3, #0]
 8003b56:	b25b      	sxtb	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d107      	bne.n	8003b6c <bme68x_set_conf+0x68>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8003b5c:	197c      	adds	r4, r7, r5
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	0019      	movs	r1, r3
 8003b62:	2000      	movs	r0, #0
 8003b64:	f000 f91e 	bl	8003da4 <bme68x_set_op_mode>
 8003b68:	0003      	movs	r3, r0
 8003b6a:	7023      	strb	r3, [r4, #0]
    }

    if (conf == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d104      	bne.n	8003b7c <bme68x_set_conf+0x78>
    {
        rslt = BME68X_E_NULL_PTR;
 8003b72:	231f      	movs	r3, #31
 8003b74:	18fb      	adds	r3, r7, r3
 8003b76:	22ff      	movs	r2, #255	@ 0xff
 8003b78:	701a      	strb	r2, [r3, #0]
 8003b7a:	e0e2      	b.n	8003d42 <bme68x_set_conf+0x23e>
    }
    else if (rslt == BME68X_OK)
 8003b7c:	251f      	movs	r5, #31
 8003b7e:	197b      	adds	r3, r7, r5
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	b25b      	sxtb	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d000      	beq.n	8003b8a <bme68x_set_conf+0x86>
 8003b88:	e0db      	b.n	8003d42 <bme68x_set_conf+0x23e>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 8003b8a:	2314      	movs	r3, #20
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	7818      	ldrb	r0, [r3, #0]
 8003b90:	197c      	adds	r4, r7, r5
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	220c      	movs	r2, #12
 8003b96:	18b9      	adds	r1, r7, r2
 8003b98:	2205      	movs	r2, #5
 8003b9a:	f7ff ff01 	bl	80039a0 <bme68x_get_regs>
 8003b9e:	0003      	movs	r3, r0
 8003ba0:	7023      	strb	r3, [r4, #0]
        dev->info_msg = BME68X_OK;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	224d      	movs	r2, #77	@ 0x4d
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5499      	strb	r1, [r3, r2]
        if (rslt == BME68X_OK)
 8003baa:	197b      	adds	r3, r7, r5
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	b25b      	sxtb	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d109      	bne.n	8003bc8 <bme68x_set_conf+0xc4>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3303      	adds	r3, #3
 8003bb8:	197c      	adds	r4, r7, r5
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	2107      	movs	r1, #7
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f001 fd1c 	bl	80055fc <boundary_check>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003bc8:	221f      	movs	r2, #31
 8003bca:	18bb      	adds	r3, r7, r2
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	b25b      	sxtb	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d109      	bne.n	8003be8 <bme68x_set_conf+0xe4>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	18bc      	adds	r4, r7, r2
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	2105      	movs	r1, #5
 8003bde:	0018      	movs	r0, r3
 8003be0:	f001 fd0c 	bl	80055fc <boundary_check>
 8003be4:	0003      	movs	r3, r0
 8003be6:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003be8:	221f      	movs	r2, #31
 8003bea:	18bb      	adds	r3, r7, r2
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	b25b      	sxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d109      	bne.n	8003c08 <bme68x_set_conf+0x104>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3302      	adds	r3, #2
 8003bf8:	18bc      	adds	r4, r7, r2
 8003bfa:	683a      	ldr	r2, [r7, #0]
 8003bfc:	2105      	movs	r1, #5
 8003bfe:	0018      	movs	r0, r3
 8003c00:	f001 fcfc 	bl	80055fc <boundary_check>
 8003c04:	0003      	movs	r3, r0
 8003c06:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003c08:	221f      	movs	r2, #31
 8003c0a:	18bb      	adds	r3, r7, r2
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	b25b      	sxtb	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d108      	bne.n	8003c26 <bme68x_set_conf+0x122>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	18bc      	adds	r4, r7, r2
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	2105      	movs	r1, #5
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f001 fced 	bl	80055fc <boundary_check>
 8003c22:	0003      	movs	r3, r0
 8003c24:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003c26:	221f      	movs	r2, #31
 8003c28:	18bb      	adds	r3, r7, r2
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	b25b      	sxtb	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d109      	bne.n	8003c46 <bme68x_set_conf+0x142>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	3304      	adds	r3, #4
 8003c36:	18bc      	adds	r4, r7, r2
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	2108      	movs	r1, #8
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f001 fcdd 	bl	80055fc <boundary_check>
 8003c42:	0003      	movs	r3, r0
 8003c44:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003c46:	231f      	movs	r3, #31
 8003c48:	18fb      	adds	r3, r7, r3
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	b25b      	sxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d177      	bne.n	8003d42 <bme68x_set_conf+0x23e>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 8003c52:	200c      	movs	r0, #12
 8003c54:	183b      	adds	r3, r7, r0
 8003c56:	791b      	ldrb	r3, [r3, #4]
 8003c58:	b25b      	sxtb	r3, r3
 8003c5a:	221c      	movs	r2, #28
 8003c5c:	4393      	bics	r3, r2
 8003c5e:	b25a      	sxtb	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	78db      	ldrb	r3, [r3, #3]
 8003c64:	b25b      	sxtb	r3, r3
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	b25b      	sxtb	r3, r3
 8003c6a:	211c      	movs	r1, #28
 8003c6c:	400b      	ands	r3, r1
 8003c6e:	b25b      	sxtb	r3, r3
 8003c70:	4313      	orrs	r3, r2
 8003c72:	b25b      	sxtb	r3, r3
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	183b      	adds	r3, r7, r0
 8003c78:	711a      	strb	r2, [r3, #4]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 8003c7a:	183b      	adds	r3, r7, r0
 8003c7c:	78db      	ldrb	r3, [r3, #3]
 8003c7e:	b25b      	sxtb	r3, r3
 8003c80:	221f      	movs	r2, #31
 8003c82:	4013      	ands	r3, r2
 8003c84:	b25a      	sxtb	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	785b      	ldrb	r3, [r3, #1]
 8003c8a:	b25b      	sxtb	r3, r3
 8003c8c:	015b      	lsls	r3, r3, #5
 8003c8e:	b25b      	sxtb	r3, r3
 8003c90:	4313      	orrs	r3, r2
 8003c92:	b25b      	sxtb	r3, r3
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	183b      	adds	r3, r7, r0
 8003c98:	70da      	strb	r2, [r3, #3]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 8003c9a:	183b      	adds	r3, r7, r0
 8003c9c:	78db      	ldrb	r3, [r3, #3]
 8003c9e:	b25b      	sxtb	r3, r3
 8003ca0:	221c      	movs	r2, #28
 8003ca2:	4393      	bics	r3, r2
 8003ca4:	b25a      	sxtb	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	789b      	ldrb	r3, [r3, #2]
 8003caa:	b25b      	sxtb	r3, r3
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	b25b      	sxtb	r3, r3
 8003cb0:	211c      	movs	r1, #28
 8003cb2:	400b      	ands	r3, r1
 8003cb4:	b25b      	sxtb	r3, r3
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	b25b      	sxtb	r3, r3
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	183b      	adds	r3, r7, r0
 8003cbe:	70da      	strb	r2, [r3, #3]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 8003cc0:	183b      	adds	r3, r7, r0
 8003cc2:	785b      	ldrb	r3, [r3, #1]
 8003cc4:	b25b      	sxtb	r3, r3
 8003cc6:	2207      	movs	r2, #7
 8003cc8:	4393      	bics	r3, r2
 8003cca:	b25a      	sxtb	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	b25b      	sxtb	r3, r3
 8003cd2:	2107      	movs	r1, #7
 8003cd4:	400b      	ands	r3, r1
 8003cd6:	b25b      	sxtb	r3, r3
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	b25b      	sxtb	r3, r3
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	183b      	adds	r3, r7, r0
 8003ce0:	705a      	strb	r2, [r3, #1]
            if (conf->odr != BME68X_ODR_NONE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	791b      	ldrb	r3, [r3, #4]
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d008      	beq.n	8003cfc <bme68x_set_conf+0x1f8>
            {
                odr20 = conf->odr;
 8003cea:	231e      	movs	r3, #30
 8003cec:	18fb      	adds	r3, r7, r3
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	7912      	ldrb	r2, [r2, #4]
 8003cf2:	701a      	strb	r2, [r3, #0]
                odr3 = 0;
 8003cf4:	231d      	movs	r3, #29
 8003cf6:	18fb      	adds	r3, r7, r3
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8003cfc:	210c      	movs	r1, #12
 8003cfe:	187b      	adds	r3, r7, r1
 8003d00:	791b      	ldrb	r3, [r3, #4]
 8003d02:	b25b      	sxtb	r3, r3
 8003d04:	221f      	movs	r2, #31
 8003d06:	4013      	ands	r3, r2
 8003d08:	b25a      	sxtb	r2, r3
 8003d0a:	231e      	movs	r3, #30
 8003d0c:	18fb      	adds	r3, r7, r3
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	b25b      	sxtb	r3, r3
 8003d12:	015b      	lsls	r3, r3, #5
 8003d14:	b25b      	sxtb	r3, r3
 8003d16:	4313      	orrs	r3, r2
 8003d18:	b25b      	sxtb	r3, r3
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	187b      	adds	r3, r7, r1
 8003d1e:	711a      	strb	r2, [r3, #4]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8003d20:	187b      	adds	r3, r7, r1
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	b25b      	sxtb	r3, r3
 8003d26:	227f      	movs	r2, #127	@ 0x7f
 8003d28:	4013      	ands	r3, r2
 8003d2a:	b25a      	sxtb	r2, r3
 8003d2c:	231d      	movs	r3, #29
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	b25b      	sxtb	r3, r3
 8003d34:	01db      	lsls	r3, r3, #7
 8003d36:	b25b      	sxtb	r3, r3
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	b25b      	sxtb	r3, r3
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	187b      	adds	r3, r7, r1
 8003d40:	701a      	strb	r2, [r3, #0]
        }
    }

    if (rslt == BME68X_OK)
 8003d42:	221f      	movs	r2, #31
 8003d44:	18bb      	adds	r3, r7, r2
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	b25b      	sxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10a      	bne.n	8003d64 <bme68x_set_conf+0x260>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8003d4e:	18bc      	adds	r4, r7, r2
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	220c      	movs	r2, #12
 8003d54:	18b9      	adds	r1, r7, r2
 8003d56:	2214      	movs	r2, #20
 8003d58:	18b8      	adds	r0, r7, r2
 8003d5a:	2205      	movs	r2, #5
 8003d5c:	f7ff fd73 	bl	8003846 <bme68x_set_regs>
 8003d60:	0003      	movs	r3, r0
 8003d62:	7023      	strb	r3, [r4, #0]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8003d64:	221c      	movs	r2, #28
 8003d66:	18bb      	adds	r3, r7, r2
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00f      	beq.n	8003d8e <bme68x_set_conf+0x28a>
 8003d6e:	211f      	movs	r1, #31
 8003d70:	187b      	adds	r3, r7, r1
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	b25b      	sxtb	r3, r3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <bme68x_set_conf+0x28a>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8003d7a:	18bb      	adds	r3, r7, r2
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	187c      	adds	r4, r7, r1
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	0011      	movs	r1, r2
 8003d84:	0018      	movs	r0, r3
 8003d86:	f000 f80d 	bl	8003da4 <bme68x_set_op_mode>
 8003d8a:	0003      	movs	r3, r0
 8003d8c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8003d8e:	231f      	movs	r3, #31
 8003d90:	18fb      	adds	r3, r7, r3
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	b25b      	sxtb	r3, r3
}
 8003d96:	0018      	movs	r0, r3
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	b008      	add	sp, #32
 8003d9c:	bdb0      	pop	{r4, r5, r7, pc}
 8003d9e:	46c0      	nop			@ (mov r8, r8)
 8003da0:	0800d610 	.word	0x0800d610

08003da4 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8003da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	0002      	movs	r2, r0
 8003dac:	6039      	str	r1, [r7, #0]
 8003dae:	1dfb      	adds	r3, r7, #7
 8003db0:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 8003db2:	230e      	movs	r3, #14
 8003db4:	18fb      	adds	r3, r7, r3
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8003dba:	230c      	movs	r3, #12
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	2274      	movs	r2, #116	@ 0x74
 8003dc0:	701a      	strb	r2, [r3, #0]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8003dc2:	260f      	movs	r6, #15
 8003dc4:	19bc      	adds	r4, r7, r6
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	250d      	movs	r5, #13
 8003dca:	1979      	adds	r1, r7, r5
 8003dcc:	2201      	movs	r2, #1
 8003dce:	2074      	movs	r0, #116	@ 0x74
 8003dd0:	f7ff fde6 	bl	80039a0 <bme68x_get_regs>
 8003dd4:	0003      	movs	r3, r0
 8003dd6:	7023      	strb	r3, [r4, #0]
        if (rslt == BME68X_OK)
 8003dd8:	0034      	movs	r4, r6
 8003dda:	193b      	adds	r3, r7, r4
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	b25b      	sxtb	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d123      	bne.n	8003e2c <bme68x_set_op_mode+0x88>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 8003de4:	0028      	movs	r0, r5
 8003de6:	183b      	adds	r3, r7, r0
 8003de8:	781a      	ldrb	r2, [r3, #0]
 8003dea:	250e      	movs	r5, #14
 8003dec:	197b      	adds	r3, r7, r5
 8003dee:	2103      	movs	r1, #3
 8003df0:	400a      	ands	r2, r1
 8003df2:	701a      	strb	r2, [r3, #0]
            if (pow_mode != BME68X_SLEEP_MODE)
 8003df4:	197b      	adds	r3, r7, r5
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d017      	beq.n	8003e2c <bme68x_set_op_mode+0x88>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8003dfc:	183b      	adds	r3, r7, r0
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	2203      	movs	r2, #3
 8003e02:	4393      	bics	r3, r2
 8003e04:	b2da      	uxtb	r2, r3
 8003e06:	183b      	adds	r3, r7, r0
 8003e08:	701a      	strb	r2, [r3, #0]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8003e0a:	193c      	adds	r4, r7, r4
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	1839      	adds	r1, r7, r0
 8003e10:	220c      	movs	r2, #12
 8003e12:	18b8      	adds	r0, r7, r2
 8003e14:	2201      	movs	r2, #1
 8003e16:	f7ff fd16 	bl	8003846 <bme68x_set_regs>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	7023      	strb	r3, [r4, #0]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	481e      	ldr	r0, [pc, #120]	@ (8003ea0 <bme68x_set_op_mode+0xfc>)
 8003e28:	0019      	movs	r1, r3
 8003e2a:	4790      	blx	r2
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8003e2c:	230e      	movs	r3, #14
 8003e2e:	18fb      	adds	r3, r7, r3
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d005      	beq.n	8003e42 <bme68x_set_op_mode+0x9e>
 8003e36:	230f      	movs	r3, #15
 8003e38:	18fb      	adds	r3, r7, r3
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	b25b      	sxtb	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0bf      	beq.n	8003dc2 <bme68x_set_op_mode+0x1e>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8003e42:	1dfb      	adds	r3, r7, #7
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d021      	beq.n	8003e8e <bme68x_set_op_mode+0xea>
 8003e4a:	240f      	movs	r4, #15
 8003e4c:	193b      	adds	r3, r7, r4
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	b25b      	sxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d11b      	bne.n	8003e8e <bme68x_set_op_mode+0xea>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8003e56:	200d      	movs	r0, #13
 8003e58:	183b      	adds	r3, r7, r0
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	b25b      	sxtb	r3, r3
 8003e5e:	2203      	movs	r2, #3
 8003e60:	4393      	bics	r3, r2
 8003e62:	b25a      	sxtb	r2, r3
 8003e64:	1dfb      	adds	r3, r7, #7
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	b25b      	sxtb	r3, r3
 8003e6a:	2103      	movs	r1, #3
 8003e6c:	400b      	ands	r3, r1
 8003e6e:	b25b      	sxtb	r3, r3
 8003e70:	4313      	orrs	r3, r2
 8003e72:	b25b      	sxtb	r3, r3
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	183b      	adds	r3, r7, r0
 8003e78:	701a      	strb	r2, [r3, #0]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8003e7a:	193c      	adds	r4, r7, r4
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	1839      	adds	r1, r7, r0
 8003e80:	220c      	movs	r2, #12
 8003e82:	18b8      	adds	r0, r7, r2
 8003e84:	2201      	movs	r2, #1
 8003e86:	f7ff fcde 	bl	8003846 <bme68x_set_regs>
 8003e8a:	0003      	movs	r3, r0
 8003e8c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8003e8e:	230f      	movs	r3, #15
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	b25b      	sxtb	r3, r3
}
 8003e96:	0018      	movs	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b005      	add	sp, #20
 8003e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e9e:	46c0      	nop			@ (mov r8, r8)
 8003ea0:	00002710 	.word	0x00002710

08003ea4 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8003ea4:	b5b0      	push	{r4, r5, r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d012      	beq.n	8003eda <bme68x_get_op_mode+0x36>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8003eb4:	230f      	movs	r3, #15
 8003eb6:	18fc      	adds	r4, r7, r3
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	250e      	movs	r5, #14
 8003ebc:	1979      	adds	r1, r7, r5
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	2074      	movs	r0, #116	@ 0x74
 8003ec2:	f7ff fd6d 	bl	80039a0 <bme68x_get_regs>
 8003ec6:	0003      	movs	r3, r0
 8003ec8:	7023      	strb	r3, [r4, #0]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8003eca:	197b      	adds	r3, r7, r5
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	2203      	movs	r2, #3
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	701a      	strb	r2, [r3, #0]
 8003ed8:	e003      	b.n	8003ee2 <bme68x_get_op_mode+0x3e>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8003eda:	230f      	movs	r3, #15
 8003edc:	18fb      	adds	r3, r7, r3
 8003ede:	22ff      	movs	r2, #255	@ 0xff
 8003ee0:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8003ee2:	230f      	movs	r3, #15
 8003ee4:	18fb      	adds	r3, r7, r3
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	b25b      	sxtb	r3, r3
}
 8003eea:	0018      	movs	r0, r3
 8003eec:	46bd      	mov	sp, r7
 8003eee:	b004      	add	sp, #16
 8003ef0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003ef4 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8003ef4:	b5b0      	push	{r4, r5, r7, lr}
 8003ef6:	b08a      	sub	sp, #40	@ 0x28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60b9      	str	r1, [r7, #8]
 8003efc:	607a      	str	r2, [r7, #4]
 8003efe:	230f      	movs	r3, #15
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	1c02      	adds	r2, r0, #0
 8003f04:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 8003f06:	2300      	movs	r3, #0
 8003f08:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8003f0a:	2314      	movs	r3, #20
 8003f0c:	18fb      	adds	r3, r7, r3
 8003f0e:	4a37      	ldr	r2, [pc, #220]	@ (8003fec <bme68x_get_meas_dur+0xf8>)
 8003f10:	6811      	ldr	r1, [r2, #0]
 8003f12:	6019      	str	r1, [r3, #0]
 8003f14:	8892      	ldrh	r2, [r2, #4]
 8003f16:	809a      	strh	r2, [r3, #4]

    if (conf != NULL)
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d061      	beq.n	8003fe2 <bme68x_get_meas_dur+0xee>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	3301      	adds	r3, #1
 8003f22:	2527      	movs	r5, #39	@ 0x27
 8003f24:	197c      	adds	r4, r7, r5
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	2105      	movs	r1, #5
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f001 fb66 	bl	80055fc <boundary_check>
 8003f30:	0003      	movs	r3, r0
 8003f32:	7023      	strb	r3, [r4, #0]

        if (rslt == BME68X_OK)
 8003f34:	002a      	movs	r2, r5
 8003f36:	18bb      	adds	r3, r7, r2
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	b25b      	sxtb	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d109      	bne.n	8003f54 <bme68x_get_meas_dur+0x60>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	3302      	adds	r3, #2
 8003f44:	18bc      	adds	r4, r7, r2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	2105      	movs	r1, #5
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f001 fb56 	bl	80055fc <boundary_check>
 8003f50:	0003      	movs	r3, r0
 8003f52:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003f54:	2227      	movs	r2, #39	@ 0x27
 8003f56:	18bb      	adds	r3, r7, r2
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	b25b      	sxtb	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d108      	bne.n	8003f72 <bme68x_get_meas_dur+0x7e>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	18bc      	adds	r4, r7, r2
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	2105      	movs	r1, #5
 8003f68:	0018      	movs	r0, r3
 8003f6a:	f001 fb47 	bl	80055fc <boundary_check>
 8003f6e:	0003      	movs	r3, r0
 8003f70:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 8003f72:	2327      	movs	r3, #39	@ 0x27
 8003f74:	18fb      	adds	r3, r7, r3
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	b25b      	sxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d131      	bne.n	8003fe2 <bme68x_get_meas_dur+0xee>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	785b      	ldrb	r3, [r3, #1]
 8003f82:	001a      	movs	r2, r3
 8003f84:	2114      	movs	r1, #20
 8003f86:	187b      	adds	r3, r7, r1
 8003f88:	5c9b      	ldrb	r3, [r3, r2]
 8003f8a:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	789b      	ldrb	r3, [r3, #2]
 8003f90:	001a      	movs	r2, r3
 8003f92:	187b      	adds	r3, r7, r1
 8003f94:	5c9b      	ldrb	r3, [r3, r2]
 8003f96:	001a      	movs	r2, r3
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	189b      	adds	r3, r3, r2
 8003f9c:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	001a      	movs	r2, r3
 8003fa4:	187b      	adds	r3, r7, r1
 8003fa6:	5c9b      	ldrb	r3, [r3, r2]
 8003fa8:	001a      	movs	r2, r3
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	189b      	adds	r3, r3, r2
 8003fae:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8003ff0 <bme68x_get_meas_dur+0xfc>)
 8003fb4:	4353      	muls	r3, r2
 8003fb6:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	4a0e      	ldr	r2, [pc, #56]	@ (8003ff4 <bme68x_get_meas_dur+0x100>)
 8003fbc:	4694      	mov	ip, r2
 8003fbe:	4463      	add	r3, ip
 8003fc0:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8003ff8 <bme68x_get_meas_dur+0x104>)
 8003fc6:	4694      	mov	ip, r2
 8003fc8:	4463      	add	r3, ip
 8003fca:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8003fcc:	230f      	movs	r3, #15
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d005      	beq.n	8003fe2 <bme68x_get_meas_dur+0xee>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	22fa      	movs	r2, #250	@ 0xfa
 8003fda:	0092      	lsls	r2, r2, #2
 8003fdc:	4694      	mov	ip, r2
 8003fde:	4463      	add	r3, ip
 8003fe0:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
}
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	b00a      	add	sp, #40	@ 0x28
 8003fea:	bdb0      	pop	{r4, r5, r7, pc}
 8003fec:	0800d618 	.word	0x0800d618
 8003ff0:	000007ab 	.word	0x000007ab
 8003ff4:	00000774 	.word	0x00000774
 8003ff8:	00000951 	.word	0x00000951

08003ffc <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 8003ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ffe:	b09b      	sub	sp, #108	@ 0x6c
 8004000:	af00      	add	r7, sp, #0
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	607a      	str	r2, [r7, #4]
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	260f      	movs	r6, #15
 800400a:	19bb      	adds	r3, r7, r6
 800400c:	1c02      	adds	r2, r0, #0
 800400e:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 8004010:	2366      	movs	r3, #102	@ 0x66
 8004012:	18fb      	adds	r3, r7, r3
 8004014:	2200      	movs	r2, #0
 8004016:	701a      	strb	r2, [r3, #0]
 8004018:	2365      	movs	r3, #101	@ 0x65
 800401a:	18fb      	adds	r3, r7, r3
 800401c:	2200      	movs	r2, #0
 800401e:	701a      	strb	r2, [r3, #0]
 8004020:	2364      	movs	r3, #100	@ 0x64
 8004022:	18fb      	adds	r3, r7, r3
 8004024:	2200      	movs	r2, #0
 8004026:	701a      	strb	r2, [r3, #0]
    struct bme68x_data *field_ptr[3] = { 0 };
 8004028:	2458      	movs	r4, #88	@ 0x58
 800402a:	193b      	adds	r3, r7, r4
 800402c:	0018      	movs	r0, r3
 800402e:	230c      	movs	r3, #12
 8004030:	001a      	movs	r2, r3
 8004032:	2100      	movs	r1, #0
 8004034:	f006 fcd6 	bl	800a9e4 <memset>
    struct bme68x_data field_data[3] = { { 0 } };
 8004038:	2510      	movs	r5, #16
 800403a:	197b      	adds	r3, r7, r5
 800403c:	0018      	movs	r0, r3
 800403e:	2348      	movs	r3, #72	@ 0x48
 8004040:	001a      	movs	r2, r3
 8004042:	2100      	movs	r1, #0
 8004044:	f006 fcce 	bl	800a9e4 <memset>

    field_ptr[0] = &field_data[0];
 8004048:	193b      	adds	r3, r7, r4
 800404a:	0029      	movs	r1, r5
 800404c:	187a      	adds	r2, r7, r1
 800404e:	601a      	str	r2, [r3, #0]
    field_ptr[1] = &field_data[1];
 8004050:	193b      	adds	r3, r7, r4
 8004052:	187a      	adds	r2, r7, r1
 8004054:	3218      	adds	r2, #24
 8004056:	605a      	str	r2, [r3, #4]
    field_ptr[2] = &field_data[2];
 8004058:	193b      	adds	r3, r7, r4
 800405a:	187a      	adds	r2, r7, r1
 800405c:	3230      	adds	r2, #48	@ 0x30
 800405e:	609a      	str	r2, [r3, #8]

    rslt = null_ptr_check(dev);
 8004060:	2567      	movs	r5, #103	@ 0x67
 8004062:	197c      	adds	r4, r7, r5
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	0018      	movs	r0, r3
 8004068:	f001 fb01 	bl	800566e <null_ptr_check>
 800406c:	0003      	movs	r3, r0
 800406e:	7023      	strb	r3, [r4, #0]
    if ((rslt == BME68X_OK) && (data != NULL))
 8004070:	002a      	movs	r2, r5
 8004072:	18bb      	adds	r3, r7, r2
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	b25b      	sxtb	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d000      	beq.n	800407e <bme68x_get_data+0x82>
 800407c:	e0e3      	b.n	8004246 <bme68x_get_data+0x24a>
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d100      	bne.n	8004086 <bme68x_get_data+0x8a>
 8004084:	e0df      	b.n	8004246 <bme68x_get_data+0x24a>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 8004086:	19bb      	adds	r3, r7, r6
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d122      	bne.n	80040d4 <bme68x_get_data+0xd8>
        {
            rslt = read_field_data(0, data, dev);
 800408e:	0015      	movs	r5, r2
 8004090:	18bc      	adds	r4, r7, r2
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	0019      	movs	r1, r3
 8004098:	2000      	movs	r0, #0
 800409a:	f000 fe67 	bl	8004d6c <read_field_data>
 800409e:	0003      	movs	r3, r0
 80040a0:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 80040a2:	197b      	adds	r3, r7, r5
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	b25b      	sxtb	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d000      	beq.n	80040ae <bme68x_get_data+0xb2>
 80040ac:	e0bd      	b.n	800422a <bme68x_get_data+0x22e>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	b25b      	sxtb	r3, r3
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	da04      	bge.n	80040c2 <bme68x_get_data+0xc6>
                {
                    new_fields = 1;
 80040b8:	2364      	movs	r3, #100	@ 0x64
 80040ba:	18fb      	adds	r3, r7, r3
 80040bc:	2201      	movs	r2, #1
 80040be:	701a      	strb	r2, [r3, #0]
 80040c0:	e0b3      	b.n	800422a <bme68x_get_data+0x22e>
                }
                else
                {
                    new_fields = 0;
 80040c2:	2364      	movs	r3, #100	@ 0x64
 80040c4:	18fb      	adds	r3, r7, r3
 80040c6:	2200      	movs	r2, #0
 80040c8:	701a      	strb	r2, [r3, #0]
                    rslt = BME68X_W_NO_NEW_DATA;
 80040ca:	2367      	movs	r3, #103	@ 0x67
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	2202      	movs	r2, #2
 80040d0:	701a      	strb	r2, [r3, #0]
 80040d2:	e0aa      	b.n	800422a <bme68x_get_data+0x22e>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 80040d4:	220f      	movs	r2, #15
 80040d6:	18bb      	adds	r3, r7, r2
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d004      	beq.n	80040e8 <bme68x_get_data+0xec>
 80040de:	18bb      	adds	r3, r7, r2
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d000      	beq.n	80040e8 <bme68x_get_data+0xec>
 80040e6:	e09c      	b.n	8004222 <bme68x_get_data+0x226>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 80040e8:	2367      	movs	r3, #103	@ 0x67
 80040ea:	18fc      	adds	r4, r7, r3
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	2358      	movs	r3, #88	@ 0x58
 80040f0:	18fb      	adds	r3, r7, r3
 80040f2:	0011      	movs	r1, r2
 80040f4:	0018      	movs	r0, r3
 80040f6:	f000 ffb9 	bl	800506c <read_all_field_data>
 80040fa:	0003      	movs	r3, r0
 80040fc:	7023      	strb	r3, [r4, #0]

            new_fields = 0;
 80040fe:	2364      	movs	r3, #100	@ 0x64
 8004100:	18fb      	adds	r3, r7, r3
 8004102:	2200      	movs	r2, #0
 8004104:	701a      	strb	r2, [r3, #0]
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8004106:	2366      	movs	r3, #102	@ 0x66
 8004108:	18fb      	adds	r3, r7, r3
 800410a:	2200      	movs	r2, #0
 800410c:	701a      	strb	r2, [r3, #0]
 800410e:	e016      	b.n	800413e <bme68x_get_data+0x142>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 8004110:	2366      	movs	r3, #102	@ 0x66
 8004112:	18fb      	adds	r3, r7, r3
 8004114:	781a      	ldrb	r2, [r3, #0]
 8004116:	2358      	movs	r3, #88	@ 0x58
 8004118:	18fb      	adds	r3, r7, r3
 800411a:	0092      	lsls	r2, r2, #2
 800411c:	58d3      	ldr	r3, [r2, r3]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	b25b      	sxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	da05      	bge.n	8004132 <bme68x_get_data+0x136>
                {
                    new_fields++;
 8004126:	2164      	movs	r1, #100	@ 0x64
 8004128:	187b      	adds	r3, r7, r1
 800412a:	781a      	ldrb	r2, [r3, #0]
 800412c:	187b      	adds	r3, r7, r1
 800412e:	3201      	adds	r2, #1
 8004130:	701a      	strb	r2, [r3, #0]
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8004132:	2166      	movs	r1, #102	@ 0x66
 8004134:	187b      	adds	r3, r7, r1
 8004136:	781a      	ldrb	r2, [r3, #0]
 8004138:	187b      	adds	r3, r7, r1
 800413a:	3201      	adds	r2, #1
 800413c:	701a      	strb	r2, [r3, #0]
 800413e:	2366      	movs	r3, #102	@ 0x66
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d805      	bhi.n	8004154 <bme68x_get_data+0x158>
 8004148:	2367      	movs	r3, #103	@ 0x67
 800414a:	18fb      	adds	r3, r7, r3
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	b25b      	sxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	d0dd      	beq.n	8004110 <bme68x_get_data+0x114>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8004154:	2366      	movs	r3, #102	@ 0x66
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]
 800415c:	e022      	b.n	80041a4 <bme68x_get_data+0x1a8>
            {
                for (j = i + 1; j < 3; j++)
 800415e:	2365      	movs	r3, #101	@ 0x65
 8004160:	18fb      	adds	r3, r7, r3
 8004162:	2266      	movs	r2, #102	@ 0x66
 8004164:	18ba      	adds	r2, r7, r2
 8004166:	7812      	ldrb	r2, [r2, #0]
 8004168:	3201      	adds	r2, #1
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	e00f      	b.n	800418e <bme68x_get_data+0x192>
                {
                    sort_sensor_data(i, j, field_ptr);
 800416e:	2358      	movs	r3, #88	@ 0x58
 8004170:	18fa      	adds	r2, r7, r3
 8004172:	2465      	movs	r4, #101	@ 0x65
 8004174:	193b      	adds	r3, r7, r4
 8004176:	7819      	ldrb	r1, [r3, #0]
 8004178:	2366      	movs	r3, #102	@ 0x66
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	0018      	movs	r0, r3
 8004180:	f001 fc62 	bl	8005a48 <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 8004184:	193b      	adds	r3, r7, r4
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	193b      	adds	r3, r7, r4
 800418a:	3201      	adds	r2, #1
 800418c:	701a      	strb	r2, [r3, #0]
 800418e:	2365      	movs	r3, #101	@ 0x65
 8004190:	18fb      	adds	r3, r7, r3
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b02      	cmp	r3, #2
 8004196:	d9ea      	bls.n	800416e <bme68x_get_data+0x172>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8004198:	2166      	movs	r1, #102	@ 0x66
 800419a:	187b      	adds	r3, r7, r1
 800419c:	781a      	ldrb	r2, [r3, #0]
 800419e:	187b      	adds	r3, r7, r1
 80041a0:	3201      	adds	r2, #1
 80041a2:	701a      	strb	r2, [r3, #0]
 80041a4:	2366      	movs	r3, #102	@ 0x66
 80041a6:	18fb      	adds	r3, r7, r3
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d805      	bhi.n	80041ba <bme68x_get_data+0x1be>
 80041ae:	2367      	movs	r3, #103	@ 0x67
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	b25b      	sxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0d1      	beq.n	800415e <bme68x_get_data+0x162>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80041ba:	2366      	movs	r3, #102	@ 0x66
 80041bc:	18fb      	adds	r3, r7, r3
 80041be:	2200      	movs	r2, #0
 80041c0:	701a      	strb	r2, [r3, #0]
 80041c2:	e019      	b.n	80041f8 <bme68x_get_data+0x1fc>
            {
                data[i] = *field_ptr[i];
 80041c4:	2566      	movs	r5, #102	@ 0x66
 80041c6:	197b      	adds	r3, r7, r5
 80041c8:	781a      	ldrb	r2, [r3, #0]
 80041ca:	2358      	movs	r3, #88	@ 0x58
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	0092      	lsls	r2, r2, #2
 80041d0:	58d1      	ldr	r1, [r2, r3]
 80041d2:	197b      	adds	r3, r7, r5
 80041d4:	781a      	ldrb	r2, [r3, #0]
 80041d6:	0013      	movs	r3, r2
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	189b      	adds	r3, r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	001a      	movs	r2, r3
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	189b      	adds	r3, r3, r2
 80041e4:	000a      	movs	r2, r1
 80041e6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80041e8:	c313      	stmia	r3!, {r0, r1, r4}
 80041ea:	ca13      	ldmia	r2!, {r0, r1, r4}
 80041ec:	c313      	stmia	r3!, {r0, r1, r4}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80041ee:	197b      	adds	r3, r7, r5
 80041f0:	781a      	ldrb	r2, [r3, #0]
 80041f2:	197b      	adds	r3, r7, r5
 80041f4:	3201      	adds	r2, #1
 80041f6:	701a      	strb	r2, [r3, #0]
 80041f8:	2366      	movs	r3, #102	@ 0x66
 80041fa:	18fb      	adds	r3, r7, r3
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d805      	bhi.n	800420e <bme68x_get_data+0x212>
 8004202:	2367      	movs	r3, #103	@ 0x67
 8004204:	18fb      	adds	r3, r7, r3
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	b25b      	sxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d0da      	beq.n	80041c4 <bme68x_get_data+0x1c8>
            }

            if (new_fields == 0)
 800420e:	2364      	movs	r3, #100	@ 0x64
 8004210:	18fb      	adds	r3, r7, r3
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d108      	bne.n	800422a <bme68x_get_data+0x22e>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8004218:	2367      	movs	r3, #103	@ 0x67
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	2202      	movs	r2, #2
 800421e:	701a      	strb	r2, [r3, #0]
            if (new_fields == 0)
 8004220:	e003      	b.n	800422a <bme68x_get_data+0x22e>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 8004222:	2367      	movs	r3, #103	@ 0x67
 8004224:	18fb      	adds	r3, r7, r3
 8004226:	2201      	movs	r2, #1
 8004228:	701a      	strb	r2, [r3, #0]
        }

        if (n_data == NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d104      	bne.n	800423a <bme68x_get_data+0x23e>
        {
            rslt = BME68X_E_NULL_PTR;
 8004230:	2367      	movs	r3, #103	@ 0x67
 8004232:	18fb      	adds	r3, r7, r3
 8004234:	22ff      	movs	r2, #255	@ 0xff
 8004236:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8004238:	e009      	b.n	800424e <bme68x_get_data+0x252>
        }
        else
        {
            *n_data = new_fields;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2264      	movs	r2, #100	@ 0x64
 800423e:	18ba      	adds	r2, r7, r2
 8004240:	7812      	ldrb	r2, [r2, #0]
 8004242:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8004244:	e003      	b.n	800424e <bme68x_get_data+0x252>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8004246:	2367      	movs	r3, #103	@ 0x67
 8004248:	18fb      	adds	r3, r7, r3
 800424a:	22ff      	movs	r2, #255	@ 0xff
 800424c:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800424e:	2367      	movs	r3, #103	@ 0x67
 8004250:	18fb      	adds	r3, r7, r3
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	b25b      	sxtb	r3, r3
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b01b      	add	sp, #108	@ 0x6c
 800425c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004260 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8004260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004262:	b089      	sub	sp, #36	@ 0x24
 8004264:	af00      	add	r7, sp, #0
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	607a      	str	r2, [r7, #4]
 800426a:	260f      	movs	r6, #15
 800426c:	19bb      	adds	r3, r7, r6
 800426e:	1c02      	adds	r2, r0, #0
 8004270:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t nb_conv = 0;
 8004272:	231c      	movs	r3, #28
 8004274:	18fb      	adds	r3, r7, r3
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
    uint8_t hctrl, run_gas = 0;
 800427a:	221d      	movs	r2, #29
 800427c:	18bb      	adds	r3, r7, r2
 800427e:	2200      	movs	r2, #0
 8004280:	701a      	strb	r2, [r3, #0]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 8004282:	2214      	movs	r2, #20
 8004284:	18bb      	adds	r3, r7, r2
 8004286:	4a53      	ldr	r2, [pc, #332]	@ (80043d4 <bme68x_set_heatr_conf+0x174>)
 8004288:	801a      	strh	r2, [r3, #0]

    if (conf != NULL)
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d100      	bne.n	8004292 <bme68x_set_heatr_conf+0x32>
 8004290:	e094      	b.n	80043bc <bme68x_set_heatr_conf+0x15c>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8004292:	251f      	movs	r5, #31
 8004294:	197c      	adds	r4, r7, r5
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	0019      	movs	r1, r3
 800429a:	2000      	movs	r0, #0
 800429c:	f7ff fd82 	bl	8003da4 <bme68x_set_op_mode>
 80042a0:	0003      	movs	r3, r0
 80042a2:	7023      	strb	r3, [r4, #0]
        if (rslt == BME68X_OK)
 80042a4:	197b      	adds	r3, r7, r5
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	b25b      	sxtb	r3, r3
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10b      	bne.n	80042c6 <bme68x_set_heatr_conf+0x66>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 80042ae:	197c      	adds	r4, r7, r5
 80042b0:	687d      	ldr	r5, [r7, #4]
 80042b2:	231c      	movs	r3, #28
 80042b4:	18fa      	adds	r2, r7, r3
 80042b6:	19bb      	adds	r3, r7, r6
 80042b8:	7819      	ldrb	r1, [r3, #0]
 80042ba:	68b8      	ldr	r0, [r7, #8]
 80042bc:	002b      	movs	r3, r5
 80042be:	f001 f9f9 	bl	80056b4 <set_conf>
 80042c2:	0003      	movs	r3, r0
 80042c4:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME68X_OK)
 80042c6:	251f      	movs	r5, #31
 80042c8:	197b      	adds	r3, r7, r5
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	b25b      	sxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d000      	beq.n	80042d4 <bme68x_set_heatr_conf+0x74>
 80042d2:	e077      	b.n	80043c4 <bme68x_set_heatr_conf+0x164>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 80042d4:	197c      	adds	r4, r7, r5
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2218      	movs	r2, #24
 80042da:	18b9      	adds	r1, r7, r2
 80042dc:	2202      	movs	r2, #2
 80042de:	2070      	movs	r0, #112	@ 0x70
 80042e0:	f7ff fb5e 	bl	80039a0 <bme68x_get_regs>
 80042e4:	0003      	movs	r3, r0
 80042e6:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 80042e8:	197b      	adds	r3, r7, r5
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	b25b      	sxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d168      	bne.n	80043c4 <bme68x_set_heatr_conf+0x164>
            {
                if (conf->enable == BME68X_ENABLE)
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d111      	bne.n	800431e <bme68x_set_heatr_conf+0xbe>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 80042fa:	231e      	movs	r3, #30
 80042fc:	18fb      	adds	r3, r7, r3
 80042fe:	2200      	movs	r2, #0
 8004300:	701a      	strb	r2, [r3, #0]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d104      	bne.n	8004314 <bme68x_set_heatr_conf+0xb4>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 800430a:	231d      	movs	r3, #29
 800430c:	18fb      	adds	r3, r7, r3
 800430e:	2202      	movs	r2, #2
 8004310:	701a      	strb	r2, [r3, #0]
 8004312:	e00c      	b.n	800432e <bme68x_set_heatr_conf+0xce>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 8004314:	231d      	movs	r3, #29
 8004316:	18fb      	adds	r3, r7, r3
 8004318:	2201      	movs	r2, #1
 800431a:	701a      	strb	r2, [r3, #0]
 800431c:	e007      	b.n	800432e <bme68x_set_heatr_conf+0xce>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 800431e:	231e      	movs	r3, #30
 8004320:	18fb      	adds	r3, r7, r3
 8004322:	2201      	movs	r2, #1
 8004324:	701a      	strb	r2, [r3, #0]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 8004326:	231d      	movs	r3, #29
 8004328:	18fb      	adds	r3, r7, r3
 800432a:	2200      	movs	r2, #0
 800432c:	701a      	strb	r2, [r3, #0]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 800432e:	2018      	movs	r0, #24
 8004330:	183b      	adds	r3, r7, r0
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	b25b      	sxtb	r3, r3
 8004336:	2208      	movs	r2, #8
 8004338:	4393      	bics	r3, r2
 800433a:	b25a      	sxtb	r2, r3
 800433c:	231e      	movs	r3, #30
 800433e:	18fb      	adds	r3, r7, r3
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	b25b      	sxtb	r3, r3
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	b25b      	sxtb	r3, r3
 8004348:	2108      	movs	r1, #8
 800434a:	400b      	ands	r3, r1
 800434c:	b25b      	sxtb	r3, r3
 800434e:	4313      	orrs	r3, r2
 8004350:	b25b      	sxtb	r3, r3
 8004352:	b2da      	uxtb	r2, r3
 8004354:	183b      	adds	r3, r7, r0
 8004356:	701a      	strb	r2, [r3, #0]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 8004358:	183b      	adds	r3, r7, r0
 800435a:	785b      	ldrb	r3, [r3, #1]
 800435c:	b25b      	sxtb	r3, r3
 800435e:	220f      	movs	r2, #15
 8004360:	4393      	bics	r3, r2
 8004362:	b25a      	sxtb	r2, r3
 8004364:	231c      	movs	r3, #28
 8004366:	18fb      	adds	r3, r7, r3
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	b25b      	sxtb	r3, r3
 800436c:	210f      	movs	r1, #15
 800436e:	400b      	ands	r3, r1
 8004370:	b25b      	sxtb	r3, r3
 8004372:	4313      	orrs	r3, r2
 8004374:	b25b      	sxtb	r3, r3
 8004376:	b2da      	uxtb	r2, r3
 8004378:	183b      	adds	r3, r7, r0
 800437a:	705a      	strb	r2, [r3, #1]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 800437c:	183b      	adds	r3, r7, r0
 800437e:	785b      	ldrb	r3, [r3, #1]
 8004380:	b25b      	sxtb	r3, r3
 8004382:	2230      	movs	r2, #48	@ 0x30
 8004384:	4393      	bics	r3, r2
 8004386:	b25a      	sxtb	r2, r3
 8004388:	231d      	movs	r3, #29
 800438a:	18fb      	adds	r3, r7, r3
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	b25b      	sxtb	r3, r3
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	b25b      	sxtb	r3, r3
 8004394:	2130      	movs	r1, #48	@ 0x30
 8004396:	400b      	ands	r3, r1
 8004398:	b25b      	sxtb	r3, r3
 800439a:	4313      	orrs	r3, r2
 800439c:	b25b      	sxtb	r3, r3
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	183b      	adds	r3, r7, r0
 80043a2:	705a      	strb	r2, [r3, #1]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 80043a4:	231f      	movs	r3, #31
 80043a6:	18fc      	adds	r4, r7, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	1839      	adds	r1, r7, r0
 80043ac:	2214      	movs	r2, #20
 80043ae:	18b8      	adds	r0, r7, r2
 80043b0:	2202      	movs	r2, #2
 80043b2:	f7ff fa48 	bl	8003846 <bme68x_set_regs>
 80043b6:	0003      	movs	r3, r0
 80043b8:	7023      	strb	r3, [r4, #0]
 80043ba:	e003      	b.n	80043c4 <bme68x_set_heatr_conf+0x164>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80043bc:	231f      	movs	r3, #31
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	22ff      	movs	r2, #255	@ 0xff
 80043c2:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 80043c4:	231f      	movs	r3, #31
 80043c6:	18fb      	adds	r3, r7, r3
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	b25b      	sxtb	r3, r3
}
 80043cc:	0018      	movs	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	b009      	add	sp, #36	@ 0x24
 80043d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043d4:	00007170 	.word	0x00007170

080043d8 <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 80043d8:	b5b0      	push	{r4, r5, r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f7fd f994 	bl	8001710 <__aeabi_ui2f>
 80043e8:	1c03      	adds	r3, r0, #0
 80043ea:	218d      	movs	r1, #141	@ 0x8d
 80043ec:	05c9      	lsls	r1, r1, #23
 80043ee:	1c18      	adds	r0, r3, #0
 80043f0:	f7fc fb92 	bl	8000b18 <__aeabi_fdiv>
 80043f4:	1c03      	adds	r3, r0, #0
 80043f6:	1c1c      	adds	r4, r3, #0
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	8bdb      	ldrh	r3, [r3, #30]
 80043fc:	0018      	movs	r0, r3
 80043fe:	f7fd f987 	bl	8001710 <__aeabi_ui2f>
 8004402:	1c03      	adds	r3, r0, #0
 8004404:	2189      	movs	r1, #137	@ 0x89
 8004406:	05c9      	lsls	r1, r1, #23
 8004408:	1c18      	adds	r0, r3, #0
 800440a:	f7fc fb85 	bl	8000b18 <__aeabi_fdiv>
 800440e:	1c03      	adds	r3, r0, #0
 8004410:	1c19      	adds	r1, r3, #0
 8004412:	1c20      	adds	r0, r4, #0
 8004414:	f7fc fea8 	bl	8001168 <__aeabi_fsub>
 8004418:	1c03      	adds	r3, r0, #0
 800441a:	1c1c      	adds	r4, r3, #0
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2220      	movs	r2, #32
 8004420:	5e9b      	ldrsh	r3, [r3, r2]
 8004422:	0018      	movs	r0, r3
 8004424:	f7fd f924 	bl	8001670 <__aeabi_i2f>
 8004428:	1c03      	adds	r3, r0, #0
 800442a:	1c19      	adds	r1, r3, #0
 800442c:	1c20      	adds	r0, r4, #0
 800442e:	f7fc fd41 	bl	8000eb4 <__aeabi_fmul>
 8004432:	1c03      	adds	r3, r0, #0
 8004434:	617b      	str	r3, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fd f96a 	bl	8001710 <__aeabi_ui2f>
 800443c:	1c03      	adds	r3, r0, #0
 800443e:	2190      	movs	r1, #144	@ 0x90
 8004440:	05c9      	lsls	r1, r1, #23
 8004442:	1c18      	adds	r0, r3, #0
 8004444:	f7fc fb68 	bl	8000b18 <__aeabi_fdiv>
 8004448:	1c03      	adds	r3, r0, #0
 800444a:	1c1c      	adds	r4, r3, #0
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	8bdb      	ldrh	r3, [r3, #30]
 8004450:	0018      	movs	r0, r3
 8004452:	f7fd f95d 	bl	8001710 <__aeabi_ui2f>
 8004456:	1c03      	adds	r3, r0, #0
 8004458:	218c      	movs	r1, #140	@ 0x8c
 800445a:	05c9      	lsls	r1, r1, #23
 800445c:	1c18      	adds	r0, r3, #0
 800445e:	f7fc fb5b 	bl	8000b18 <__aeabi_fdiv>
 8004462:	1c03      	adds	r3, r0, #0
 8004464:	1c19      	adds	r1, r3, #0
 8004466:	1c20      	adds	r0, r4, #0
 8004468:	f7fc fe7e 	bl	8001168 <__aeabi_fsub>
 800446c:	1c03      	adds	r3, r0, #0
 800446e:	1c1c      	adds	r4, r3, #0
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f7fd f94d 	bl	8001710 <__aeabi_ui2f>
 8004476:	1c03      	adds	r3, r0, #0
 8004478:	2190      	movs	r1, #144	@ 0x90
 800447a:	05c9      	lsls	r1, r1, #23
 800447c:	1c18      	adds	r0, r3, #0
 800447e:	f7fc fb4b 	bl	8000b18 <__aeabi_fdiv>
 8004482:	1c03      	adds	r3, r0, #0
 8004484:	1c1d      	adds	r5, r3, #0
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	8bdb      	ldrh	r3, [r3, #30]
 800448a:	0018      	movs	r0, r3
 800448c:	f7fd f940 	bl	8001710 <__aeabi_ui2f>
 8004490:	1c03      	adds	r3, r0, #0
 8004492:	218c      	movs	r1, #140	@ 0x8c
 8004494:	05c9      	lsls	r1, r1, #23
 8004496:	1c18      	adds	r0, r3, #0
 8004498:	f7fc fb3e 	bl	8000b18 <__aeabi_fdiv>
 800449c:	1c03      	adds	r3, r0, #0
 800449e:	1c19      	adds	r1, r3, #0
 80044a0:	1c28      	adds	r0, r5, #0
 80044a2:	f7fc fe61 	bl	8001168 <__aeabi_fsub>
 80044a6:	1c03      	adds	r3, r0, #0
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80044a8:	1c19      	adds	r1, r3, #0
 80044aa:	1c20      	adds	r0, r4, #0
 80044ac:	f7fc fd02 	bl	8000eb4 <__aeabi_fmul>
 80044b0:	1c03      	adds	r3, r0, #0
 80044b2:	1c1c      	adds	r4, r3, #0
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	2222      	movs	r2, #34	@ 0x22
 80044b8:	569b      	ldrsb	r3, [r3, r2]
 80044ba:	0018      	movs	r0, r3
 80044bc:	f7fd f8d8 	bl	8001670 <__aeabi_i2f>
 80044c0:	1c03      	adds	r3, r0, #0
 80044c2:	2183      	movs	r1, #131	@ 0x83
 80044c4:	05c9      	lsls	r1, r1, #23
 80044c6:	1c18      	adds	r0, r3, #0
 80044c8:	f7fc fcf4 	bl	8000eb4 <__aeabi_fmul>
 80044cc:	1c03      	adds	r3, r0, #0
    var2 =
 80044ce:	1c19      	adds	r1, r3, #0
 80044d0:	1c20      	adds	r0, r4, #0
 80044d2:	f7fc fcef 	bl	8000eb4 <__aeabi_fmul>
 80044d6:	1c03      	adds	r3, r0, #0
 80044d8:	613b      	str	r3, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 80044da:	6939      	ldr	r1, [r7, #16]
 80044dc:	6978      	ldr	r0, [r7, #20]
 80044de:	f7fc f929 	bl	8000734 <__aeabi_fadd>
 80044e2:	1c03      	adds	r3, r0, #0
 80044e4:	1c1a      	adds	r2, r3, #0
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ee:	4905      	ldr	r1, [pc, #20]	@ (8004504 <calc_temperature+0x12c>)
 80044f0:	1c18      	adds	r0, r3, #0
 80044f2:	f7fc fb11 	bl	8000b18 <__aeabi_fdiv>
 80044f6:	1c03      	adds	r3, r0, #0
 80044f8:	60fb      	str	r3, [r7, #12]

    return calc_temp;
 80044fa:	68fb      	ldr	r3, [r7, #12]
}
 80044fc:	1c18      	adds	r0, r3, #0
 80044fe:	46bd      	mov	sp, r7
 8004500:	b006      	add	sp, #24
 8004502:	bdb0      	pop	{r4, r5, r7, pc}
 8004504:	45a00000 	.word	0x45a00000

08004508 <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 8004508:	b590      	push	{r4, r7, lr}
 800450a:	b087      	sub	sp, #28
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004516:	2180      	movs	r1, #128	@ 0x80
 8004518:	05c9      	lsls	r1, r1, #23
 800451a:	1c18      	adds	r0, r3, #0
 800451c:	f7fc fafc 	bl	8000b18 <__aeabi_fdiv>
 8004520:	1c03      	adds	r3, r0, #0
 8004522:	49a7      	ldr	r1, [pc, #668]	@ (80047c0 <calc_pressure+0x2b8>)
 8004524:	1c18      	adds	r0, r3, #0
 8004526:	f7fc fe1f 	bl	8001168 <__aeabi_fsub>
 800452a:	1c03      	adds	r3, r0, #0
 800452c:	613b      	str	r3, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 800452e:	6939      	ldr	r1, [r7, #16]
 8004530:	6938      	ldr	r0, [r7, #16]
 8004532:	f7fc fcbf 	bl	8000eb4 <__aeabi_fmul>
 8004536:	1c03      	adds	r3, r0, #0
 8004538:	1c1c      	adds	r4, r3, #0
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	222e      	movs	r2, #46	@ 0x2e
 800453e:	569b      	ldrsb	r3, [r3, r2]
 8004540:	0018      	movs	r0, r3
 8004542:	f7fd f895 	bl	8001670 <__aeabi_i2f>
 8004546:	1c03      	adds	r3, r0, #0
 8004548:	2190      	movs	r1, #144	@ 0x90
 800454a:	05c9      	lsls	r1, r1, #23
 800454c:	1c18      	adds	r0, r3, #0
 800454e:	f7fc fae3 	bl	8000b18 <__aeabi_fdiv>
 8004552:	1c03      	adds	r3, r0, #0
 8004554:	1c19      	adds	r1, r3, #0
 8004556:	1c20      	adds	r0, r4, #0
 8004558:	f7fc fcac 	bl	8000eb4 <__aeabi_fmul>
 800455c:	1c03      	adds	r3, r0, #0
 800455e:	60fb      	str	r3, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	222c      	movs	r2, #44	@ 0x2c
 8004564:	5e9b      	ldrsh	r3, [r3, r2]
 8004566:	0018      	movs	r0, r3
 8004568:	f7fd f882 	bl	8001670 <__aeabi_i2f>
 800456c:	1c03      	adds	r3, r0, #0
 800456e:	6939      	ldr	r1, [r7, #16]
 8004570:	1c18      	adds	r0, r3, #0
 8004572:	f7fc fc9f 	bl	8000eb4 <__aeabi_fmul>
 8004576:	1c03      	adds	r3, r0, #0
 8004578:	1c19      	adds	r1, r3, #0
 800457a:	1c18      	adds	r0, r3, #0
 800457c:	f7fc f8da 	bl	8000734 <__aeabi_fadd>
 8004580:	1c03      	adds	r3, r0, #0
 8004582:	1c19      	adds	r1, r3, #0
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f7fc f8d5 	bl	8000734 <__aeabi_fadd>
 800458a:	1c03      	adds	r3, r0, #0
 800458c:	60fb      	str	r3, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 800458e:	2181      	movs	r1, #129	@ 0x81
 8004590:	05c9      	lsls	r1, r1, #23
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f7fc fac0 	bl	8000b18 <__aeabi_fdiv>
 8004598:	1c03      	adds	r3, r0, #0
 800459a:	1c1c      	adds	r4, r3, #0
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	222a      	movs	r2, #42	@ 0x2a
 80045a0:	5e9b      	ldrsh	r3, [r3, r2]
 80045a2:	0018      	movs	r0, r3
 80045a4:	f7fd f864 	bl	8001670 <__aeabi_i2f>
 80045a8:	1c03      	adds	r3, r0, #0
 80045aa:	218f      	movs	r1, #143	@ 0x8f
 80045ac:	05c9      	lsls	r1, r1, #23
 80045ae:	1c18      	adds	r0, r3, #0
 80045b0:	f7fc fc80 	bl	8000eb4 <__aeabi_fmul>
 80045b4:	1c03      	adds	r3, r0, #0
 80045b6:	1c19      	adds	r1, r3, #0
 80045b8:	1c20      	adds	r0, r4, #0
 80045ba:	f7fc f8bb 	bl	8000734 <__aeabi_fadd>
 80045be:	1c03      	adds	r3, r0, #0
 80045c0:	60fb      	str	r3, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2228      	movs	r2, #40	@ 0x28
 80045c6:	569b      	ldrsb	r3, [r3, r2]
 80045c8:	0018      	movs	r0, r3
 80045ca:	f7fd f851 	bl	8001670 <__aeabi_i2f>
 80045ce:	1c03      	adds	r3, r0, #0
 80045d0:	6939      	ldr	r1, [r7, #16]
 80045d2:	1c18      	adds	r0, r3, #0
 80045d4:	f7fc fc6e 	bl	8000eb4 <__aeabi_fmul>
 80045d8:	1c03      	adds	r3, r0, #0
 80045da:	6939      	ldr	r1, [r7, #16]
 80045dc:	1c18      	adds	r0, r3, #0
 80045de:	f7fc fc69 	bl	8000eb4 <__aeabi_fmul>
 80045e2:	1c03      	adds	r3, r0, #0
 80045e4:	218d      	movs	r1, #141	@ 0x8d
 80045e6:	05c9      	lsls	r1, r1, #23
 80045e8:	1c18      	adds	r0, r3, #0
 80045ea:	f7fc fa95 	bl	8000b18 <__aeabi_fdiv>
 80045ee:	1c03      	adds	r3, r0, #0
 80045f0:	1c1c      	adds	r4, r3, #0
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2226      	movs	r2, #38	@ 0x26
 80045f6:	5e9b      	ldrsh	r3, [r3, r2]
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7fd f839 	bl	8001670 <__aeabi_i2f>
 80045fe:	1c03      	adds	r3, r0, #0
 8004600:	6939      	ldr	r1, [r7, #16]
 8004602:	1c18      	adds	r0, r3, #0
 8004604:	f7fc fc56 	bl	8000eb4 <__aeabi_fmul>
 8004608:	1c03      	adds	r3, r0, #0
 800460a:	1c19      	adds	r1, r3, #0
 800460c:	1c20      	adds	r0, r4, #0
 800460e:	f7fc f891 	bl	8000734 <__aeabi_fadd>
 8004612:	1c03      	adds	r3, r0, #0
 8004614:	2192      	movs	r1, #146	@ 0x92
 8004616:	05c9      	lsls	r1, r1, #23
 8004618:	1c18      	adds	r0, r3, #0
 800461a:	f7fc fa7d 	bl	8000b18 <__aeabi_fdiv>
 800461e:	1c03      	adds	r3, r0, #0
 8004620:	613b      	str	r3, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 8004622:	218e      	movs	r1, #142	@ 0x8e
 8004624:	05c9      	lsls	r1, r1, #23
 8004626:	6938      	ldr	r0, [r7, #16]
 8004628:	f7fc fa76 	bl	8000b18 <__aeabi_fdiv>
 800462c:	1c03      	adds	r3, r0, #0
 800462e:	21fe      	movs	r1, #254	@ 0xfe
 8004630:	0589      	lsls	r1, r1, #22
 8004632:	1c18      	adds	r0, r3, #0
 8004634:	f7fc f87e 	bl	8000734 <__aeabi_fadd>
 8004638:	1c03      	adds	r3, r0, #0
 800463a:	1c1c      	adds	r4, r3, #0
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004640:	0018      	movs	r0, r3
 8004642:	f7fd f865 	bl	8001710 <__aeabi_ui2f>
 8004646:	1c03      	adds	r3, r0, #0
 8004648:	1c19      	adds	r1, r3, #0
 800464a:	1c20      	adds	r0, r4, #0
 800464c:	f7fc fc32 	bl	8000eb4 <__aeabi_fmul>
 8004650:	1c03      	adds	r3, r0, #0
 8004652:	613b      	str	r3, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7fd f85b 	bl	8001710 <__aeabi_ui2f>
 800465a:	1c03      	adds	r3, r0, #0
 800465c:	1c19      	adds	r1, r3, #0
 800465e:	2093      	movs	r0, #147	@ 0x93
 8004660:	05c0      	lsls	r0, r0, #23
 8004662:	f7fc fd81 	bl	8001168 <__aeabi_fsub>
 8004666:	1c03      	adds	r3, r0, #0
 8004668:	617b      	str	r3, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 800466a:	6938      	ldr	r0, [r7, #16]
 800466c:	f7fc ffe0 	bl	8001630 <__aeabi_f2iz>
 8004670:	1e03      	subs	r3, r0, #0
 8004672:	d100      	bne.n	8004676 <calc_pressure+0x16e>
 8004674:	e09c      	b.n	80047b0 <calc_pressure+0x2a8>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 8004676:	218b      	movs	r1, #139	@ 0x8b
 8004678:	05c9      	lsls	r1, r1, #23
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f7fc fa4c 	bl	8000b18 <__aeabi_fdiv>
 8004680:	1c03      	adds	r3, r0, #0
 8004682:	1c19      	adds	r1, r3, #0
 8004684:	6978      	ldr	r0, [r7, #20]
 8004686:	f7fc fd6f 	bl	8001168 <__aeabi_fsub>
 800468a:	1c03      	adds	r3, r0, #0
 800468c:	494d      	ldr	r1, [pc, #308]	@ (80047c4 <calc_pressure+0x2bc>)
 800468e:	1c18      	adds	r0, r3, #0
 8004690:	f7fc fc10 	bl	8000eb4 <__aeabi_fmul>
 8004694:	1c03      	adds	r3, r0, #0
 8004696:	6939      	ldr	r1, [r7, #16]
 8004698:	1c18      	adds	r0, r3, #0
 800469a:	f7fc fa3d 	bl	8000b18 <__aeabi_fdiv>
 800469e:	1c03      	adds	r3, r0, #0
 80046a0:	617b      	str	r3, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	2232      	movs	r2, #50	@ 0x32
 80046a6:	5e9b      	ldrsh	r3, [r3, r2]
 80046a8:	0018      	movs	r0, r3
 80046aa:	f7fc ffe1 	bl	8001670 <__aeabi_i2f>
 80046ae:	1c03      	adds	r3, r0, #0
 80046b0:	6979      	ldr	r1, [r7, #20]
 80046b2:	1c18      	adds	r0, r3, #0
 80046b4:	f7fc fbfe 	bl	8000eb4 <__aeabi_fmul>
 80046b8:	1c03      	adds	r3, r0, #0
 80046ba:	6979      	ldr	r1, [r7, #20]
 80046bc:	1c18      	adds	r0, r3, #0
 80046be:	f7fc fbf9 	bl	8000eb4 <__aeabi_fmul>
 80046c2:	1c03      	adds	r3, r0, #0
 80046c4:	219e      	movs	r1, #158	@ 0x9e
 80046c6:	05c9      	lsls	r1, r1, #23
 80046c8:	1c18      	adds	r0, r3, #0
 80046ca:	f7fc fa25 	bl	8000b18 <__aeabi_fdiv>
 80046ce:	1c03      	adds	r3, r0, #0
 80046d0:	613b      	str	r3, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2230      	movs	r2, #48	@ 0x30
 80046d6:	5e9b      	ldrsh	r3, [r3, r2]
 80046d8:	0018      	movs	r0, r3
 80046da:	f7fc ffc9 	bl	8001670 <__aeabi_i2f>
 80046de:	1c03      	adds	r3, r0, #0
 80046e0:	218e      	movs	r1, #142	@ 0x8e
 80046e2:	05c9      	lsls	r1, r1, #23
 80046e4:	1c18      	adds	r0, r3, #0
 80046e6:	f7fc fa17 	bl	8000b18 <__aeabi_fdiv>
 80046ea:	1c03      	adds	r3, r0, #0
 80046ec:	1c19      	adds	r1, r3, #0
 80046ee:	6978      	ldr	r0, [r7, #20]
 80046f0:	f7fc fbe0 	bl	8000eb4 <__aeabi_fmul>
 80046f4:	1c03      	adds	r3, r0, #0
 80046f6:	60fb      	str	r3, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 80046f8:	2187      	movs	r1, #135	@ 0x87
 80046fa:	05c9      	lsls	r1, r1, #23
 80046fc:	6978      	ldr	r0, [r7, #20]
 80046fe:	f7fc fa0b 	bl	8000b18 <__aeabi_fdiv>
 8004702:	1c03      	adds	r3, r0, #0
 8004704:	1c1c      	adds	r4, r3, #0
 8004706:	2187      	movs	r1, #135	@ 0x87
 8004708:	05c9      	lsls	r1, r1, #23
 800470a:	6978      	ldr	r0, [r7, #20]
 800470c:	f7fc fa04 	bl	8000b18 <__aeabi_fdiv>
 8004710:	1c03      	adds	r3, r0, #0
 8004712:	1c19      	adds	r1, r3, #0
 8004714:	1c20      	adds	r0, r4, #0
 8004716:	f7fc fbcd 	bl	8000eb4 <__aeabi_fmul>
 800471a:	1c03      	adds	r3, r0, #0
 800471c:	1c1c      	adds	r4, r3, #0
 800471e:	2187      	movs	r1, #135	@ 0x87
 8004720:	05c9      	lsls	r1, r1, #23
 8004722:	6978      	ldr	r0, [r7, #20]
 8004724:	f7fc f9f8 	bl	8000b18 <__aeabi_fdiv>
 8004728:	1c03      	adds	r3, r0, #0
 800472a:	1c19      	adds	r1, r3, #0
 800472c:	1c20      	adds	r0, r4, #0
 800472e:	f7fc fbc1 	bl	8000eb4 <__aeabi_fmul>
 8004732:	1c03      	adds	r3, r0, #0
 8004734:	1c1c      	adds	r4, r3, #0
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2234      	movs	r2, #52	@ 0x34
 800473a:	5c9b      	ldrb	r3, [r3, r2]
 800473c:	0018      	movs	r0, r3
 800473e:	f7fc ff97 	bl	8001670 <__aeabi_i2f>
 8004742:	1c03      	adds	r3, r0, #0
 8004744:	2190      	movs	r1, #144	@ 0x90
 8004746:	05c9      	lsls	r1, r1, #23
 8004748:	1c18      	adds	r0, r3, #0
 800474a:	f7fc f9e5 	bl	8000b18 <__aeabi_fdiv>
 800474e:	1c03      	adds	r3, r0, #0
 8004750:	1c19      	adds	r1, r3, #0
 8004752:	1c20      	adds	r0, r4, #0
 8004754:	f7fc fbae 	bl	8000eb4 <__aeabi_fmul>
 8004758:	1c03      	adds	r3, r0, #0
 800475a:	60bb      	str	r3, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 800475c:	68f9      	ldr	r1, [r7, #12]
 800475e:	6938      	ldr	r0, [r7, #16]
 8004760:	f7fb ffe8 	bl	8000734 <__aeabi_fadd>
 8004764:	1c03      	adds	r3, r0, #0
 8004766:	68b9      	ldr	r1, [r7, #8]
 8004768:	1c18      	adds	r0, r3, #0
 800476a:	f7fb ffe3 	bl	8000734 <__aeabi_fadd>
 800476e:	1c03      	adds	r3, r0, #0
 8004770:	1c1c      	adds	r4, r3, #0
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	222f      	movs	r2, #47	@ 0x2f
 8004776:	569b      	ldrsb	r3, [r3, r2]
 8004778:	0018      	movs	r0, r3
 800477a:	f7fc ff79 	bl	8001670 <__aeabi_i2f>
 800477e:	1c03      	adds	r3, r0, #0
 8004780:	2186      	movs	r1, #134	@ 0x86
 8004782:	05c9      	lsls	r1, r1, #23
 8004784:	1c18      	adds	r0, r3, #0
 8004786:	f7fc fb95 	bl	8000eb4 <__aeabi_fmul>
 800478a:	1c03      	adds	r3, r0, #0
 800478c:	1c19      	adds	r1, r3, #0
 800478e:	1c20      	adds	r0, r4, #0
 8004790:	f7fb ffd0 	bl	8000734 <__aeabi_fadd>
 8004794:	1c03      	adds	r3, r0, #0
 8004796:	2183      	movs	r1, #131	@ 0x83
 8004798:	05c9      	lsls	r1, r1, #23
 800479a:	1c18      	adds	r0, r3, #0
 800479c:	f7fc f9bc 	bl	8000b18 <__aeabi_fdiv>
 80047a0:	1c03      	adds	r3, r0, #0
 80047a2:	1c19      	adds	r1, r3, #0
 80047a4:	6978      	ldr	r0, [r7, #20]
 80047a6:	f7fb ffc5 	bl	8000734 <__aeabi_fadd>
 80047aa:	1c03      	adds	r3, r0, #0
 80047ac:	617b      	str	r3, [r7, #20]
 80047ae:	e001      	b.n	80047b4 <calc_pressure+0x2ac>
    }
    else
    {
        calc_pres = 0;
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 80047b4:	697b      	ldr	r3, [r7, #20]
}
 80047b6:	1c18      	adds	r0, r3, #0
 80047b8:	46bd      	mov	sp, r7
 80047ba:	b007      	add	sp, #28
 80047bc:	bd90      	pop	{r4, r7, pc}
 80047be:	46c0      	nop			@ (mov r8, r8)
 80047c0:	477a0000 	.word	0x477a0000
 80047c4:	45c35000 	.word	0x45c35000

080047c8 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 80047c8:	b5b0      	push	{r4, r5, r7, lr}
 80047ca:	b088      	sub	sp, #32
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	0002      	movs	r2, r0
 80047d0:	6039      	str	r1, [r7, #0]
 80047d2:	1dbb      	adds	r3, r7, #6
 80047d4:	801a      	strh	r2, [r3, #0]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047da:	4967      	ldr	r1, [pc, #412]	@ (8004978 <calc_humidity+0x1b0>)
 80047dc:	1c18      	adds	r0, r3, #0
 80047de:	f7fc f99b 	bl	8000b18 <__aeabi_fdiv>
 80047e2:	1c03      	adds	r3, r0, #0
 80047e4:	61bb      	str	r3, [r7, #24]
    var1 = (float)((float)hum_adc) -
 80047e6:	1dbb      	adds	r3, r7, #6
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	0018      	movs	r0, r3
 80047ec:	f7fc ff90 	bl	8001710 <__aeabi_ui2f>
 80047f0:	1c04      	adds	r4, r0, #0
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	8a1b      	ldrh	r3, [r3, #16]
 80047f6:	0018      	movs	r0, r3
 80047f8:	f7fc ff8a 	bl	8001710 <__aeabi_ui2f>
 80047fc:	1c03      	adds	r3, r0, #0
 80047fe:	2183      	movs	r1, #131	@ 0x83
 8004800:	05c9      	lsls	r1, r1, #23
 8004802:	1c18      	adds	r0, r3, #0
 8004804:	f7fc fb56 	bl	8000eb4 <__aeabi_fmul>
 8004808:	1c03      	adds	r3, r0, #0
 800480a:	1c1d      	adds	r5, r3, #0
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	7d1b      	ldrb	r3, [r3, #20]
 8004810:	b25b      	sxtb	r3, r3
 8004812:	0018      	movs	r0, r3
 8004814:	f7fc ff2c 	bl	8001670 <__aeabi_i2f>
 8004818:	1c03      	adds	r3, r0, #0
 800481a:	2180      	movs	r1, #128	@ 0x80
 800481c:	05c9      	lsls	r1, r1, #23
 800481e:	1c18      	adds	r0, r3, #0
 8004820:	f7fc f97a 	bl	8000b18 <__aeabi_fdiv>
 8004824:	1c03      	adds	r3, r0, #0
 8004826:	69b9      	ldr	r1, [r7, #24]
 8004828:	1c18      	adds	r0, r3, #0
 800482a:	f7fc fb43 	bl	8000eb4 <__aeabi_fmul>
 800482e:	1c03      	adds	r3, r0, #0
 8004830:	1c19      	adds	r1, r3, #0
 8004832:	1c28      	adds	r0, r5, #0
 8004834:	f7fb ff7e 	bl	8000734 <__aeabi_fadd>
 8004838:	1c03      	adds	r3, r0, #0
    var1 = (float)((float)hum_adc) -
 800483a:	1c19      	adds	r1, r3, #0
 800483c:	1c20      	adds	r0, r4, #0
 800483e:	f7fc fc93 	bl	8001168 <__aeabi_fsub>
 8004842:	1c03      	adds	r3, r0, #0
 8004844:	617b      	str	r3, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	8a5b      	ldrh	r3, [r3, #18]
 800484a:	0018      	movs	r0, r3
 800484c:	f7fc ff60 	bl	8001710 <__aeabi_ui2f>
 8004850:	1c03      	adds	r3, r0, #0
 8004852:	2191      	movs	r1, #145	@ 0x91
 8004854:	05c9      	lsls	r1, r1, #23
 8004856:	1c18      	adds	r0, r3, #0
 8004858:	f7fc f95e 	bl	8000b18 <__aeabi_fdiv>
 800485c:	1c03      	adds	r3, r0, #0
 800485e:	1c1c      	adds	r4, r3, #0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	7d5b      	ldrb	r3, [r3, #21]
 8004864:	b25b      	sxtb	r3, r3
 8004866:	0018      	movs	r0, r3
 8004868:	f7fc ff02 	bl	8001670 <__aeabi_i2f>
 800486c:	1c03      	adds	r3, r0, #0
 800486e:	218d      	movs	r1, #141	@ 0x8d
 8004870:	05c9      	lsls	r1, r1, #23
 8004872:	1c18      	adds	r0, r3, #0
 8004874:	f7fc f950 	bl	8000b18 <__aeabi_fdiv>
 8004878:	1c03      	adds	r3, r0, #0
 800487a:	69b9      	ldr	r1, [r7, #24]
 800487c:	1c18      	adds	r0, r3, #0
 800487e:	f7fc fb19 	bl	8000eb4 <__aeabi_fmul>
 8004882:	1c03      	adds	r3, r0, #0
 8004884:	21fe      	movs	r1, #254	@ 0xfe
 8004886:	0589      	lsls	r1, r1, #22
 8004888:	1c18      	adds	r0, r3, #0
 800488a:	f7fb ff53 	bl	8000734 <__aeabi_fadd>
 800488e:	1c03      	adds	r3, r0, #0
 8004890:	1c1d      	adds	r5, r3, #0
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	7d9b      	ldrb	r3, [r3, #22]
 8004896:	b25b      	sxtb	r3, r3
 8004898:	0018      	movs	r0, r3
 800489a:	f7fc fee9 	bl	8001670 <__aeabi_i2f>
 800489e:	1c03      	adds	r3, r0, #0
 80048a0:	2193      	movs	r1, #147	@ 0x93
 80048a2:	05c9      	lsls	r1, r1, #23
 80048a4:	1c18      	adds	r0, r3, #0
 80048a6:	f7fc f937 	bl	8000b18 <__aeabi_fdiv>
 80048aa:	1c03      	adds	r3, r0, #0
 80048ac:	69b9      	ldr	r1, [r7, #24]
 80048ae:	1c18      	adds	r0, r3, #0
 80048b0:	f7fc fb00 	bl	8000eb4 <__aeabi_fmul>
 80048b4:	1c03      	adds	r3, r0, #0
 80048b6:	69b9      	ldr	r1, [r7, #24]
 80048b8:	1c18      	adds	r0, r3, #0
 80048ba:	f7fc fafb 	bl	8000eb4 <__aeabi_fmul>
 80048be:	1c03      	adds	r3, r0, #0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 80048c0:	1c19      	adds	r1, r3, #0
 80048c2:	1c28      	adds	r0, r5, #0
 80048c4:	f7fb ff36 	bl	8000734 <__aeabi_fadd>
 80048c8:	1c03      	adds	r3, r0, #0
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 80048ca:	1c19      	adds	r1, r3, #0
 80048cc:	1c20      	adds	r0, r4, #0
 80048ce:	f7fc faf1 	bl	8000eb4 <__aeabi_fmul>
 80048d2:	1c03      	adds	r3, r0, #0
    var2 = var1 *
 80048d4:	1c19      	adds	r1, r3, #0
 80048d6:	6978      	ldr	r0, [r7, #20]
 80048d8:	f7fc faec 	bl	8000eb4 <__aeabi_fmul>
 80048dc:	1c03      	adds	r3, r0, #0
 80048de:	613b      	str	r3, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	7ddb      	ldrb	r3, [r3, #23]
 80048e4:	0018      	movs	r0, r3
 80048e6:	f7fc ff13 	bl	8001710 <__aeabi_ui2f>
 80048ea:	1c03      	adds	r3, r0, #0
 80048ec:	218d      	movs	r1, #141	@ 0x8d
 80048ee:	05c9      	lsls	r1, r1, #23
 80048f0:	1c18      	adds	r0, r3, #0
 80048f2:	f7fc f911 	bl	8000b18 <__aeabi_fdiv>
 80048f6:	1c03      	adds	r3, r0, #0
 80048f8:	60fb      	str	r3, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	7e1b      	ldrb	r3, [r3, #24]
 80048fe:	b25b      	sxtb	r3, r3
 8004900:	0018      	movs	r0, r3
 8004902:	f7fc feb5 	bl	8001670 <__aeabi_i2f>
 8004906:	1c03      	adds	r3, r0, #0
 8004908:	2194      	movs	r1, #148	@ 0x94
 800490a:	05c9      	lsls	r1, r1, #23
 800490c:	1c18      	adds	r0, r3, #0
 800490e:	f7fc f903 	bl	8000b18 <__aeabi_fdiv>
 8004912:	1c03      	adds	r3, r0, #0
 8004914:	60bb      	str	r3, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 8004916:	69b9      	ldr	r1, [r7, #24]
 8004918:	68b8      	ldr	r0, [r7, #8]
 800491a:	f7fc facb 	bl	8000eb4 <__aeabi_fmul>
 800491e:	1c03      	adds	r3, r0, #0
 8004920:	68f9      	ldr	r1, [r7, #12]
 8004922:	1c18      	adds	r0, r3, #0
 8004924:	f7fb ff06 	bl	8000734 <__aeabi_fadd>
 8004928:	1c03      	adds	r3, r0, #0
 800492a:	6939      	ldr	r1, [r7, #16]
 800492c:	1c18      	adds	r0, r3, #0
 800492e:	f7fc fac1 	bl	8000eb4 <__aeabi_fmul>
 8004932:	1c03      	adds	r3, r0, #0
 8004934:	6939      	ldr	r1, [r7, #16]
 8004936:	1c18      	adds	r0, r3, #0
 8004938:	f7fc fabc 	bl	8000eb4 <__aeabi_fmul>
 800493c:	1c03      	adds	r3, r0, #0
 800493e:	1c19      	adds	r1, r3, #0
 8004940:	6938      	ldr	r0, [r7, #16]
 8004942:	f7fb fef7 	bl	8000734 <__aeabi_fadd>
 8004946:	1c03      	adds	r3, r0, #0
 8004948:	61fb      	str	r3, [r7, #28]
    if (calc_hum > 100.0f)
 800494a:	490c      	ldr	r1, [pc, #48]	@ (800497c <calc_humidity+0x1b4>)
 800494c:	69f8      	ldr	r0, [r7, #28]
 800494e:	f7fb fdd9 	bl	8000504 <__aeabi_fcmpgt>
 8004952:	1e03      	subs	r3, r0, #0
 8004954:	d002      	beq.n	800495c <calc_humidity+0x194>
    {
        calc_hum = 100.0f;
 8004956:	4b09      	ldr	r3, [pc, #36]	@ (800497c <calc_humidity+0x1b4>)
 8004958:	61fb      	str	r3, [r7, #28]
 800495a:	e007      	b.n	800496c <calc_humidity+0x1a4>
    }
    else if (calc_hum < 0.0f)
 800495c:	2100      	movs	r1, #0
 800495e:	69f8      	ldr	r0, [r7, #28]
 8004960:	f7fb fdbc 	bl	80004dc <__aeabi_fcmplt>
 8004964:	1e03      	subs	r3, r0, #0
 8004966:	d001      	beq.n	800496c <calc_humidity+0x1a4>
    {
        calc_hum = 0.0f;
 8004968:	2300      	movs	r3, #0
 800496a:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 800496c:	69fb      	ldr	r3, [r7, #28]
}
 800496e:	1c18      	adds	r0, r3, #0
 8004970:	46bd      	mov	sp, r7
 8004972:	b008      	add	sp, #32
 8004974:	bdb0      	pop	{r4, r5, r7, pc}
 8004976:	46c0      	nop			@ (mov r8, r8)
 8004978:	45a00000 	.word	0x45a00000
 800497c:	42c80000 	.word	0x42c80000

08004980 <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 8004980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004982:	b0a9      	sub	sp, #164	@ 0xa4
 8004984:	af00      	add	r7, sp, #0
 8004986:	603a      	str	r2, [r7, #0]
 8004988:	1dbb      	adds	r3, r7, #6
 800498a:	1c02      	adds	r2, r0, #0
 800498c:	801a      	strh	r2, [r3, #0]
 800498e:	1d7b      	adds	r3, r7, #5
 8004990:	1c0a      	adds	r2, r1, #0
 8004992:	701a      	strb	r2, [r3, #0]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 8004994:	1dbb      	adds	r3, r7, #6
 8004996:	881b      	ldrh	r3, [r3, #0]
 8004998:	0018      	movs	r0, r3
 800499a:	f7fc feb9 	bl	8001710 <__aeabi_ui2f>
 800499e:	1c03      	adds	r3, r0, #0
 80049a0:	259c      	movs	r5, #156	@ 0x9c
 80049a2:	197a      	adds	r2, r7, r5
 80049a4:	6013      	str	r3, [r2, #0]
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 80049a6:	1d7b      	adds	r3, r7, #5
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2201      	movs	r2, #1
 80049ac:	409a      	lsls	r2, r3
 80049ae:	0013      	movs	r3, r2
 80049b0:	0018      	movs	r0, r3
 80049b2:	f7fc fead 	bl	8001710 <__aeabi_ui2f>
 80049b6:	1c03      	adds	r3, r0, #0
 80049b8:	2498      	movs	r4, #152	@ 0x98
 80049ba:	193a      	adds	r2, r7, r4
 80049bc:	6013      	str	r3, [r2, #0]
    const float lookup_k1_range[16] = {
 80049be:	2648      	movs	r6, #72	@ 0x48
 80049c0:	19ba      	adds	r2, r7, r6
 80049c2:	4b43      	ldr	r3, [pc, #268]	@ (8004ad0 <calc_gas_resistance_low+0x150>)
 80049c4:	0010      	movs	r0, r2
 80049c6:	0019      	movs	r1, r3
 80049c8:	2340      	movs	r3, #64	@ 0x40
 80049ca:	001a      	movs	r2, r3
 80049cc:	f006 f89d 	bl	800ab0a <memcpy>
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 80049d0:	2308      	movs	r3, #8
 80049d2:	18fa      	adds	r2, r7, r3
 80049d4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ad4 <calc_gas_resistance_low+0x154>)
 80049d6:	0010      	movs	r0, r2
 80049d8:	0019      	movs	r1, r3
 80049da:	2340      	movs	r3, #64	@ 0x40
 80049dc:	001a      	movs	r2, r3
 80049de:	f006 f894 	bl	800ab0a <memcpy>
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	223e      	movs	r2, #62	@ 0x3e
 80049e6:	569b      	ldrsb	r3, [r3, r2]
 80049e8:	0018      	movs	r0, r3
 80049ea:	f7fc fe41 	bl	8001670 <__aeabi_i2f>
 80049ee:	1c03      	adds	r3, r0, #0
 80049f0:	4939      	ldr	r1, [pc, #228]	@ (8004ad8 <calc_gas_resistance_low+0x158>)
 80049f2:	1c18      	adds	r0, r3, #0
 80049f4:	f7fc fa5e 	bl	8000eb4 <__aeabi_fmul>
 80049f8:	1c03      	adds	r3, r0, #0
 80049fa:	4938      	ldr	r1, [pc, #224]	@ (8004adc <calc_gas_resistance_low+0x15c>)
 80049fc:	1c18      	adds	r0, r3, #0
 80049fe:	f7fb fe99 	bl	8000734 <__aeabi_fadd>
 8004a02:	1c03      	adds	r3, r0, #0
 8004a04:	2294      	movs	r2, #148	@ 0x94
 8004a06:	18b9      	adds	r1, r7, r2
 8004a08:	600b      	str	r3, [r1, #0]
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 8004a0a:	1d7b      	adds	r3, r7, #5
 8004a0c:	781a      	ldrb	r2, [r3, #0]
 8004a0e:	19bb      	adds	r3, r7, r6
 8004a10:	0092      	lsls	r2, r2, #2
 8004a12:	58d3      	ldr	r3, [r2, r3]
 8004a14:	4932      	ldr	r1, [pc, #200]	@ (8004ae0 <calc_gas_resistance_low+0x160>)
 8004a16:	1c18      	adds	r0, r3, #0
 8004a18:	f7fc f87e 	bl	8000b18 <__aeabi_fdiv>
 8004a1c:	1c03      	adds	r3, r0, #0
 8004a1e:	21fe      	movs	r1, #254	@ 0xfe
 8004a20:	0589      	lsls	r1, r1, #22
 8004a22:	1c18      	adds	r0, r3, #0
 8004a24:	f7fb fe86 	bl	8000734 <__aeabi_fadd>
 8004a28:	1c03      	adds	r3, r0, #0
 8004a2a:	1c19      	adds	r1, r3, #0
 8004a2c:	2294      	movs	r2, #148	@ 0x94
 8004a2e:	18ba      	adds	r2, r7, r2
 8004a30:	6810      	ldr	r0, [r2, #0]
 8004a32:	f7fc fa3f 	bl	8000eb4 <__aeabi_fmul>
 8004a36:	1c03      	adds	r3, r0, #0
 8004a38:	2690      	movs	r6, #144	@ 0x90
 8004a3a:	19ba      	adds	r2, r7, r6
 8004a3c:	6013      	str	r3, [r2, #0]
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 8004a3e:	1d7b      	adds	r3, r7, #5
 8004a40:	781a      	ldrb	r2, [r3, #0]
 8004a42:	2308      	movs	r3, #8
 8004a44:	18fb      	adds	r3, r7, r3
 8004a46:	0092      	lsls	r2, r2, #2
 8004a48:	58d3      	ldr	r3, [r2, r3]
 8004a4a:	4925      	ldr	r1, [pc, #148]	@ (8004ae0 <calc_gas_resistance_low+0x160>)
 8004a4c:	1c18      	adds	r0, r3, #0
 8004a4e:	f7fc f863 	bl	8000b18 <__aeabi_fdiv>
 8004a52:	1c03      	adds	r3, r0, #0
 8004a54:	21fe      	movs	r1, #254	@ 0xfe
 8004a56:	0589      	lsls	r1, r1, #22
 8004a58:	1c18      	adds	r0, r3, #0
 8004a5a:	f7fb fe6b 	bl	8000734 <__aeabi_fadd>
 8004a5e:	1c03      	adds	r3, r0, #0
 8004a60:	228c      	movs	r2, #140	@ 0x8c
 8004a62:	18b9      	adds	r1, r7, r2
 8004a64:	600b      	str	r3, [r1, #0]
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 8004a66:	491f      	ldr	r1, [pc, #124]	@ (8004ae4 <calc_gas_resistance_low+0x164>)
 8004a68:	18bb      	adds	r3, r7, r2
 8004a6a:	6818      	ldr	r0, [r3, #0]
 8004a6c:	f7fc fa22 	bl	8000eb4 <__aeabi_fmul>
 8004a70:	1c03      	adds	r3, r0, #0
 8004a72:	193a      	adds	r2, r7, r4
 8004a74:	6811      	ldr	r1, [r2, #0]
 8004a76:	1c18      	adds	r0, r3, #0
 8004a78:	f7fc fa1c 	bl	8000eb4 <__aeabi_fmul>
 8004a7c:	1c03      	adds	r3, r0, #0
 8004a7e:	1c1c      	adds	r4, r3, #0
 8004a80:	2188      	movs	r1, #136	@ 0x88
 8004a82:	05c9      	lsls	r1, r1, #23
 8004a84:	197b      	adds	r3, r7, r5
 8004a86:	6818      	ldr	r0, [r3, #0]
 8004a88:	f7fc fb6e 	bl	8001168 <__aeabi_fsub>
 8004a8c:	1c03      	adds	r3, r0, #0
 8004a8e:	19ba      	adds	r2, r7, r6
 8004a90:	6811      	ldr	r1, [r2, #0]
 8004a92:	1c18      	adds	r0, r3, #0
 8004a94:	f7fc f840 	bl	8000b18 <__aeabi_fdiv>
 8004a98:	1c03      	adds	r3, r0, #0
 8004a9a:	21fe      	movs	r1, #254	@ 0xfe
 8004a9c:	0589      	lsls	r1, r1, #22
 8004a9e:	1c18      	adds	r0, r3, #0
 8004aa0:	f7fb fe48 	bl	8000734 <__aeabi_fadd>
 8004aa4:	1c03      	adds	r3, r0, #0
 8004aa6:	1c19      	adds	r1, r3, #0
 8004aa8:	1c20      	adds	r0, r4, #0
 8004aaa:	f7fc fa03 	bl	8000eb4 <__aeabi_fmul>
 8004aae:	1c03      	adds	r3, r0, #0
 8004ab0:	1c19      	adds	r1, r3, #0
 8004ab2:	20fe      	movs	r0, #254	@ 0xfe
 8004ab4:	0580      	lsls	r0, r0, #22
 8004ab6:	f7fc f82f 	bl	8000b18 <__aeabi_fdiv>
 8004aba:	1c03      	adds	r3, r0, #0
 8004abc:	2288      	movs	r2, #136	@ 0x88
 8004abe:	18b9      	adds	r1, r7, r2
 8004ac0:	600b      	str	r3, [r1, #0]

    return calc_gas_res;
 8004ac2:	18bb      	adds	r3, r7, r2
 8004ac4:	681b      	ldr	r3, [r3, #0]
}
 8004ac6:	1c18      	adds	r0, r3, #0
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	b029      	add	sp, #164	@ 0xa4
 8004acc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ace:	46c0      	nop			@ (mov r8, r8)
 8004ad0:	0800d620 	.word	0x0800d620
 8004ad4:	0800d660 	.word	0x0800d660
 8004ad8:	40a00000 	.word	0x40a00000
 8004adc:	44a78000 	.word	0x44a78000
 8004ae0:	42c80000 	.word	0x42c80000
 8004ae4:	340637bd 	.word	0x340637bd

08004ae8 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8004ae8:	b590      	push	{r4, r7, lr}
 8004aea:	b087      	sub	sp, #28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	0002      	movs	r2, r0
 8004af0:	1dbb      	adds	r3, r7, #6
 8004af2:	801a      	strh	r2, [r3, #0]
 8004af4:	1d7b      	adds	r3, r7, #5
 8004af6:	1c0a      	adds	r2, r1, #0
 8004af8:	701a      	strb	r2, [r3, #0]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8004afa:	1d7b      	adds	r3, r7, #5
 8004afc:	781b      	ldrb	r3, [r3, #0]
 8004afe:	2280      	movs	r2, #128	@ 0x80
 8004b00:	02d2      	lsls	r2, r2, #11
 8004b02:	40da      	lsrs	r2, r3
 8004b04:	0013      	movs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8004b08:	1dbb      	adds	r3, r7, #6
 8004b0a:	881b      	ldrh	r3, [r3, #0]
 8004b0c:	4a13      	ldr	r2, [pc, #76]	@ (8004b5c <calc_gas_resistance_high+0x74>)
 8004b0e:	4694      	mov	ip, r2
 8004b10:	4463      	add	r3, ip
 8004b12:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	0013      	movs	r3, r2
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	189b      	adds	r3, r3, r2
 8004b1c:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	2280      	movs	r2, #128	@ 0x80
 8004b22:	0152      	lsls	r2, r2, #5
 8004b24:	4694      	mov	ip, r2
 8004b26:	4463      	add	r3, ip
 8004b28:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 8004b2a:	6978      	ldr	r0, [r7, #20]
 8004b2c:	f7fc fdf0 	bl	8001710 <__aeabi_ui2f>
 8004b30:	1c03      	adds	r3, r0, #0
 8004b32:	490b      	ldr	r1, [pc, #44]	@ (8004b60 <calc_gas_resistance_high+0x78>)
 8004b34:	1c18      	adds	r0, r3, #0
 8004b36:	f7fc f9bd 	bl	8000eb4 <__aeabi_fmul>
 8004b3a:	1c03      	adds	r3, r0, #0
 8004b3c:	1c1c      	adds	r4, r3, #0
 8004b3e:	6938      	ldr	r0, [r7, #16]
 8004b40:	f7fc fd96 	bl	8001670 <__aeabi_i2f>
 8004b44:	1c03      	adds	r3, r0, #0
 8004b46:	1c19      	adds	r1, r3, #0
 8004b48:	1c20      	adds	r0, r4, #0
 8004b4a:	f7fb ffe5 	bl	8000b18 <__aeabi_fdiv>
 8004b4e:	1c03      	adds	r3, r0, #0
 8004b50:	60fb      	str	r3, [r7, #12]

    return calc_gas_res;
 8004b52:	68fb      	ldr	r3, [r7, #12]
}
 8004b54:	1c18      	adds	r0, r3, #0
 8004b56:	46bd      	mov	sp, r7
 8004b58:	b007      	add	sp, #28
 8004b5a:	bd90      	pop	{r4, r7, pc}
 8004b5c:	fffffe00 	.word	0xfffffe00
 8004b60:	49742400 	.word	0x49742400

08004b64 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 8004b64:	b5b0      	push	{r4, r5, r7, lr}
 8004b66:	b088      	sub	sp, #32
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	0002      	movs	r2, r0
 8004b6c:	6039      	str	r1, [r7, #0]
 8004b6e:	1dbb      	adds	r3, r7, #6
 8004b70:	801a      	strh	r2, [r3, #0]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 8004b72:	1dbb      	adds	r3, r7, #6
 8004b74:	881a      	ldrh	r2, [r3, #0]
 8004b76:	23c8      	movs	r3, #200	@ 0xc8
 8004b78:	005b      	lsls	r3, r3, #1
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d903      	bls.n	8004b86 <calc_res_heat+0x22>
    {
        temp = 400;
 8004b7e:	1dbb      	adds	r3, r7, #6
 8004b80:	22c8      	movs	r2, #200	@ 0xc8
 8004b82:	0052      	lsls	r2, r2, #1
 8004b84:	801a      	strh	r2, [r3, #0]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	7e5b      	ldrb	r3, [r3, #25]
 8004b8a:	b25b      	sxtb	r3, r3
 8004b8c:	0018      	movs	r0, r3
 8004b8e:	f7fc fd6f 	bl	8001670 <__aeabi_i2f>
 8004b92:	1c03      	adds	r3, r0, #0
 8004b94:	2183      	movs	r1, #131	@ 0x83
 8004b96:	05c9      	lsls	r1, r1, #23
 8004b98:	1c18      	adds	r0, r3, #0
 8004b9a:	f7fb ffbd 	bl	8000b18 <__aeabi_fdiv>
 8004b9e:	1c03      	adds	r3, r0, #0
 8004ba0:	4950      	ldr	r1, [pc, #320]	@ (8004ce4 <calc_res_heat+0x180>)
 8004ba2:	1c18      	adds	r0, r3, #0
 8004ba4:	f7fb fdc6 	bl	8000734 <__aeabi_fadd>
 8004ba8:	1c03      	adds	r3, r0, #0
 8004baa:	61fb      	str	r3, [r7, #28]
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	221a      	movs	r2, #26
 8004bb0:	5e9b      	ldrsh	r3, [r3, r2]
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	f7fc fd5c 	bl	8001670 <__aeabi_i2f>
 8004bb8:	1c03      	adds	r3, r0, #0
 8004bba:	218e      	movs	r1, #142	@ 0x8e
 8004bbc:	05c9      	lsls	r1, r1, #23
 8004bbe:	1c18      	adds	r0, r3, #0
 8004bc0:	f7fb ffaa 	bl	8000b18 <__aeabi_fdiv>
 8004bc4:	1c03      	adds	r3, r0, #0
 8004bc6:	4948      	ldr	r1, [pc, #288]	@ (8004ce8 <calc_res_heat+0x184>)
 8004bc8:	1c18      	adds	r0, r3, #0
 8004bca:	f7fc f973 	bl	8000eb4 <__aeabi_fmul>
 8004bce:	1c03      	adds	r3, r0, #0
 8004bd0:	4946      	ldr	r1, [pc, #280]	@ (8004cec <calc_res_heat+0x188>)
 8004bd2:	1c18      	adds	r0, r3, #0
 8004bd4:	f7fb fdae 	bl	8000734 <__aeabi_fadd>
 8004bd8:	1c03      	adds	r3, r0, #0
 8004bda:	61bb      	str	r3, [r7, #24]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	7f1b      	ldrb	r3, [r3, #28]
 8004be0:	b25b      	sxtb	r3, r3
 8004be2:	0018      	movs	r0, r3
 8004be4:	f7fc fd44 	bl	8001670 <__aeabi_i2f>
 8004be8:	1c03      	adds	r3, r0, #0
 8004bea:	2189      	movs	r1, #137	@ 0x89
 8004bec:	05c9      	lsls	r1, r1, #23
 8004bee:	1c18      	adds	r0, r3, #0
 8004bf0:	f7fb ff92 	bl	8000b18 <__aeabi_fdiv>
 8004bf4:	1c03      	adds	r3, r0, #0
 8004bf6:	617b      	str	r3, [r7, #20]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 8004bf8:	1dbb      	adds	r3, r7, #6
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	0018      	movs	r0, r3
 8004bfe:	f7fc fd87 	bl	8001710 <__aeabi_ui2f>
 8004c02:	1c03      	adds	r3, r0, #0
 8004c04:	69b9      	ldr	r1, [r7, #24]
 8004c06:	1c18      	adds	r0, r3, #0
 8004c08:	f7fc f954 	bl	8000eb4 <__aeabi_fmul>
 8004c0c:	1c03      	adds	r3, r0, #0
 8004c0e:	21fe      	movs	r1, #254	@ 0xfe
 8004c10:	0589      	lsls	r1, r1, #22
 8004c12:	1c18      	adds	r0, r3, #0
 8004c14:	f7fb fd8e 	bl	8000734 <__aeabi_fadd>
 8004c18:	1c03      	adds	r3, r0, #0
 8004c1a:	1c19      	adds	r1, r3, #0
 8004c1c:	69f8      	ldr	r0, [r7, #28]
 8004c1e:	f7fc f949 	bl	8000eb4 <__aeabi_fmul>
 8004c22:	1c03      	adds	r3, r0, #0
 8004c24:	613b      	str	r3, [r7, #16]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	7b9b      	ldrb	r3, [r3, #14]
 8004c2a:	b25b      	sxtb	r3, r3
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f7fc fd1f 	bl	8001670 <__aeabi_i2f>
 8004c32:	1c03      	adds	r3, r0, #0
 8004c34:	6979      	ldr	r1, [r7, #20]
 8004c36:	1c18      	adds	r0, r3, #0
 8004c38:	f7fc f93c 	bl	8000eb4 <__aeabi_fmul>
 8004c3c:	1c03      	adds	r3, r0, #0
 8004c3e:	1c19      	adds	r1, r3, #0
 8004c40:	6938      	ldr	r0, [r7, #16]
 8004c42:	f7fb fd77 	bl	8000734 <__aeabi_fadd>
 8004c46:	1c03      	adds	r3, r0, #0
 8004c48:	60fb      	str	r3, [r7, #12]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	223c      	movs	r2, #60	@ 0x3c
 8004c4e:	5c9b      	ldrb	r3, [r3, r2]
 8004c50:	0018      	movs	r0, r3
 8004c52:	f7fc fd5d 	bl	8001710 <__aeabi_ui2f>
 8004c56:	1c03      	adds	r3, r0, #0
 8004c58:	2181      	movs	r1, #129	@ 0x81
 8004c5a:	05c9      	lsls	r1, r1, #23
 8004c5c:	1c18      	adds	r0, r3, #0
 8004c5e:	f7fb fd69 	bl	8000734 <__aeabi_fadd>
 8004c62:	1c03      	adds	r3, r0, #0
 8004c64:	1c19      	adds	r1, r3, #0
 8004c66:	2081      	movs	r0, #129	@ 0x81
 8004c68:	05c0      	lsls	r0, r0, #23
 8004c6a:	f7fb ff55 	bl	8000b18 <__aeabi_fdiv>
 8004c6e:	1c03      	adds	r3, r0, #0
 8004c70:	68f9      	ldr	r1, [r7, #12]
 8004c72:	1c18      	adds	r0, r3, #0
 8004c74:	f7fc f91e 	bl	8000eb4 <__aeabi_fmul>
 8004c78:	1c03      	adds	r3, r0, #0
 8004c7a:	1c1c      	adds	r4, r3, #0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	223d      	movs	r2, #61	@ 0x3d
 8004c80:	569b      	ldrsb	r3, [r3, r2]
 8004c82:	0018      	movs	r0, r3
 8004c84:	f7fc fcf4 	bl	8001670 <__aeabi_i2f>
 8004c88:	1c03      	adds	r3, r0, #0
 8004c8a:	4919      	ldr	r1, [pc, #100]	@ (8004cf0 <calc_res_heat+0x18c>)
 8004c8c:	1c18      	adds	r0, r3, #0
 8004c8e:	f7fc f911 	bl	8000eb4 <__aeabi_fmul>
 8004c92:	1c03      	adds	r3, r0, #0
 8004c94:	21fe      	movs	r1, #254	@ 0xfe
 8004c96:	0589      	lsls	r1, r1, #22
 8004c98:	1c18      	adds	r0, r3, #0
 8004c9a:	f7fb fd4b 	bl	8000734 <__aeabi_fadd>
 8004c9e:	1c03      	adds	r3, r0, #0
 8004ca0:	1c19      	adds	r1, r3, #0
 8004ca2:	20fe      	movs	r0, #254	@ 0xfe
 8004ca4:	0580      	lsls	r0, r0, #22
 8004ca6:	f7fb ff37 	bl	8000b18 <__aeabi_fdiv>
 8004caa:	1c03      	adds	r3, r0, #0
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 8004cac:	1c19      	adds	r1, r3, #0
 8004cae:	1c20      	adds	r0, r4, #0
 8004cb0:	f7fc f900 	bl	8000eb4 <__aeabi_fmul>
 8004cb4:	1c03      	adds	r3, r0, #0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8004cb6:	490f      	ldr	r1, [pc, #60]	@ (8004cf4 <calc_res_heat+0x190>)
 8004cb8:	1c18      	adds	r0, r3, #0
 8004cba:	f7fc fa55 	bl	8001168 <__aeabi_fsub>
 8004cbe:	1c03      	adds	r3, r0, #0
        (uint8_t)(3.4f *
 8004cc0:	490d      	ldr	r1, [pc, #52]	@ (8004cf8 <calc_res_heat+0x194>)
 8004cc2:	1c18      	adds	r0, r3, #0
 8004cc4:	f7fc f8f6 	bl	8000eb4 <__aeabi_fmul>
 8004cc8:	1c03      	adds	r3, r0, #0
    res_heat =
 8004cca:	250b      	movs	r5, #11
 8004ccc:	197c      	adds	r4, r7, r5
 8004cce:	1c18      	adds	r0, r3, #0
 8004cd0:	f7fb fc4c 	bl	800056c <__aeabi_f2uiz>
 8004cd4:	0003      	movs	r3, r0
 8004cd6:	7023      	strb	r3, [r4, #0]
                   25));

    return res_heat;
 8004cd8:	197b      	adds	r3, r7, r5
 8004cda:	781b      	ldrb	r3, [r3, #0]
}
 8004cdc:	0018      	movs	r0, r3
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	b008      	add	sp, #32
 8004ce2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ce4:	42440000 	.word	0x42440000
 8004ce8:	3a03126f 	.word	0x3a03126f
 8004cec:	3b1a0275 	.word	0x3b1a0275
 8004cf0:	3b03126f 	.word	0x3b03126f
 8004cf4:	41c80000 	.word	0x41c80000
 8004cf8:	4059999a 	.word	0x4059999a

08004cfc <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	0002      	movs	r2, r0
 8004d04:	1dbb      	adds	r3, r7, #6
 8004d06:	801a      	strh	r2, [r3, #0]
    uint8_t factor = 0;
 8004d08:	230f      	movs	r3, #15
 8004d0a:	18fb      	adds	r3, r7, r3
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	701a      	strb	r2, [r3, #0]
    uint8_t durval;

    if (dur >= 0xfc0)
 8004d10:	1dbb      	adds	r3, r7, #6
 8004d12:	881a      	ldrh	r2, [r3, #0]
 8004d14:	23fc      	movs	r3, #252	@ 0xfc
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d30f      	bcc.n	8004d3c <calc_gas_wait+0x40>
    {
        durval = 0xff; /* Max duration*/
 8004d1c:	230e      	movs	r3, #14
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	22ff      	movs	r2, #255	@ 0xff
 8004d22:	701a      	strb	r2, [r3, #0]
 8004d24:	e01a      	b.n	8004d5c <calc_gas_wait+0x60>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 8004d26:	1dbb      	adds	r3, r7, #6
 8004d28:	1dba      	adds	r2, r7, #6
 8004d2a:	8812      	ldrh	r2, [r2, #0]
 8004d2c:	0892      	lsrs	r2, r2, #2
 8004d2e:	801a      	strh	r2, [r3, #0]
            factor += 1;
 8004d30:	220f      	movs	r2, #15
 8004d32:	18bb      	adds	r3, r7, r2
 8004d34:	18ba      	adds	r2, r7, r2
 8004d36:	7812      	ldrb	r2, [r2, #0]
 8004d38:	3201      	adds	r2, #1
 8004d3a:	701a      	strb	r2, [r3, #0]
        while (dur > 0x3F)
 8004d3c:	1dbb      	adds	r3, r7, #6
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	2b3f      	cmp	r3, #63	@ 0x3f
 8004d42:	d8f0      	bhi.n	8004d26 <calc_gas_wait+0x2a>
        }

        durval = (uint8_t)(dur + (factor * 64));
 8004d44:	1dbb      	adds	r3, r7, #6
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	b2d9      	uxtb	r1, r3
 8004d4a:	230f      	movs	r3, #15
 8004d4c:	18fb      	adds	r3, r7, r3
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	019b      	lsls	r3, r3, #6
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	230e      	movs	r3, #14
 8004d56:	18fb      	adds	r3, r7, r3
 8004d58:	188a      	adds	r2, r1, r2
 8004d5a:	701a      	strb	r2, [r3, #0]
    }

    return durval;
 8004d5c:	230e      	movs	r3, #14
 8004d5e:	18fb      	adds	r3, r7, r3
 8004d60:	781b      	ldrb	r3, [r3, #0]
}
 8004d62:	0018      	movs	r0, r3
 8004d64:	46bd      	mov	sp, r7
 8004d66:	b004      	add	sp, #16
 8004d68:	bd80      	pop	{r7, pc}
	...

08004d6c <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8004d6c:	b5b0      	push	{r4, r5, r7, lr}
 8004d6e:	b08e      	sub	sp, #56	@ 0x38
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60b9      	str	r1, [r7, #8]
 8004d74:	607a      	str	r2, [r7, #4]
 8004d76:	230f      	movs	r3, #15
 8004d78:	18fb      	adds	r3, r7, r3
 8004d7a:	1c02      	adds	r2, r0, #0
 8004d7c:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME68X_OK;
 8004d7e:	2337      	movs	r3, #55	@ 0x37
 8004d80:	18fb      	adds	r3, r7, r3
 8004d82:	2200      	movs	r2, #0
 8004d84:	701a      	strb	r2, [r3, #0]
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8004d86:	2310      	movs	r3, #16
 8004d88:	18fb      	adds	r3, r7, r3
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	2311      	movs	r3, #17
 8004d8e:	001a      	movs	r2, r3
 8004d90:	2100      	movs	r1, #0
 8004d92:	f005 fe27 	bl	800a9e4 <memset>
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 8004d96:	2336      	movs	r3, #54	@ 0x36
 8004d98:	18fb      	adds	r3, r7, r3
 8004d9a:	2205      	movs	r2, #5
 8004d9c:	701a      	strb	r2, [r3, #0]

    while ((tries) && (rslt == BME68X_OK))
 8004d9e:	e14e      	b.n	800503e <read_field_data+0x2d2>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 8004da0:	230f      	movs	r3, #15
 8004da2:	18fb      	adds	r3, r7, r3
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	1c1a      	adds	r2, r3, #0
 8004da8:	0112      	lsls	r2, r2, #4
 8004daa:	18d3      	adds	r3, r2, r3
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	331d      	adds	r3, #29
 8004db0:	b2d8      	uxtb	r0, r3
 8004db2:	2537      	movs	r5, #55	@ 0x37
 8004db4:	197c      	adds	r4, r7, r5
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2210      	movs	r2, #16
 8004dba:	18b9      	adds	r1, r7, r2
 8004dbc:	2211      	movs	r2, #17
 8004dbe:	f7fe fdef 	bl	80039a0 <bme68x_get_regs>
 8004dc2:	0003      	movs	r3, r0
 8004dc4:	7023      	strb	r3, [r4, #0]
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d103      	bne.n	8004dd4 <read_field_data+0x68>
        {
            rslt = BME68X_E_NULL_PTR;
 8004dcc:	197b      	adds	r3, r7, r5
 8004dce:	22ff      	movs	r2, #255	@ 0xff
 8004dd0:	701a      	strb	r2, [r3, #0]
            break;
 8004dd2:	e140      	b.n	8005056 <read_field_data+0x2ea>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 8004dd4:	2010      	movs	r0, #16
 8004dd6:	183b      	adds	r3, r7, r0
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	227f      	movs	r2, #127	@ 0x7f
 8004ddc:	4393      	bics	r3, r2
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 8004de4:	183b      	adds	r3, r7, r0
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	220f      	movs	r2, #15
 8004dea:	4013      	ands	r3, r2
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8004df2:	183b      	adds	r3, r7, r0
 8004df4:	785a      	ldrb	r2, [r3, #1]
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 8004dfa:	183b      	adds	r3, r7, r0
 8004dfc:	789b      	ldrb	r3, [r3, #2]
 8004dfe:	031a      	lsls	r2, r3, #12
 8004e00:	183b      	adds	r3, r7, r0
 8004e02:	78db      	ldrb	r3, [r3, #3]
 8004e04:	011b      	lsls	r3, r3, #4
 8004e06:	4313      	orrs	r3, r2
 8004e08:	183a      	adds	r2, r7, r0
 8004e0a:	7912      	ldrb	r2, [r2, #4]
 8004e0c:	0912      	lsrs	r2, r2, #4
 8004e0e:	b2d2      	uxtb	r2, r2
 8004e10:	4313      	orrs	r3, r2
 8004e12:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 8004e14:	183b      	adds	r3, r7, r0
 8004e16:	795b      	ldrb	r3, [r3, #5]
 8004e18:	031a      	lsls	r2, r3, #12
 8004e1a:	183b      	adds	r3, r7, r0
 8004e1c:	799b      	ldrb	r3, [r3, #6]
 8004e1e:	011b      	lsls	r3, r3, #4
 8004e20:	4313      	orrs	r3, r2
 8004e22:	183a      	adds	r2, r7, r0
 8004e24:	79d2      	ldrb	r2, [r2, #7]
 8004e26:	0912      	lsrs	r2, r2, #4
 8004e28:	b2d2      	uxtb	r2, r2
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8004e2e:	183b      	adds	r3, r7, r0
 8004e30:	7a1b      	ldrb	r3, [r3, #8]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	183b      	adds	r3, r7, r0
 8004e38:	7a5b      	ldrb	r3, [r3, #9]
 8004e3a:	0019      	movs	r1, r3
 8004e3c:	232a      	movs	r3, #42	@ 0x2a
 8004e3e:	18fb      	adds	r3, r7, r3
 8004e40:	430a      	orrs	r2, r1
 8004e42:	801a      	strh	r2, [r3, #0]
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 8004e44:	183b      	adds	r3, r7, r0
 8004e46:	7b5b      	ldrb	r3, [r3, #13]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	183b      	adds	r3, r7, r0
 8004e4e:	7b9b      	ldrb	r3, [r3, #14]
 8004e50:	099b      	lsrs	r3, r3, #6
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	0019      	movs	r1, r3
 8004e56:	2328      	movs	r3, #40	@ 0x28
 8004e58:	18fb      	adds	r3, r7, r3
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	801a      	strh	r2, [r3, #0]
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8004e5e:	183b      	adds	r3, r7, r0
 8004e60:	7bdb      	ldrb	r3, [r3, #15]
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	183b      	adds	r3, r7, r0
 8004e68:	7c1b      	ldrb	r3, [r3, #16]
 8004e6a:	099b      	lsrs	r3, r3, #6
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	0019      	movs	r1, r3
 8004e70:	2326      	movs	r3, #38	@ 0x26
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	430a      	orrs	r2, r1
 8004e76:	801a      	strh	r2, [r3, #0]
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8004e78:	183b      	adds	r3, r7, r0
 8004e7a:	7b9a      	ldrb	r2, [r3, #14]
 8004e7c:	2325      	movs	r3, #37	@ 0x25
 8004e7e:	18fb      	adds	r3, r7, r3
 8004e80:	210f      	movs	r1, #15
 8004e82:	400a      	ands	r2, r1
 8004e84:	701a      	strb	r2, [r3, #0]
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 8004e86:	183b      	adds	r3, r7, r0
 8004e88:	7c1a      	ldrb	r2, [r3, #16]
 8004e8a:	2324      	movs	r3, #36	@ 0x24
 8004e8c:	18fb      	adds	r3, r7, r3
 8004e8e:	210f      	movs	r1, #15
 8004e90:	400a      	ands	r2, r1
 8004e92:	701a      	strb	r2, [r3, #0]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d11c      	bne.n	8004ed6 <read_field_data+0x16a>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	b25a      	sxtb	r2, r3
 8004ea2:	183b      	adds	r3, r7, r0
 8004ea4:	7c1b      	ldrb	r3, [r3, #16]
 8004ea6:	b25b      	sxtb	r3, r3
 8004ea8:	2120      	movs	r1, #32
 8004eaa:	400b      	ands	r3, r1
 8004eac:	b25b      	sxtb	r3, r3
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	b25b      	sxtb	r3, r3
 8004eb2:	b2da      	uxtb	r2, r3
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	b25a      	sxtb	r2, r3
 8004ebe:	183b      	adds	r3, r7, r0
 8004ec0:	7c1b      	ldrb	r3, [r3, #16]
 8004ec2:	b25b      	sxtb	r3, r3
 8004ec4:	2110      	movs	r1, #16
 8004ec6:	400b      	ands	r3, r1
 8004ec8:	b25b      	sxtb	r3, r3
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	b25b      	sxtb	r3, r3
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	701a      	strb	r2, [r3, #0]
 8004ed4:	e01c      	b.n	8004f10 <read_field_data+0x1a4>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	b25a      	sxtb	r2, r3
 8004edc:	2010      	movs	r0, #16
 8004ede:	183b      	adds	r3, r7, r0
 8004ee0:	7b9b      	ldrb	r3, [r3, #14]
 8004ee2:	b25b      	sxtb	r3, r3
 8004ee4:	2120      	movs	r1, #32
 8004ee6:	400b      	ands	r3, r1
 8004ee8:	b25b      	sxtb	r3, r3
 8004eea:	4313      	orrs	r3, r2
 8004eec:	b25b      	sxtb	r3, r3
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	b25a      	sxtb	r2, r3
 8004efa:	183b      	adds	r3, r7, r0
 8004efc:	7b9b      	ldrb	r3, [r3, #14]
 8004efe:	b25b      	sxtb	r3, r3
 8004f00:	2110      	movs	r1, #16
 8004f02:	400b      	ands	r3, r1
 8004f04:	b25b      	sxtb	r3, r3
 8004f06:	4313      	orrs	r3, r2
 8004f08:	b25b      	sxtb	r3, r3
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	b25b      	sxtb	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	db00      	blt.n	8004f1c <read_field_data+0x1b0>
 8004f1a:	e07d      	b.n	8005018 <read_field_data+0x2ac>
 8004f1c:	2237      	movs	r2, #55	@ 0x37
 8004f1e:	18bb      	adds	r3, r7, r2
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	b25b      	sxtb	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d000      	beq.n	8004f2a <read_field_data+0x1be>
 8004f28:	e076      	b.n	8005018 <read_field_data+0x2ac>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	785b      	ldrb	r3, [r3, #1]
 8004f2e:	335a      	adds	r3, #90	@ 0x5a
 8004f30:	b2d8      	uxtb	r0, r3
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	1cd9      	adds	r1, r3, #3
 8004f36:	0015      	movs	r5, r2
 8004f38:	18bc      	adds	r4, r7, r2
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f7fe fd2f 	bl	80039a0 <bme68x_get_regs>
 8004f42:	0003      	movs	r3, r0
 8004f44:	7023      	strb	r3, [r4, #0]
            if (rslt == BME68X_OK)
 8004f46:	002a      	movs	r2, r5
 8004f48:	18bb      	adds	r3, r7, r2
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	b25b      	sxtb	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10c      	bne.n	8004f6c <read_field_data+0x200>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	785b      	ldrb	r3, [r3, #1]
 8004f56:	3350      	adds	r3, #80	@ 0x50
 8004f58:	b2d8      	uxtb	r0, r3
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	1d19      	adds	r1, r3, #4
 8004f5e:	18bc      	adds	r4, r7, r2
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f7fe fd1c 	bl	80039a0 <bme68x_get_regs>
 8004f68:	0003      	movs	r3, r0
 8004f6a:	7023      	strb	r3, [r4, #0]
            }

            if (rslt == BME68X_OK)
 8004f6c:	2237      	movs	r2, #55	@ 0x37
 8004f6e:	18bb      	adds	r3, r7, r2
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	b25b      	sxtb	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10c      	bne.n	8004f92 <read_field_data+0x226>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	785b      	ldrb	r3, [r3, #1]
 8004f7c:	3364      	adds	r3, #100	@ 0x64
 8004f7e:	b2d8      	uxtb	r0, r3
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	1d59      	adds	r1, r3, #5
 8004f84:	18bc      	adds	r4, r7, r2
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f7fe fd09 	bl	80039a0 <bme68x_get_regs>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	7023      	strb	r3, [r4, #0]
            }

            if (rslt == BME68X_OK)
 8004f92:	2337      	movs	r3, #55	@ 0x37
 8004f94:	18fb      	adds	r3, r7, r3
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	b25b      	sxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d13c      	bne.n	8005018 <read_field_data+0x2ac>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa2:	0011      	movs	r1, r2
 8004fa4:	0018      	movs	r0, r3
 8004fa6:	f7ff fa17 	bl	80043d8 <calc_temperature>
 8004faa:	1c02      	adds	r2, r0, #0
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	609a      	str	r2, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb4:	0011      	movs	r1, r2
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	f7ff faa6 	bl	8004508 <calc_pressure>
 8004fbc:	1c02      	adds	r2, r0, #0
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	60da      	str	r2, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	232a      	movs	r3, #42	@ 0x2a
 8004fc6:	18fb      	adds	r3, r7, r3
 8004fc8:	881b      	ldrh	r3, [r3, #0]
 8004fca:	0011      	movs	r1, r2
 8004fcc:	0018      	movs	r0, r3
 8004fce:	f7ff fbfb 	bl	80047c8 <calc_humidity>
 8004fd2:	1c02      	adds	r2, r0, #0
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	611a      	str	r2, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d10d      	bne.n	8004ffc <read_field_data+0x290>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8004fe0:	2324      	movs	r3, #36	@ 0x24
 8004fe2:	18fb      	adds	r3, r7, r3
 8004fe4:	781a      	ldrb	r2, [r3, #0]
 8004fe6:	2326      	movs	r3, #38	@ 0x26
 8004fe8:	18fb      	adds	r3, r7, r3
 8004fea:	881b      	ldrh	r3, [r3, #0]
 8004fec:	0011      	movs	r1, r2
 8004fee:	0018      	movs	r0, r3
 8004ff0:	f7ff fd7a 	bl	8004ae8 <calc_gas_resistance_high>
 8004ff4:	1c02      	adds	r2, r0, #0
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	615a      	str	r2, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8004ffa:	e02c      	b.n	8005056 <read_field_data+0x2ea>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	2325      	movs	r3, #37	@ 0x25
 8005000:	18fb      	adds	r3, r7, r3
 8005002:	7819      	ldrb	r1, [r3, #0]
 8005004:	2328      	movs	r3, #40	@ 0x28
 8005006:	18fb      	adds	r3, r7, r3
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	0018      	movs	r0, r3
 800500c:	f7ff fcb8 	bl	8004980 <calc_gas_resistance_low>
 8005010:	1c02      	adds	r2, r0, #0
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	615a      	str	r2, [r3, #20]
                break;
 8005016:	e01e      	b.n	8005056 <read_field_data+0x2ea>
            }
        }

        if (rslt == BME68X_OK)
 8005018:	2337      	movs	r3, #55	@ 0x37
 800501a:	18fb      	adds	r3, r7, r3
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	b25b      	sxtb	r3, r3
 8005020:	2b00      	cmp	r3, #0
 8005022:	d106      	bne.n	8005032 <read_field_data+0x2c6>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	480e      	ldr	r0, [pc, #56]	@ (8005068 <read_field_data+0x2fc>)
 800502e:	0019      	movs	r1, r3
 8005030:	4790      	blx	r2
        }

        tries--;
 8005032:	2136      	movs	r1, #54	@ 0x36
 8005034:	187b      	adds	r3, r7, r1
 8005036:	781a      	ldrb	r2, [r3, #0]
 8005038:	187b      	adds	r3, r7, r1
 800503a:	3a01      	subs	r2, #1
 800503c:	701a      	strb	r2, [r3, #0]
    while ((tries) && (rslt == BME68X_OK))
 800503e:	2336      	movs	r3, #54	@ 0x36
 8005040:	18fb      	adds	r3, r7, r3
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d006      	beq.n	8005056 <read_field_data+0x2ea>
 8005048:	2337      	movs	r3, #55	@ 0x37
 800504a:	18fb      	adds	r3, r7, r3
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	b25b      	sxtb	r3, r3
 8005050:	2b00      	cmp	r3, #0
 8005052:	d100      	bne.n	8005056 <read_field_data+0x2ea>
 8005054:	e6a4      	b.n	8004da0 <read_field_data+0x34>
    }

    return rslt;
 8005056:	2337      	movs	r3, #55	@ 0x37
 8005058:	18fb      	adds	r3, r7, r3
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	b25b      	sxtb	r3, r3
}
 800505e:	0018      	movs	r0, r3
 8005060:	46bd      	mov	sp, r7
 8005062:	b00e      	add	sp, #56	@ 0x38
 8005064:	bdb0      	pop	{r4, r5, r7, pc}
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	00002710 	.word	0x00002710

0800506c <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 800506c:	b5b0      	push	{r4, r5, r7, lr}
 800506e:	b09c      	sub	sp, #112	@ 0x70
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8005076:	246f      	movs	r4, #111	@ 0x6f
 8005078:	193b      	adds	r3, r7, r4
 800507a:	2200      	movs	r2, #0
 800507c:	701a      	strb	r2, [r3, #0]
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 800507e:	2328      	movs	r3, #40	@ 0x28
 8005080:	18fb      	adds	r3, r7, r3
 8005082:	0018      	movs	r0, r3
 8005084:	2333      	movs	r3, #51	@ 0x33
 8005086:	001a      	movs	r2, r3
 8005088:	2100      	movs	r1, #0
 800508a:	f005 fcab 	bl	800a9e4 <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 800508e:	2308      	movs	r3, #8
 8005090:	18fb      	adds	r3, r7, r3
 8005092:	0018      	movs	r0, r3
 8005094:	231e      	movs	r3, #30
 8005096:	001a      	movs	r2, r3
 8005098:	2100      	movs	r1, #0
 800509a:	f005 fca3 	bl	800a9e4 <memset>
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10c      	bne.n	80050c0 <read_all_field_data+0x54>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	3304      	adds	r3, #4
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d107      	bne.n	80050c0 <read_all_field_data+0x54>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	3308      	adds	r3, #8
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d102      	bne.n	80050c0 <read_all_field_data+0x54>
    {
        rslt = BME68X_E_NULL_PTR;
 80050ba:	193b      	adds	r3, r7, r4
 80050bc:	22ff      	movs	r2, #255	@ 0xff
 80050be:	701a      	strb	r2, [r3, #0]
    }

    if (rslt == BME68X_OK)
 80050c0:	226f      	movs	r2, #111	@ 0x6f
 80050c2:	18bb      	adds	r3, r7, r2
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	b25b      	sxtb	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d109      	bne.n	80050e0 <read_all_field_data+0x74>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 80050cc:	18bc      	adds	r4, r7, r2
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	2228      	movs	r2, #40	@ 0x28
 80050d2:	18b9      	adds	r1, r7, r2
 80050d4:	2233      	movs	r2, #51	@ 0x33
 80050d6:	201d      	movs	r0, #29
 80050d8:	f7fe fc62 	bl	80039a0 <bme68x_get_regs>
 80050dc:	0003      	movs	r3, r0
 80050de:	7023      	strb	r3, [r4, #0]
    }

    if (rslt == BME68X_OK)
 80050e0:	226f      	movs	r2, #111	@ 0x6f
 80050e2:	18bb      	adds	r3, r7, r2
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	b25b      	sxtb	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d109      	bne.n	8005100 <read_all_field_data+0x94>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 80050ec:	18bc      	adds	r4, r7, r2
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	2208      	movs	r2, #8
 80050f2:	18b9      	adds	r1, r7, r2
 80050f4:	221e      	movs	r2, #30
 80050f6:	2050      	movs	r0, #80	@ 0x50
 80050f8:	f7fe fc52 	bl	80039a0 <bme68x_get_regs>
 80050fc:	0003      	movs	r3, r0
 80050fe:	7023      	strb	r3, [r4, #0]
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8005100:	236e      	movs	r3, #110	@ 0x6e
 8005102:	18fb      	adds	r3, r7, r3
 8005104:	2200      	movs	r2, #0
 8005106:	701a      	strb	r2, [r3, #0]
 8005108:	e1af      	b.n	800546a <read_all_field_data+0x3fe>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 800510a:	206d      	movs	r0, #109	@ 0x6d
 800510c:	183a      	adds	r2, r7, r0
 800510e:	256e      	movs	r5, #110	@ 0x6e
 8005110:	197b      	adds	r3, r7, r5
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	1c19      	adds	r1, r3, #0
 8005116:	0109      	lsls	r1, r1, #4
 8005118:	18cb      	adds	r3, r1, r3
 800511a:	7013      	strb	r3, [r2, #0]
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 800511c:	183b      	adds	r3, r7, r0
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2428      	movs	r4, #40	@ 0x28
 8005122:	193a      	adds	r2, r7, r4
 8005124:	5cd2      	ldrb	r2, [r2, r3]
 8005126:	197b      	adds	r3, r7, r5
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	6879      	ldr	r1, [r7, #4]
 800512e:	18cb      	adds	r3, r1, r3
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	217f      	movs	r1, #127	@ 0x7f
 8005134:	438a      	bics	r2, r1
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 800513a:	183b      	adds	r3, r7, r0
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	193a      	adds	r2, r7, r4
 8005140:	5cd2      	ldrb	r2, [r2, r3]
 8005142:	197b      	adds	r3, r7, r5
 8005144:	781b      	ldrb	r3, [r3, #0]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	6879      	ldr	r1, [r7, #4]
 800514a:	18cb      	adds	r3, r1, r3
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	210f      	movs	r1, #15
 8005150:	400a      	ands	r2, r1
 8005152:	b2d2      	uxtb	r2, r2
 8005154:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8005156:	183b      	adds	r3, r7, r0
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	197b      	adds	r3, r7, r5
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	6879      	ldr	r1, [r7, #4]
 8005164:	18cb      	adds	r3, r1, r3
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	1939      	adds	r1, r7, r4
 800516a:	5c8a      	ldrb	r2, [r1, r2]
 800516c:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 800516e:	183b      	adds	r3, r7, r0
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	3302      	adds	r3, #2
 8005174:	193a      	adds	r2, r7, r4
 8005176:	5cd3      	ldrb	r3, [r2, r3]
 8005178:	031a      	lsls	r2, r3, #12
 800517a:	183b      	adds	r3, r7, r0
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	3303      	adds	r3, #3
 8005180:	1939      	adds	r1, r7, r4
 8005182:	5ccb      	ldrb	r3, [r1, r3]
 8005184:	011b      	lsls	r3, r3, #4
 8005186:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 8005188:	183a      	adds	r2, r7, r0
 800518a:	7812      	ldrb	r2, [r2, #0]
 800518c:	3204      	adds	r2, #4
 800518e:	1939      	adds	r1, r7, r4
 8005190:	5c8a      	ldrb	r2, [r1, r2]
 8005192:	0912      	lsrs	r2, r2, #4
 8005194:	b2d2      	uxtb	r2, r2
        adc_pres =
 8005196:	4313      	orrs	r3, r2
 8005198:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 800519a:	183b      	adds	r3, r7, r0
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	3305      	adds	r3, #5
 80051a0:	193a      	adds	r2, r7, r4
 80051a2:	5cd3      	ldrb	r3, [r2, r3]
 80051a4:	031a      	lsls	r2, r3, #12
 80051a6:	183b      	adds	r3, r7, r0
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	3306      	adds	r3, #6
 80051ac:	1939      	adds	r1, r7, r4
 80051ae:	5ccb      	ldrb	r3, [r1, r3]
 80051b0:	011b      	lsls	r3, r3, #4
 80051b2:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 80051b4:	183a      	adds	r2, r7, r0
 80051b6:	7812      	ldrb	r2, [r2, #0]
 80051b8:	3207      	adds	r2, #7
 80051ba:	1939      	adds	r1, r7, r4
 80051bc:	5c8a      	ldrb	r2, [r1, r2]
 80051be:	0912      	lsrs	r2, r2, #4
 80051c0:	b2d2      	uxtb	r2, r2
        adc_temp =
 80051c2:	4313      	orrs	r3, r2
 80051c4:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 80051c6:	183b      	adds	r3, r7, r0
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	3308      	adds	r3, #8
 80051cc:	193a      	adds	r2, r7, r4
 80051ce:	5cd3      	ldrb	r3, [r2, r3]
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	183b      	adds	r3, r7, r0
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	3309      	adds	r3, #9
 80051da:	1939      	adds	r1, r7, r4
 80051dc:	5ccb      	ldrb	r3, [r1, r3]
 80051de:	0019      	movs	r1, r3
 80051e0:	2362      	movs	r3, #98	@ 0x62
 80051e2:	18fb      	adds	r3, r7, r3
 80051e4:	430a      	orrs	r2, r1
 80051e6:	801a      	strh	r2, [r3, #0]
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 80051e8:	183b      	adds	r3, r7, r0
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	330d      	adds	r3, #13
 80051ee:	193a      	adds	r2, r7, r4
 80051f0:	5cd3      	ldrb	r3, [r2, r3]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	183b      	adds	r3, r7, r0
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	330e      	adds	r3, #14
 80051fc:	1939      	adds	r1, r7, r4
 80051fe:	5ccb      	ldrb	r3, [r1, r3]
 8005200:	099b      	lsrs	r3, r3, #6
 8005202:	b2db      	uxtb	r3, r3
 8005204:	0019      	movs	r1, r3
 8005206:	2360      	movs	r3, #96	@ 0x60
 8005208:	18fb      	adds	r3, r7, r3
 800520a:	430a      	orrs	r2, r1
 800520c:	801a      	strh	r2, [r3, #0]
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 800520e:	183b      	adds	r3, r7, r0
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	330f      	adds	r3, #15
 8005214:	193a      	adds	r2, r7, r4
 8005216:	5cd3      	ldrb	r3, [r2, r3]
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	b29a      	uxth	r2, r3
 800521c:	183b      	adds	r3, r7, r0
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	3310      	adds	r3, #16
 8005222:	1939      	adds	r1, r7, r4
 8005224:	5ccb      	ldrb	r3, [r1, r3]
 8005226:	099b      	lsrs	r3, r3, #6
 8005228:	b2db      	uxtb	r3, r3
 800522a:	0019      	movs	r1, r3
 800522c:	235e      	movs	r3, #94	@ 0x5e
 800522e:	18fb      	adds	r3, r7, r3
 8005230:	430a      	orrs	r2, r1
 8005232:	801a      	strh	r2, [r3, #0]
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8005234:	183b      	adds	r3, r7, r0
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	330e      	adds	r3, #14
 800523a:	193a      	adds	r2, r7, r4
 800523c:	5cd2      	ldrb	r2, [r2, r3]
 800523e:	235d      	movs	r3, #93	@ 0x5d
 8005240:	18fb      	adds	r3, r7, r3
 8005242:	210f      	movs	r1, #15
 8005244:	400a      	ands	r2, r1
 8005246:	701a      	strb	r2, [r3, #0]
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8005248:	183b      	adds	r3, r7, r0
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	3310      	adds	r3, #16
 800524e:	193a      	adds	r2, r7, r4
 8005250:	5cd2      	ldrb	r2, [r2, r3]
 8005252:	235c      	movs	r3, #92	@ 0x5c
 8005254:	18fb      	adds	r3, r7, r3
 8005256:	210f      	movs	r1, #15
 8005258:	400a      	ands	r2, r1
 800525a:	701a      	strb	r2, [r3, #0]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d136      	bne.n	80052d2 <read_all_field_data+0x266>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8005264:	197b      	adds	r3, r7, r5
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	18d3      	adds	r3, r2, r3
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	b25a      	sxtb	r2, r3
 8005274:	183b      	adds	r3, r7, r0
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	3310      	adds	r3, #16
 800527a:	1939      	adds	r1, r7, r4
 800527c:	5ccb      	ldrb	r3, [r1, r3]
 800527e:	b25b      	sxtb	r3, r3
 8005280:	2120      	movs	r1, #32
 8005282:	400b      	ands	r3, r1
 8005284:	b25b      	sxtb	r3, r3
 8005286:	4313      	orrs	r3, r2
 8005288:	b259      	sxtb	r1, r3
 800528a:	197b      	adds	r3, r7, r5
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	18d3      	adds	r3, r2, r3
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	b2ca      	uxtb	r2, r1
 8005298:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 800529a:	197b      	adds	r3, r7, r5
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	18d3      	adds	r3, r2, r3
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	b25a      	sxtb	r2, r3
 80052aa:	183b      	adds	r3, r7, r0
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	3310      	adds	r3, #16
 80052b0:	1939      	adds	r1, r7, r4
 80052b2:	5ccb      	ldrb	r3, [r1, r3]
 80052b4:	b25b      	sxtb	r3, r3
 80052b6:	2110      	movs	r1, #16
 80052b8:	400b      	ands	r3, r1
 80052ba:	b25b      	sxtb	r3, r3
 80052bc:	4313      	orrs	r3, r2
 80052be:	b259      	sxtb	r1, r3
 80052c0:	197b      	adds	r3, r7, r5
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	009b      	lsls	r3, r3, #2
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	18d3      	adds	r3, r2, r3
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	b2ca      	uxtb	r2, r1
 80052ce:	701a      	strb	r2, [r3, #0]
 80052d0:	e038      	b.n	8005344 <read_all_field_data+0x2d8>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 80052d2:	206e      	movs	r0, #110	@ 0x6e
 80052d4:	183b      	adds	r3, r7, r0
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	18d3      	adds	r3, r2, r3
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	b25a      	sxtb	r2, r3
 80052e4:	246d      	movs	r4, #109	@ 0x6d
 80052e6:	193b      	adds	r3, r7, r4
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	330e      	adds	r3, #14
 80052ec:	2528      	movs	r5, #40	@ 0x28
 80052ee:	1979      	adds	r1, r7, r5
 80052f0:	5ccb      	ldrb	r3, [r1, r3]
 80052f2:	b25b      	sxtb	r3, r3
 80052f4:	2120      	movs	r1, #32
 80052f6:	400b      	ands	r3, r1
 80052f8:	b25b      	sxtb	r3, r3
 80052fa:	4313      	orrs	r3, r2
 80052fc:	b259      	sxtb	r1, r3
 80052fe:	183b      	adds	r3, r7, r0
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	18d3      	adds	r3, r2, r3
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	b2ca      	uxtb	r2, r1
 800530c:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 800530e:	183b      	adds	r3, r7, r0
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	18d3      	adds	r3, r2, r3
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	b25a      	sxtb	r2, r3
 800531e:	193b      	adds	r3, r7, r4
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	330e      	adds	r3, #14
 8005324:	1979      	adds	r1, r7, r5
 8005326:	5ccb      	ldrb	r3, [r1, r3]
 8005328:	b25b      	sxtb	r3, r3
 800532a:	2110      	movs	r1, #16
 800532c:	400b      	ands	r3, r1
 800532e:	b25b      	sxtb	r3, r3
 8005330:	4313      	orrs	r3, r2
 8005332:	b259      	sxtb	r1, r3
 8005334:	183b      	adds	r3, r7, r0
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	18d3      	adds	r3, r2, r3
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	b2ca      	uxtb	r2, r1
 8005342:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 8005344:	256e      	movs	r5, #110	@ 0x6e
 8005346:	197b      	adds	r3, r7, r5
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	18d3      	adds	r3, r2, r3
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	785b      	ldrb	r3, [r3, #1]
 8005354:	0019      	movs	r1, r3
 8005356:	197b      	adds	r3, r7, r5
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	18d3      	adds	r3, r2, r3
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2008      	movs	r0, #8
 8005364:	183a      	adds	r2, r7, r0
 8005366:	5c52      	ldrb	r2, [r2, r1]
 8005368:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 800536a:	197b      	adds	r3, r7, r5
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	18d3      	adds	r3, r2, r3
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	785b      	ldrb	r3, [r3, #1]
 8005378:	330a      	adds	r3, #10
 800537a:	001a      	movs	r2, r3
 800537c:	197b      	adds	r3, r7, r5
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	6879      	ldr	r1, [r7, #4]
 8005384:	18cb      	adds	r3, r1, r3
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	1839      	adds	r1, r7, r0
 800538a:	5c8a      	ldrb	r2, [r1, r2]
 800538c:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 800538e:	197b      	adds	r3, r7, r5
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	18d3      	adds	r3, r2, r3
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	785b      	ldrb	r3, [r3, #1]
 800539c:	3314      	adds	r3, #20
 800539e:	001a      	movs	r2, r3
 80053a0:	197b      	adds	r3, r7, r5
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	6879      	ldr	r1, [r7, #4]
 80053a8:	18cb      	adds	r3, r1, r3
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	1839      	adds	r1, r7, r0
 80053ae:	5c8a      	ldrb	r2, [r1, r2]
 80053b0:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 80053b2:	197b      	adds	r3, r7, r5
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	18d3      	adds	r3, r2, r3
 80053bc:	681c      	ldr	r4, [r3, #0]
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053c2:	0011      	movs	r1, r2
 80053c4:	0018      	movs	r0, r3
 80053c6:	f7ff f807 	bl	80043d8 <calc_temperature>
 80053ca:	1c03      	adds	r3, r0, #0
 80053cc:	60a3      	str	r3, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 80053ce:	197b      	adds	r3, r7, r5
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	18d3      	adds	r3, r2, r3
 80053d8:	681c      	ldr	r4, [r3, #0]
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053de:	0011      	movs	r1, r2
 80053e0:	0018      	movs	r0, r3
 80053e2:	f7ff f891 	bl	8004508 <calc_pressure>
 80053e6:	1c03      	adds	r3, r0, #0
 80053e8:	60e3      	str	r3, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 80053ea:	197b      	adds	r3, r7, r5
 80053ec:	781b      	ldrb	r3, [r3, #0]
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	18d3      	adds	r3, r2, r3
 80053f4:	681c      	ldr	r4, [r3, #0]
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	2362      	movs	r3, #98	@ 0x62
 80053fa:	18fb      	adds	r3, r7, r3
 80053fc:	881b      	ldrh	r3, [r3, #0]
 80053fe:	0011      	movs	r1, r2
 8005400:	0018      	movs	r0, r3
 8005402:	f7ff f9e1 	bl	80047c8 <calc_humidity>
 8005406:	1c03      	adds	r3, r0, #0
 8005408:	6123      	str	r3, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d112      	bne.n	8005438 <read_all_field_data+0x3cc>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8005412:	197b      	adds	r3, r7, r5
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	18d3      	adds	r3, r2, r3
 800541c:	681c      	ldr	r4, [r3, #0]
 800541e:	235c      	movs	r3, #92	@ 0x5c
 8005420:	18fb      	adds	r3, r7, r3
 8005422:	781a      	ldrb	r2, [r3, #0]
 8005424:	235e      	movs	r3, #94	@ 0x5e
 8005426:	18fb      	adds	r3, r7, r3
 8005428:	881b      	ldrh	r3, [r3, #0]
 800542a:	0011      	movs	r1, r2
 800542c:	0018      	movs	r0, r3
 800542e:	f7ff fb5b 	bl	8004ae8 <calc_gas_resistance_high>
 8005432:	1c03      	adds	r3, r0, #0
 8005434:	6163      	str	r3, [r4, #20]
 8005436:	e012      	b.n	800545e <read_all_field_data+0x3f2>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8005438:	236e      	movs	r3, #110	@ 0x6e
 800543a:	18fb      	adds	r3, r7, r3
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	18d3      	adds	r3, r2, r3
 8005444:	681c      	ldr	r4, [r3, #0]
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	235d      	movs	r3, #93	@ 0x5d
 800544a:	18fb      	adds	r3, r7, r3
 800544c:	7819      	ldrb	r1, [r3, #0]
 800544e:	2360      	movs	r3, #96	@ 0x60
 8005450:	18fb      	adds	r3, r7, r3
 8005452:	881b      	ldrh	r3, [r3, #0]
 8005454:	0018      	movs	r0, r3
 8005456:	f7ff fa93 	bl	8004980 <calc_gas_resistance_low>
 800545a:	1c03      	adds	r3, r0, #0
 800545c:	6163      	str	r3, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 800545e:	216e      	movs	r1, #110	@ 0x6e
 8005460:	187b      	adds	r3, r7, r1
 8005462:	781a      	ldrb	r2, [r3, #0]
 8005464:	187b      	adds	r3, r7, r1
 8005466:	3201      	adds	r2, #1
 8005468:	701a      	strb	r2, [r3, #0]
 800546a:	236e      	movs	r3, #110	@ 0x6e
 800546c:	18fb      	adds	r3, r7, r3
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	2b02      	cmp	r3, #2
 8005472:	d806      	bhi.n	8005482 <read_all_field_data+0x416>
 8005474:	236f      	movs	r3, #111	@ 0x6f
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	b25b      	sxtb	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d100      	bne.n	8005482 <read_all_field_data+0x416>
 8005480:	e643      	b.n	800510a <read_all_field_data+0x9e>
        }
    }

    return rslt;
 8005482:	236f      	movs	r3, #111	@ 0x6f
 8005484:	18fb      	adds	r3, r7, r3
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	b25b      	sxtb	r3, r3
}
 800548a:	0018      	movs	r0, r3
 800548c:	46bd      	mov	sp, r7
 800548e:	b01c      	add	sp, #112	@ 0x70
 8005490:	bdb0      	pop	{r4, r5, r7, pc}

08005492 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8005492:	b5b0      	push	{r4, r5, r7, lr}
 8005494:	b084      	sub	sp, #16
 8005496:	af00      	add	r7, sp, #0
 8005498:	0002      	movs	r2, r0
 800549a:	6039      	str	r1, [r7, #0]
 800549c:	1dfb      	adds	r3, r7, #7
 800549e:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 80054a0:	250f      	movs	r5, #15
 80054a2:	197c      	adds	r4, r7, r5
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	0018      	movs	r0, r3
 80054a8:	f000 f8e1 	bl	800566e <null_ptr_check>
 80054ac:	0003      	movs	r3, r0
 80054ae:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 80054b0:	197b      	adds	r3, r7, r5
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	b25b      	sxtb	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d160      	bne.n	800557c <set_mem_page+0xea>
    {
        if (reg_addr > 0x7f)
 80054ba:	1dfb      	adds	r3, r7, #7
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	b25b      	sxtb	r3, r3
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	da04      	bge.n	80054ce <set_mem_page+0x3c>
        {
            mem_page = BME68X_MEM_PAGE1;
 80054c4:	230e      	movs	r3, #14
 80054c6:	18fb      	adds	r3, r7, r3
 80054c8:	2200      	movs	r2, #0
 80054ca:	701a      	strb	r2, [r3, #0]
 80054cc:	e003      	b.n	80054d6 <set_mem_page+0x44>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 80054ce:	230e      	movs	r3, #14
 80054d0:	18fb      	adds	r3, r7, r3
 80054d2:	2210      	movs	r2, #16
 80054d4:	701a      	strb	r2, [r3, #0]
        }

        if (mem_page != dev->mem_page)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	7b5b      	ldrb	r3, [r3, #13]
 80054da:	210e      	movs	r1, #14
 80054dc:	187a      	adds	r2, r7, r1
 80054de:	7812      	ldrb	r2, [r2, #0]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d04b      	beq.n	800557c <set_mem_page+0xea>
        {
            dev->mem_page = mem_page;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	187a      	adds	r2, r7, r1
 80054e8:	7812      	ldrb	r2, [r2, #0]
 80054ea:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	220d      	movs	r2, #13
 80054f6:	18b9      	adds	r1, r7, r2
 80054f8:	2201      	movs	r2, #1
 80054fa:	20f3      	movs	r0, #243	@ 0xf3
 80054fc:	47a0      	blx	r4
 80054fe:	0003      	movs	r3, r0
 8005500:	0019      	movs	r1, r3
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	224c      	movs	r2, #76	@ 0x4c
 8005506:	5499      	strb	r1, [r3, r2]
            if (dev->intf_rslt != 0)
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	224c      	movs	r2, #76	@ 0x4c
 800550c:	569b      	ldrsb	r3, [r3, r2]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d003      	beq.n	800551a <set_mem_page+0x88>
            {
                rslt = BME68X_E_COM_FAIL;
 8005512:	230f      	movs	r3, #15
 8005514:	18fb      	adds	r3, r7, r3
 8005516:	22fe      	movs	r2, #254	@ 0xfe
 8005518:	701a      	strb	r2, [r3, #0]
            }

            if (rslt == BME68X_OK)
 800551a:	250f      	movs	r5, #15
 800551c:	197b      	adds	r3, r7, r5
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	b25b      	sxtb	r3, r3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d12a      	bne.n	800557c <set_mem_page+0xea>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 8005526:	210d      	movs	r1, #13
 8005528:	187b      	adds	r3, r7, r1
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	2210      	movs	r2, #16
 800552e:	4393      	bics	r3, r2
 8005530:	b2da      	uxtb	r2, r3
 8005532:	187b      	adds	r3, r7, r1
 8005534:	701a      	strb	r2, [r3, #0]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	7b5b      	ldrb	r3, [r3, #13]
 800553a:	b25b      	sxtb	r3, r3
 800553c:	2210      	movs	r2, #16
 800553e:	4013      	ands	r3, r2
 8005540:	b25a      	sxtb	r2, r3
 8005542:	187b      	adds	r3, r7, r1
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	b25b      	sxtb	r3, r3
 8005548:	4313      	orrs	r3, r2
 800554a:	b25b      	sxtb	r3, r3
 800554c:	b2da      	uxtb	r2, r3
 800554e:	187b      	adds	r3, r7, r1
 8005550:	701a      	strb	r2, [r3, #0]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	1879      	adds	r1, r7, r1
 800555c:	2201      	movs	r2, #1
 800555e:	2073      	movs	r0, #115	@ 0x73
 8005560:	47a0      	blx	r4
 8005562:	0003      	movs	r3, r0
 8005564:	0019      	movs	r1, r3
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	224c      	movs	r2, #76	@ 0x4c
 800556a:	5499      	strb	r1, [r3, r2]
                if (dev->intf_rslt != 0)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	224c      	movs	r2, #76	@ 0x4c
 8005570:	569b      	ldrsb	r3, [r3, r2]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d002      	beq.n	800557c <set_mem_page+0xea>
                {
                    rslt = BME68X_E_COM_FAIL;
 8005576:	197b      	adds	r3, r7, r5
 8005578:	22fe      	movs	r2, #254	@ 0xfe
 800557a:	701a      	strb	r2, [r3, #0]
                }
            }
        }
    }

    return rslt;
 800557c:	230f      	movs	r3, #15
 800557e:	18fb      	adds	r3, r7, r3
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	b25b      	sxtb	r3, r3
}
 8005584:	0018      	movs	r0, r3
 8005586:	46bd      	mov	sp, r7
 8005588:	b004      	add	sp, #16
 800558a:	bdb0      	pop	{r4, r5, r7, pc}

0800558c <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 800558c:	b5b0      	push	{r4, r5, r7, lr}
 800558e:	b084      	sub	sp, #16
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8005594:	250f      	movs	r5, #15
 8005596:	197c      	adds	r4, r7, r5
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	0018      	movs	r0, r3
 800559c:	f000 f867 	bl	800566e <null_ptr_check>
 80055a0:	0003      	movs	r3, r0
 80055a2:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 80055a4:	197b      	adds	r3, r7, r5
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	b25b      	sxtb	r3, r3
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d11e      	bne.n	80055ec <get_mem_page+0x60>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	220e      	movs	r2, #14
 80055b8:	18b9      	adds	r1, r7, r2
 80055ba:	2201      	movs	r2, #1
 80055bc:	20f3      	movs	r0, #243	@ 0xf3
 80055be:	47a0      	blx	r4
 80055c0:	0003      	movs	r3, r0
 80055c2:	0019      	movs	r1, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	224c      	movs	r2, #76	@ 0x4c
 80055c8:	5499      	strb	r1, [r3, r2]
        if (dev->intf_rslt != 0)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	224c      	movs	r2, #76	@ 0x4c
 80055ce:	569b      	ldrsb	r3, [r3, r2]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d003      	beq.n	80055dc <get_mem_page+0x50>
        {
            rslt = BME68X_E_COM_FAIL;
 80055d4:	197b      	adds	r3, r7, r5
 80055d6:	22fe      	movs	r2, #254	@ 0xfe
 80055d8:	701a      	strb	r2, [r3, #0]
 80055da:	e007      	b.n	80055ec <get_mem_page+0x60>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 80055dc:	230e      	movs	r3, #14
 80055de:	18fb      	adds	r3, r7, r3
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	2210      	movs	r2, #16
 80055e4:	4013      	ands	r3, r2
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 80055ec:	230f      	movs	r3, #15
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	b25b      	sxtb	r3, r3
}
 80055f4:	0018      	movs	r0, r3
 80055f6:	46bd      	mov	sp, r7
 80055f8:	b004      	add	sp, #16
 80055fa:	bdb0      	pop	{r4, r5, r7, pc}

080055fc <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 80055fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	250b      	movs	r5, #11
 8005608:	197b      	adds	r3, r7, r5
 800560a:	1c0a      	adds	r2, r1, #0
 800560c:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800560e:	2617      	movs	r6, #23
 8005610:	19bc      	adds	r4, r7, r6
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	0018      	movs	r0, r3
 8005616:	f000 f82a 	bl	800566e <null_ptr_check>
 800561a:	0003      	movs	r3, r0
 800561c:	7023      	strb	r3, [r4, #0]
    if ((value != NULL) && (rslt == BME68X_OK))
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d018      	beq.n	8005656 <boundary_check+0x5a>
 8005624:	19bb      	adds	r3, r7, r6
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	b25b      	sxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d113      	bne.n	8005656 <boundary_check+0x5a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	197a      	adds	r2, r7, r5
 8005634:	7812      	ldrb	r2, [r2, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d211      	bcs.n	800565e <boundary_check+0x62>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	197a      	adds	r2, r7, r5
 800563e:	7812      	ldrb	r2, [r2, #0]
 8005640:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	224d      	movs	r2, #77	@ 0x4d
 8005646:	5c9b      	ldrb	r3, [r3, r2]
 8005648:	2201      	movs	r2, #1
 800564a:	4313      	orrs	r3, r2
 800564c:	b2d9      	uxtb	r1, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	224d      	movs	r2, #77	@ 0x4d
 8005652:	5499      	strb	r1, [r3, r2]
        if (*value > max)
 8005654:	e003      	b.n	800565e <boundary_check+0x62>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8005656:	2317      	movs	r3, #23
 8005658:	18fb      	adds	r3, r7, r3
 800565a:	22ff      	movs	r2, #255	@ 0xff
 800565c:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800565e:	2317      	movs	r3, #23
 8005660:	18fb      	adds	r3, r7, r3
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	b25b      	sxtb	r3, r3
}
 8005666:	0018      	movs	r0, r3
 8005668:	46bd      	mov	sp, r7
 800566a:	b007      	add	sp, #28
 800566c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800566e <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 800566e:	b580      	push	{r7, lr}
 8005670:	b084      	sub	sp, #16
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 8005676:	230f      	movs	r3, #15
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	2200      	movs	r2, #0
 800567c:	701a      	strb	r2, [r3, #0]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00b      	beq.n	800569c <null_ptr_check+0x2e>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005688:	2b00      	cmp	r3, #0
 800568a:	d007      	beq.n	800569c <null_ptr_check+0x2e>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005690:	2b00      	cmp	r3, #0
 8005692:	d003      	beq.n	800569c <null_ptr_check+0x2e>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005698:	2b00      	cmp	r3, #0
 800569a:	d103      	bne.n	80056a4 <null_ptr_check+0x36>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 800569c:	230f      	movs	r3, #15
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	22ff      	movs	r2, #255	@ 0xff
 80056a2:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 80056a4:	230f      	movs	r3, #15
 80056a6:	18fb      	adds	r3, r7, r3
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	b25b      	sxtb	r3, r3
}
 80056ac:	0018      	movs	r0, r3
 80056ae:	46bd      	mov	sp, r7
 80056b0:	b004      	add	sp, #16
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 80056b4:	b5b0      	push	{r4, r5, r7, lr}
 80056b6:	b092      	sub	sp, #72	@ 0x48
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	607a      	str	r2, [r7, #4]
 80056be:	603b      	str	r3, [r7, #0]
 80056c0:	240b      	movs	r4, #11
 80056c2:	193b      	adds	r3, r7, r4
 80056c4:	1c0a      	adds	r2, r1, #0
 80056c6:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME68X_OK;
 80056c8:	2347      	movs	r3, #71	@ 0x47
 80056ca:	18fb      	adds	r3, r7, r3
 80056cc:	2200      	movs	r2, #0
 80056ce:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 80056d0:	2345      	movs	r3, #69	@ 0x45
 80056d2:	18fb      	adds	r3, r7, r3
 80056d4:	2200      	movs	r2, #0
 80056d6:	701a      	strb	r2, [r3, #0]
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 80056d8:	2343      	movs	r3, #67	@ 0x43
 80056da:	18fb      	adds	r3, r7, r3
 80056dc:	226e      	movs	r2, #110	@ 0x6e
 80056de:	701a      	strb	r2, [r3, #0]
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80056e0:	2338      	movs	r3, #56	@ 0x38
 80056e2:	18fb      	adds	r3, r7, r3
 80056e4:	0018      	movs	r0, r3
 80056e6:	230a      	movs	r3, #10
 80056e8:	001a      	movs	r2, r3
 80056ea:	2100      	movs	r1, #0
 80056ec:	f005 f97a 	bl	800a9e4 <memset>
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80056f0:	232c      	movs	r3, #44	@ 0x2c
 80056f2:	18fb      	adds	r3, r7, r3
 80056f4:	0018      	movs	r0, r3
 80056f6:	230a      	movs	r3, #10
 80056f8:	001a      	movs	r2, r3
 80056fa:	2100      	movs	r1, #0
 80056fc:	f005 f972 	bl	800a9e4 <memset>
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8005700:	2320      	movs	r3, #32
 8005702:	18fb      	adds	r3, r7, r3
 8005704:	0018      	movs	r0, r3
 8005706:	230a      	movs	r3, #10
 8005708:	001a      	movs	r2, r3
 800570a:	2100      	movs	r1, #0
 800570c:	f005 f96a 	bl	800a9e4 <memset>
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8005710:	2314      	movs	r3, #20
 8005712:	18fb      	adds	r3, r7, r3
 8005714:	0018      	movs	r0, r3
 8005716:	230a      	movs	r3, #10
 8005718:	001a      	movs	r2, r3
 800571a:	2100      	movs	r1, #0
 800571c:	f005 f962 	bl	800a9e4 <memset>

    switch (op_mode)
 8005720:	193b      	adds	r3, r7, r4
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b03      	cmp	r3, #3
 8005726:	d02d      	beq.n	8005784 <set_conf+0xd0>
 8005728:	dd00      	ble.n	800572c <set_conf+0x78>
 800572a:	e10c      	b.n	8005946 <set_conf+0x292>
 800572c:	2b01      	cmp	r3, #1
 800572e:	d003      	beq.n	8005738 <set_conf+0x84>
 8005730:	2b02      	cmp	r3, #2
 8005732:	d100      	bne.n	8005736 <set_conf+0x82>
 8005734:	e088      	b.n	8005848 <set_conf+0x194>
 8005736:	e106      	b.n	8005946 <set_conf+0x292>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 8005738:	2338      	movs	r3, #56	@ 0x38
 800573a:	18fb      	adds	r3, r7, r3
 800573c:	225a      	movs	r2, #90	@ 0x5a
 800573e:	701a      	strb	r2, [r3, #0]
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	885b      	ldrh	r3, [r3, #2]
 8005744:	683a      	ldr	r2, [r7, #0]
 8005746:	0011      	movs	r1, r2
 8005748:	0018      	movs	r0, r3
 800574a:	f7ff fa0b 	bl	8004b64 <calc_res_heat>
 800574e:	0003      	movs	r3, r0
 8005750:	001a      	movs	r2, r3
 8005752:	232c      	movs	r3, #44	@ 0x2c
 8005754:	18fb      	adds	r3, r7, r3
 8005756:	701a      	strb	r2, [r3, #0]
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 8005758:	2320      	movs	r3, #32
 800575a:	18fb      	adds	r3, r7, r3
 800575c:	2264      	movs	r2, #100	@ 0x64
 800575e:	701a      	strb	r2, [r3, #0]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	889b      	ldrh	r3, [r3, #4]
 8005764:	0018      	movs	r0, r3
 8005766:	f7ff fac9 	bl	8004cfc <calc_gas_wait>
 800576a:	0003      	movs	r3, r0
 800576c:	001a      	movs	r2, r3
 800576e:	2314      	movs	r3, #20
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	701a      	strb	r2, [r3, #0]
            (*nb_conv) = 0;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 800577a:	2345      	movs	r3, #69	@ 0x45
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	2201      	movs	r2, #1
 8005780:	701a      	strb	r2, [r3, #0]
            break;
 8005782:	e0e6      	b.n	8005952 <set_conf+0x29e>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d003      	beq.n	8005794 <set_conf+0xe0>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d104      	bne.n	800579e <set_conf+0xea>
            {
                rslt = BME68X_E_NULL_PTR;
 8005794:	2347      	movs	r3, #71	@ 0x47
 8005796:	18fb      	adds	r3, r7, r3
 8005798:	22ff      	movs	r2, #255	@ 0xff
 800579a:	701a      	strb	r2, [r3, #0]
                break;
 800579c:	e0d9      	b.n	8005952 <set_conf+0x29e>
            }

            for (i = 0; i < conf->profile_len; i++)
 800579e:	2346      	movs	r3, #70	@ 0x46
 80057a0:	18fb      	adds	r3, r7, r3
 80057a2:	2200      	movs	r2, #0
 80057a4:	701a      	strb	r2, [r3, #0]
 80057a6:	e03e      	b.n	8005826 <set_conf+0x172>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 80057a8:	2046      	movs	r0, #70	@ 0x46
 80057aa:	183b      	adds	r3, r7, r0
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	183a      	adds	r2, r7, r0
 80057b0:	7812      	ldrb	r2, [r2, #0]
 80057b2:	325a      	adds	r2, #90	@ 0x5a
 80057b4:	b2d1      	uxtb	r1, r2
 80057b6:	2238      	movs	r2, #56	@ 0x38
 80057b8:	18ba      	adds	r2, r7, r2
 80057ba:	54d1      	strb	r1, [r2, r3]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	689a      	ldr	r2, [r3, #8]
 80057c0:	183b      	adds	r3, r7, r0
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	005b      	lsls	r3, r3, #1
 80057c6:	18d3      	adds	r3, r2, r3
 80057c8:	881a      	ldrh	r2, [r3, #0]
 80057ca:	0005      	movs	r5, r0
 80057cc:	183b      	adds	r3, r7, r0
 80057ce:	781c      	ldrb	r4, [r3, #0]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	0019      	movs	r1, r3
 80057d4:	0010      	movs	r0, r2
 80057d6:	f7ff f9c5 	bl	8004b64 <calc_res_heat>
 80057da:	0003      	movs	r3, r0
 80057dc:	001a      	movs	r2, r3
 80057de:	232c      	movs	r3, #44	@ 0x2c
 80057e0:	18fb      	adds	r3, r7, r3
 80057e2:	551a      	strb	r2, [r3, r4]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80057e4:	0028      	movs	r0, r5
 80057e6:	183b      	adds	r3, r7, r0
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	183a      	adds	r2, r7, r0
 80057ec:	7812      	ldrb	r2, [r2, #0]
 80057ee:	3264      	adds	r2, #100	@ 0x64
 80057f0:	b2d1      	uxtb	r1, r2
 80057f2:	2220      	movs	r2, #32
 80057f4:	18ba      	adds	r2, r7, r2
 80057f6:	54d1      	strb	r1, [r2, r3]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	183b      	adds	r3, r7, r0
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	18d3      	adds	r3, r2, r3
 8005804:	881a      	ldrh	r2, [r3, #0]
 8005806:	0005      	movs	r5, r0
 8005808:	183b      	adds	r3, r7, r0
 800580a:	781c      	ldrb	r4, [r3, #0]
 800580c:	0010      	movs	r0, r2
 800580e:	f7ff fa75 	bl	8004cfc <calc_gas_wait>
 8005812:	0003      	movs	r3, r0
 8005814:	001a      	movs	r2, r3
 8005816:	2314      	movs	r3, #20
 8005818:	18fb      	adds	r3, r7, r3
 800581a:	551a      	strb	r2, [r3, r4]
            for (i = 0; i < conf->profile_len; i++)
 800581c:	197b      	adds	r3, r7, r5
 800581e:	781a      	ldrb	r2, [r3, #0]
 8005820:	197b      	adds	r3, r7, r5
 8005822:	3201      	adds	r2, #1
 8005824:	701a      	strb	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	7c1b      	ldrb	r3, [r3, #16]
 800582a:	2246      	movs	r2, #70	@ 0x46
 800582c:	18ba      	adds	r2, r7, r2
 800582e:	7812      	ldrb	r2, [r2, #0]
 8005830:	429a      	cmp	r2, r3
 8005832:	d3b9      	bcc.n	80057a8 <set_conf+0xf4>
            }

            (*nb_conv) = conf->profile_len;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	7c1a      	ldrb	r2, [r3, #16]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 800583c:	2345      	movs	r3, #69	@ 0x45
 800583e:	18fb      	adds	r3, r7, r3
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	7c12      	ldrb	r2, [r2, #16]
 8005844:	701a      	strb	r2, [r3, #0]
            break;
 8005846:	e084      	b.n	8005952 <set_conf+0x29e>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d003      	beq.n	8005858 <set_conf+0x1a4>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d104      	bne.n	8005862 <set_conf+0x1ae>
            {
                rslt = BME68X_E_NULL_PTR;
 8005858:	2347      	movs	r3, #71	@ 0x47
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	22ff      	movs	r2, #255	@ 0xff
 800585e:	701a      	strb	r2, [r3, #0]
                break;
 8005860:	e077      	b.n	8005952 <set_conf+0x29e>
            }

            if (conf->shared_heatr_dur == 0)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8a5b      	ldrh	r3, [r3, #18]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d103      	bne.n	8005872 <set_conf+0x1be>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 800586a:	2347      	movs	r3, #71	@ 0x47
 800586c:	18fb      	adds	r3, r7, r3
 800586e:	2203      	movs	r2, #3
 8005870:	701a      	strb	r2, [r3, #0]
            }

            for (i = 0; i < conf->profile_len; i++)
 8005872:	2346      	movs	r3, #70	@ 0x46
 8005874:	18fb      	adds	r3, r7, r3
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
 800587a:	e039      	b.n	80058f0 <set_conf+0x23c>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 800587c:	2046      	movs	r0, #70	@ 0x46
 800587e:	183b      	adds	r3, r7, r0
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	183a      	adds	r2, r7, r0
 8005884:	7812      	ldrb	r2, [r2, #0]
 8005886:	325a      	adds	r2, #90	@ 0x5a
 8005888:	b2d1      	uxtb	r1, r2
 800588a:	2238      	movs	r2, #56	@ 0x38
 800588c:	18ba      	adds	r2, r7, r2
 800588e:	54d1      	strb	r1, [r2, r3]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	183b      	adds	r3, r7, r0
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	005b      	lsls	r3, r3, #1
 800589a:	18d3      	adds	r3, r2, r3
 800589c:	881a      	ldrh	r2, [r3, #0]
 800589e:	0005      	movs	r5, r0
 80058a0:	183b      	adds	r3, r7, r0
 80058a2:	781c      	ldrb	r4, [r3, #0]
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	0019      	movs	r1, r3
 80058a8:	0010      	movs	r0, r2
 80058aa:	f7ff f95b 	bl	8004b64 <calc_res_heat>
 80058ae:	0003      	movs	r3, r0
 80058b0:	001a      	movs	r2, r3
 80058b2:	232c      	movs	r3, #44	@ 0x2c
 80058b4:	18fb      	adds	r3, r7, r3
 80058b6:	551a      	strb	r2, [r3, r4]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80058b8:	0028      	movs	r0, r5
 80058ba:	183b      	adds	r3, r7, r0
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	183a      	adds	r2, r7, r0
 80058c0:	7812      	ldrb	r2, [r2, #0]
 80058c2:	3264      	adds	r2, #100	@ 0x64
 80058c4:	b2d1      	uxtb	r1, r2
 80058c6:	2220      	movs	r2, #32
 80058c8:	18ba      	adds	r2, r7, r2
 80058ca:	54d1      	strb	r1, [r2, r3]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	183b      	adds	r3, r7, r0
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	18d3      	adds	r3, r2, r3
 80058d8:	881a      	ldrh	r2, [r3, #0]
 80058da:	183b      	adds	r3, r7, r0
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	b2d1      	uxtb	r1, r2
 80058e0:	2214      	movs	r2, #20
 80058e2:	18ba      	adds	r2, r7, r2
 80058e4:	54d1      	strb	r1, [r2, r3]
            for (i = 0; i < conf->profile_len; i++)
 80058e6:	183b      	adds	r3, r7, r0
 80058e8:	781a      	ldrb	r2, [r3, #0]
 80058ea:	183b      	adds	r3, r7, r0
 80058ec:	3201      	adds	r2, #1
 80058ee:	701a      	strb	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	7c1b      	ldrb	r3, [r3, #16]
 80058f4:	2246      	movs	r2, #70	@ 0x46
 80058f6:	18ba      	adds	r2, r7, r2
 80058f8:	7812      	ldrb	r2, [r2, #0]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d3be      	bcc.n	800587c <set_conf+0x1c8>
            }

            (*nb_conv) = conf->profile_len;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	7c1a      	ldrb	r2, [r3, #16]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8005906:	2345      	movs	r3, #69	@ 0x45
 8005908:	18fb      	adds	r3, r7, r3
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	7c12      	ldrb	r2, [r2, #16]
 800590e:	701a      	strb	r2, [r3, #0]
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8a5b      	ldrh	r3, [r3, #18]
 8005914:	0018      	movs	r0, r3
 8005916:	f000 f84b 	bl	80059b0 <calc_heatr_dur_shared>
 800591a:	0003      	movs	r3, r0
 800591c:	001a      	movs	r2, r3
 800591e:	2144      	movs	r1, #68	@ 0x44
 8005920:	187b      	adds	r3, r7, r1
 8005922:	701a      	strb	r2, [r3, #0]
            if (rslt == BME68X_OK)
 8005924:	2247      	movs	r2, #71	@ 0x47
 8005926:	18bb      	adds	r3, r7, r2
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	b25b      	sxtb	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10f      	bne.n	8005950 <set_conf+0x29c>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 8005930:	18bc      	adds	r4, r7, r2
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	1879      	adds	r1, r7, r1
 8005936:	2243      	movs	r2, #67	@ 0x43
 8005938:	18b8      	adds	r0, r7, r2
 800593a:	2201      	movs	r2, #1
 800593c:	f7fd ff83 	bl	8003846 <bme68x_set_regs>
 8005940:	0003      	movs	r3, r0
 8005942:	7023      	strb	r3, [r4, #0]
            }

            break;
 8005944:	e004      	b.n	8005950 <set_conf+0x29c>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8005946:	2347      	movs	r3, #71	@ 0x47
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	2201      	movs	r2, #1
 800594c:	701a      	strb	r2, [r3, #0]
 800594e:	e000      	b.n	8005952 <set_conf+0x29e>
            break;
 8005950:	46c0      	nop			@ (mov r8, r8)
    }

    if (rslt == BME68X_OK)
 8005952:	2147      	movs	r1, #71	@ 0x47
 8005954:	187b      	adds	r3, r7, r1
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	b25b      	sxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10c      	bne.n	8005978 <set_conf+0x2c4>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 800595e:	2345      	movs	r3, #69	@ 0x45
 8005960:	18fb      	adds	r3, r7, r3
 8005962:	781a      	ldrb	r2, [r3, #0]
 8005964:	187c      	adds	r4, r7, r1
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	212c      	movs	r1, #44	@ 0x2c
 800596a:	1879      	adds	r1, r7, r1
 800596c:	2038      	movs	r0, #56	@ 0x38
 800596e:	1838      	adds	r0, r7, r0
 8005970:	f7fd ff69 	bl	8003846 <bme68x_set_regs>
 8005974:	0003      	movs	r3, r0
 8005976:	7023      	strb	r3, [r4, #0]
    }

    if (rslt == BME68X_OK)
 8005978:	2147      	movs	r1, #71	@ 0x47
 800597a:	187b      	adds	r3, r7, r1
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	b25b      	sxtb	r3, r3
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10c      	bne.n	800599e <set_conf+0x2ea>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8005984:	2345      	movs	r3, #69	@ 0x45
 8005986:	18fb      	adds	r3, r7, r3
 8005988:	781a      	ldrb	r2, [r3, #0]
 800598a:	187c      	adds	r4, r7, r1
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	2114      	movs	r1, #20
 8005990:	1879      	adds	r1, r7, r1
 8005992:	2020      	movs	r0, #32
 8005994:	1838      	adds	r0, r7, r0
 8005996:	f7fd ff56 	bl	8003846 <bme68x_set_regs>
 800599a:	0003      	movs	r3, r0
 800599c:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 800599e:	2347      	movs	r3, #71	@ 0x47
 80059a0:	18fb      	adds	r3, r7, r3
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	b25b      	sxtb	r3, r3
}
 80059a6:	0018      	movs	r0, r3
 80059a8:	46bd      	mov	sp, r7
 80059aa:	b012      	add	sp, #72	@ 0x48
 80059ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080059b0 <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	0002      	movs	r2, r0
 80059b8:	1dbb      	adds	r3, r7, #6
 80059ba:	801a      	strh	r2, [r3, #0]
    uint8_t factor = 0;
 80059bc:	230f      	movs	r3, #15
 80059be:	18fb      	adds	r3, r7, r3
 80059c0:	2200      	movs	r2, #0
 80059c2:	701a      	strb	r2, [r3, #0]
    uint8_t heatdurval;

    if (dur >= 0x783)
 80059c4:	1dbb      	adds	r3, r7, #6
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005a44 <calc_heatr_dur_shared+0x94>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d904      	bls.n	80059d8 <calc_heatr_dur_shared+0x28>
    {
        heatdurval = 0xff; /* Max duration */
 80059ce:	230e      	movs	r3, #14
 80059d0:	18fb      	adds	r3, r7, r3
 80059d2:	22ff      	movs	r2, #255	@ 0xff
 80059d4:	701a      	strb	r2, [r3, #0]
 80059d6:	e02e      	b.n	8005a36 <calc_heatr_dur_shared+0x86>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 80059d8:	1dbb      	adds	r3, r7, #6
 80059da:	881a      	ldrh	r2, [r3, #0]
 80059dc:	0013      	movs	r3, r2
 80059de:	015b      	lsls	r3, r3, #5
 80059e0:	1a9b      	subs	r3, r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	189b      	adds	r3, r3, r2
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	001a      	movs	r2, r3
 80059ea:	23de      	movs	r3, #222	@ 0xde
 80059ec:	33ff      	adds	r3, #255	@ 0xff
 80059ee:	0019      	movs	r1, r3
 80059f0:	0010      	movs	r0, r2
 80059f2:	f7fa fbad 	bl	8000150 <__udivsi3>
 80059f6:	0003      	movs	r3, r0
 80059f8:	001a      	movs	r2, r3
 80059fa:	1dbb      	adds	r3, r7, #6
 80059fc:	801a      	strh	r2, [r3, #0]
        while (dur > 0x3F)
 80059fe:	e00a      	b.n	8005a16 <calc_heatr_dur_shared+0x66>
        {
            dur = dur >> 2;
 8005a00:	1dbb      	adds	r3, r7, #6
 8005a02:	1dba      	adds	r2, r7, #6
 8005a04:	8812      	ldrh	r2, [r2, #0]
 8005a06:	0892      	lsrs	r2, r2, #2
 8005a08:	801a      	strh	r2, [r3, #0]
            factor += 1;
 8005a0a:	220f      	movs	r2, #15
 8005a0c:	18bb      	adds	r3, r7, r2
 8005a0e:	18ba      	adds	r2, r7, r2
 8005a10:	7812      	ldrb	r2, [r2, #0]
 8005a12:	3201      	adds	r2, #1
 8005a14:	701a      	strb	r2, [r3, #0]
        while (dur > 0x3F)
 8005a16:	1dbb      	adds	r3, r7, #6
 8005a18:	881b      	ldrh	r3, [r3, #0]
 8005a1a:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a1c:	d8f0      	bhi.n	8005a00 <calc_heatr_dur_shared+0x50>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 8005a1e:	1dbb      	adds	r3, r7, #6
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	b2d9      	uxtb	r1, r3
 8005a24:	230f      	movs	r3, #15
 8005a26:	18fb      	adds	r3, r7, r3
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	019b      	lsls	r3, r3, #6
 8005a2c:	b2da      	uxtb	r2, r3
 8005a2e:	230e      	movs	r3, #14
 8005a30:	18fb      	adds	r3, r7, r3
 8005a32:	188a      	adds	r2, r1, r2
 8005a34:	701a      	strb	r2, [r3, #0]
    }

    return heatdurval;
 8005a36:	230e      	movs	r3, #14
 8005a38:	18fb      	adds	r3, r7, r3
 8005a3a:	781b      	ldrb	r3, [r3, #0]
}
 8005a3c:	0018      	movs	r0, r3
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	b004      	add	sp, #16
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	00000782 	.word	0x00000782

08005a48 <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	603a      	str	r2, [r7, #0]
 8005a50:	1dfb      	adds	r3, r7, #7
 8005a52:	1c02      	adds	r2, r0, #0
 8005a54:	701a      	strb	r2, [r3, #0]
 8005a56:	1dbb      	adds	r3, r7, #6
 8005a58:	1c0a      	adds	r2, r1, #0
 8005a5a:	701a      	strb	r2, [r3, #0]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 8005a5c:	1dfb      	adds	r3, r7, #7
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	18d3      	adds	r3, r2, r3
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	789a      	ldrb	r2, [r3, #2]
 8005a6a:	210e      	movs	r1, #14
 8005a6c:	187b      	adds	r3, r7, r1
 8005a6e:	801a      	strh	r2, [r3, #0]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 8005a70:	1dbb      	adds	r3, r7, #6
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	683a      	ldr	r2, [r7, #0]
 8005a78:	18d3      	adds	r3, r2, r3
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	789a      	ldrb	r2, [r3, #2]
 8005a7e:	200c      	movs	r0, #12
 8005a80:	183b      	adds	r3, r7, r0
 8005a82:	801a      	strh	r2, [r3, #0]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 8005a84:	1dfb      	adds	r3, r7, #7
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	18d3      	adds	r3, r2, r3
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	b25b      	sxtb	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	da2c      	bge.n	8005af2 <sort_sensor_data+0xaa>
 8005a98:	1dbb      	adds	r3, r7, #6
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	18d3      	adds	r3, r2, r3
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	781b      	ldrb	r3, [r3, #0]
 8005aa6:	b25b      	sxtb	r3, r3
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	da22      	bge.n	8005af2 <sort_sensor_data+0xaa>
    {
        int16_t diff = meas_index2 - meas_index1;
 8005aac:	183b      	adds	r3, r7, r0
 8005aae:	881a      	ldrh	r2, [r3, #0]
 8005ab0:	187b      	adds	r3, r7, r1
 8005ab2:	881b      	ldrh	r3, [r3, #0]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	210a      	movs	r1, #10
 8005aba:	187b      	adds	r3, r7, r1
 8005abc:	801a      	strh	r2, [r3, #0]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8005abe:	000a      	movs	r2, r1
 8005ac0:	18bb      	adds	r3, r7, r2
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	5e5b      	ldrsh	r3, [r3, r1]
 8005ac6:	3302      	adds	r3, #2
 8005ac8:	db04      	blt.n	8005ad4 <sort_sensor_data+0x8c>
 8005aca:	18bb      	adds	r3, r7, r2
 8005acc:	2200      	movs	r2, #0
 8005ace:	5e9b      	ldrsh	r3, [r3, r2]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	db05      	blt.n	8005ae0 <sort_sensor_data+0x98>
 8005ad4:	230a      	movs	r3, #10
 8005ad6:	18fb      	adds	r3, r7, r3
 8005ad8:	2200      	movs	r2, #0
 8005ada:	5e9b      	ldrsh	r3, [r3, r2]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	dd1b      	ble.n	8005b18 <sort_sensor_data+0xd0>
        {
            swap_fields(low_index, high_index, field);
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	1dbb      	adds	r3, r7, #6
 8005ae4:	7819      	ldrb	r1, [r3, #0]
 8005ae6:	1dfb      	adds	r3, r7, #7
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	0018      	movs	r0, r3
 8005aec:	f000 f819 	bl	8005b22 <swap_fields>
    {
 8005af0:	e012      	b.n	8005b18 <sort_sensor_data+0xd0>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 8005af2:	1dbb      	adds	r3, r7, #6
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	683a      	ldr	r2, [r7, #0]
 8005afa:	18d3      	adds	r3, r2, r3
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	b25b      	sxtb	r3, r3
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	da09      	bge.n	8005b1a <sort_sensor_data+0xd2>
    {
        swap_fields(low_index, high_index, field);
 8005b06:	683a      	ldr	r2, [r7, #0]
 8005b08:	1dbb      	adds	r3, r7, #6
 8005b0a:	7819      	ldrb	r1, [r3, #0]
 8005b0c:	1dfb      	adds	r3, r7, #7
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	0018      	movs	r0, r3
 8005b12:	f000 f806 	bl	8005b22 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 8005b16:	e000      	b.n	8005b1a <sort_sensor_data+0xd2>
    {
 8005b18:	46c0      	nop			@ (mov r8, r8)
}
 8005b1a:	46c0      	nop			@ (mov r8, r8)
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	b004      	add	sp, #16
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b084      	sub	sp, #16
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	603a      	str	r2, [r7, #0]
 8005b2a:	1dfb      	adds	r3, r7, #7
 8005b2c:	1c02      	adds	r2, r0, #0
 8005b2e:	701a      	strb	r2, [r3, #0]
 8005b30:	1dbb      	adds	r3, r7, #6
 8005b32:	1c0a      	adds	r2, r1, #0
 8005b34:	701a      	strb	r2, [r3, #0]
    struct bme68x_data *temp;

    temp = field[index1];
 8005b36:	1dfb      	adds	r3, r7, #7
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	18d3      	adds	r3, r2, r3
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 8005b44:	1dbb      	adds	r3, r7, #6
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	683a      	ldr	r2, [r7, #0]
 8005b4c:	18d2      	adds	r2, r2, r3
 8005b4e:	1dfb      	adds	r3, r7, #7
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	6839      	ldr	r1, [r7, #0]
 8005b56:	18cb      	adds	r3, r1, r3
 8005b58:	6812      	ldr	r2, [r2, #0]
 8005b5a:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 8005b5c:	1dbb      	adds	r3, r7, #6
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	18d3      	adds	r3, r2, r3
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	601a      	str	r2, [r3, #0]
}
 8005b6a:	46c0      	nop			@ (mov r8, r8)
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	b004      	add	sp, #16
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 8005b72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b74:	b08f      	sub	sp, #60	@ 0x3c
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 8005b7a:	2537      	movs	r5, #55	@ 0x37
 8005b7c:	197c      	adds	r4, r7, r5
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	260c      	movs	r6, #12
 8005b82:	19b9      	adds	r1, r7, r6
 8005b84:	2217      	movs	r2, #23
 8005b86:	208a      	movs	r0, #138	@ 0x8a
 8005b88:	f7fd ff0a 	bl	80039a0 <bme68x_get_regs>
 8005b8c:	0003      	movs	r3, r0
 8005b8e:	7023      	strb	r3, [r4, #0]
    if (rslt == BME68X_OK)
 8005b90:	197b      	adds	r3, r7, r5
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	b25b      	sxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10b      	bne.n	8005bb2 <get_calib_data+0x40>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 8005b9a:	197c      	adds	r4, r7, r5
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	19bb      	adds	r3, r7, r6
 8005ba0:	3317      	adds	r3, #23
 8005ba2:	0019      	movs	r1, r3
 8005ba4:	0013      	movs	r3, r2
 8005ba6:	220e      	movs	r2, #14
 8005ba8:	20e1      	movs	r0, #225	@ 0xe1
 8005baa:	f7fd fef9 	bl	80039a0 <bme68x_get_regs>
 8005bae:	0003      	movs	r3, r0
 8005bb0:	7023      	strb	r3, [r4, #0]
    }

    if (rslt == BME68X_OK)
 8005bb2:	2237      	movs	r2, #55	@ 0x37
 8005bb4:	18bb      	adds	r3, r7, r2
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	b25b      	sxtb	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d10c      	bne.n	8005bd8 <get_calib_data+0x66>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 8005bbe:	18bc      	adds	r4, r7, r2
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	230c      	movs	r3, #12
 8005bc4:	18fb      	adds	r3, r7, r3
 8005bc6:	3325      	adds	r3, #37	@ 0x25
 8005bc8:	0019      	movs	r1, r3
 8005bca:	0013      	movs	r3, r2
 8005bcc:	2205      	movs	r2, #5
 8005bce:	2000      	movs	r0, #0
 8005bd0:	f7fd fee6 	bl	80039a0 <bme68x_get_regs>
 8005bd4:	0003      	movs	r3, r0
 8005bd6:	7023      	strb	r3, [r4, #0]
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8005bd8:	2337      	movs	r3, #55	@ 0x37
 8005bda:	18fb      	adds	r3, r7, r3
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	b25b      	sxtb	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d000      	beq.n	8005be6 <get_calib_data+0x74>
 8005be4:	e0f4      	b.n	8005dd0 <get_calib_data+0x25e>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8005be6:	210c      	movs	r1, #12
 8005be8:	187b      	adds	r3, r7, r1
 8005bea:	2220      	movs	r2, #32
 8005bec:	5c9b      	ldrb	r3, [r3, r2]
 8005bee:	b21b      	sxth	r3, r3
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	b21a      	sxth	r2, r3
 8005bf4:	187b      	adds	r3, r7, r1
 8005bf6:	7fdb      	ldrb	r3, [r3, #31]
 8005bf8:	b21b      	sxth	r3, r3
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	b21b      	sxth	r3, r3
 8005bfe:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 8005c04:	187b      	adds	r3, r7, r1
 8005c06:	785b      	ldrb	r3, [r3, #1]
 8005c08:	b21b      	sxth	r3, r3
 8005c0a:	021b      	lsls	r3, r3, #8
 8005c0c:	b21a      	sxth	r2, r3
 8005c0e:	187b      	adds	r3, r7, r1
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	b21b      	sxth	r3, r3
 8005c14:	4313      	orrs	r3, r2
 8005c16:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 8005c1c:	0008      	movs	r0, r1
 8005c1e:	187b      	adds	r3, r7, r1
 8005c20:	789b      	ldrb	r3, [r3, #2]
 8005c22:	b259      	sxtb	r1, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2222      	movs	r2, #34	@ 0x22
 8005c28:	5499      	strb	r1, [r3, r2]

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8005c2a:	0001      	movs	r1, r0
 8005c2c:	187b      	adds	r3, r7, r1
 8005c2e:	795b      	ldrb	r3, [r3, #5]
 8005c30:	b21b      	sxth	r3, r3
 8005c32:	021b      	lsls	r3, r3, #8
 8005c34:	b21a      	sxth	r2, r3
 8005c36:	187b      	adds	r3, r7, r1
 8005c38:	791b      	ldrb	r3, [r3, #4]
 8005c3a:	b21b      	sxth	r3, r3
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	b21b      	sxth	r3, r3
 8005c40:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 8005c46:	187b      	adds	r3, r7, r1
 8005c48:	79db      	ldrb	r3, [r3, #7]
 8005c4a:	b21b      	sxth	r3, r3
 8005c4c:	021b      	lsls	r3, r3, #8
 8005c4e:	b21a      	sxth	r2, r3
 8005c50:	187b      	adds	r3, r7, r1
 8005c52:	799b      	ldrb	r3, [r3, #6]
 8005c54:	b21b      	sxth	r3, r3
 8005c56:	4313      	orrs	r3, r2
 8005c58:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 8005c5e:	0008      	movs	r0, r1
 8005c60:	187b      	adds	r3, r7, r1
 8005c62:	7a1b      	ldrb	r3, [r3, #8]
 8005c64:	b259      	sxtb	r1, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2228      	movs	r2, #40	@ 0x28
 8005c6a:	5499      	strb	r1, [r3, r2]
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 8005c6c:	0001      	movs	r1, r0
 8005c6e:	187b      	adds	r3, r7, r1
 8005c70:	7adb      	ldrb	r3, [r3, #11]
 8005c72:	b21b      	sxth	r3, r3
 8005c74:	021b      	lsls	r3, r3, #8
 8005c76:	b21a      	sxth	r2, r3
 8005c78:	187b      	adds	r3, r7, r1
 8005c7a:	7a9b      	ldrb	r3, [r3, #10]
 8005c7c:	b21b      	sxth	r3, r3
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 8005c86:	187b      	adds	r3, r7, r1
 8005c88:	7b5b      	ldrb	r3, [r3, #13]
 8005c8a:	b21b      	sxth	r3, r3
 8005c8c:	021b      	lsls	r3, r3, #8
 8005c8e:	b21a      	sxth	r2, r3
 8005c90:	187b      	adds	r3, r7, r1
 8005c92:	7b1b      	ldrb	r3, [r3, #12]
 8005c94:	b21b      	sxth	r3, r3
 8005c96:	4313      	orrs	r3, r2
 8005c98:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 8005c9e:	0008      	movs	r0, r1
 8005ca0:	183b      	adds	r3, r7, r0
 8005ca2:	7bdb      	ldrb	r3, [r3, #15]
 8005ca4:	b259      	sxtb	r1, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	222e      	movs	r2, #46	@ 0x2e
 8005caa:	5499      	strb	r1, [r3, r2]
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 8005cac:	183b      	adds	r3, r7, r0
 8005cae:	7b9b      	ldrb	r3, [r3, #14]
 8005cb0:	b259      	sxtb	r1, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	222f      	movs	r2, #47	@ 0x2f
 8005cb6:	5499      	strb	r1, [r3, r2]
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 8005cb8:	183b      	adds	r3, r7, r0
 8005cba:	7cdb      	ldrb	r3, [r3, #19]
 8005cbc:	b21b      	sxth	r3, r3
 8005cbe:	021b      	lsls	r3, r3, #8
 8005cc0:	b21a      	sxth	r2, r3
 8005cc2:	183b      	adds	r3, r7, r0
 8005cc4:	7c9b      	ldrb	r3, [r3, #18]
 8005cc6:	b21b      	sxth	r3, r3
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 8005cd0:	183b      	adds	r3, r7, r0
 8005cd2:	7d5b      	ldrb	r3, [r3, #21]
 8005cd4:	b21b      	sxth	r3, r3
 8005cd6:	021b      	lsls	r3, r3, #8
 8005cd8:	b21a      	sxth	r2, r3
 8005cda:	183b      	adds	r3, r7, r0
 8005cdc:	7d1b      	ldrb	r3, [r3, #20]
 8005cde:	b21b      	sxth	r3, r3
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8005ce8:	183b      	adds	r3, r7, r0
 8005cea:	7d99      	ldrb	r1, [r3, #22]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2234      	movs	r2, #52	@ 0x34
 8005cf0:	5499      	strb	r1, [r3, r2]

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8005cf2:	183b      	adds	r3, r7, r0
 8005cf4:	7e5b      	ldrb	r3, [r3, #25]
 8005cf6:	b21b      	sxth	r3, r3
 8005cf8:	011b      	lsls	r3, r3, #4
 8005cfa:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8005cfc:	183b      	adds	r3, r7, r0
 8005cfe:	7e1b      	ldrb	r3, [r3, #24]
 8005d00:	b21b      	sxth	r3, r3
 8005d02:	210f      	movs	r1, #15
 8005d04:	400b      	ands	r3, r1
 8005d06:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	b21b      	sxth	r3, r3
 8005d0c:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 8005d12:	183b      	adds	r3, r7, r0
 8005d14:	7ddb      	ldrb	r3, [r3, #23]
 8005d16:	b21b      	sxth	r3, r3
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	b21a      	sxth	r2, r3
 8005d1c:	183b      	adds	r3, r7, r0
 8005d1e:	7e1b      	ldrb	r3, [r3, #24]
 8005d20:	091b      	lsrs	r3, r3, #4
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	b21b      	sxth	r3, r3
 8005d26:	4313      	orrs	r3, r2
 8005d28:	b21b      	sxth	r3, r3
 8005d2a:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 8005d30:	183b      	adds	r3, r7, r0
 8005d32:	7e9b      	ldrb	r3, [r3, #26]
 8005d34:	b25a      	sxtb	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8005d3a:	183b      	adds	r3, r7, r0
 8005d3c:	7edb      	ldrb	r3, [r3, #27]
 8005d3e:	b25a      	sxtb	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8005d44:	183b      	adds	r3, r7, r0
 8005d46:	7f1b      	ldrb	r3, [r3, #28]
 8005d48:	b25a      	sxtb	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 8005d4e:	183b      	adds	r3, r7, r0
 8005d50:	7f5a      	ldrb	r2, [r3, #29]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8005d56:	183b      	adds	r3, r7, r0
 8005d58:	7f9b      	ldrb	r3, [r3, #30]
 8005d5a:	b25a      	sxtb	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 8005d60:	183b      	adds	r3, r7, r0
 8005d62:	2223      	movs	r2, #35	@ 0x23
 8005d64:	5c9b      	ldrb	r3, [r3, r2]
 8005d66:	b25a      	sxtb	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8005d6c:	183b      	adds	r3, r7, r0
 8005d6e:	2222      	movs	r2, #34	@ 0x22
 8005d70:	5c9b      	ldrb	r3, [r3, r2]
 8005d72:	b21b      	sxth	r3, r3
 8005d74:	021b      	lsls	r3, r3, #8
 8005d76:	b21a      	sxth	r2, r3
 8005d78:	183b      	adds	r3, r7, r0
 8005d7a:	2121      	movs	r1, #33	@ 0x21
 8005d7c:	5c5b      	ldrb	r3, [r3, r1]
 8005d7e:	b21b      	sxth	r3, r3
 8005d80:	4313      	orrs	r3, r2
 8005d82:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 8005d88:	183b      	adds	r3, r7, r0
 8005d8a:	2224      	movs	r2, #36	@ 0x24
 8005d8c:	5c9b      	ldrb	r3, [r3, r2]
 8005d8e:	b25a      	sxtb	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 8005d94:	183b      	adds	r3, r7, r0
 8005d96:	2227      	movs	r2, #39	@ 0x27
 8005d98:	5c9b      	ldrb	r3, [r3, r2]
 8005d9a:	001a      	movs	r2, r3
 8005d9c:	2330      	movs	r3, #48	@ 0x30
 8005d9e:	4013      	ands	r3, r2
 8005da0:	d500      	bpl.n	8005da4 <get_calib_data+0x232>
 8005da2:	330f      	adds	r3, #15
 8005da4:	111b      	asrs	r3, r3, #4
 8005da6:	b2d9      	uxtb	r1, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	223c      	movs	r2, #60	@ 0x3c
 8005dac:	5499      	strb	r1, [r3, r2]
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 8005dae:	200c      	movs	r0, #12
 8005db0:	183b      	adds	r3, r7, r0
 8005db2:	2225      	movs	r2, #37	@ 0x25
 8005db4:	5c9b      	ldrb	r3, [r3, r2]
 8005db6:	b259      	sxtb	r1, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	223d      	movs	r2, #61	@ 0x3d
 8005dbc:	5499      	strb	r1, [r3, r2]
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 8005dbe:	183b      	adds	r3, r7, r0
 8005dc0:	2229      	movs	r2, #41	@ 0x29
 8005dc2:	5c9b      	ldrb	r3, [r3, r2]
 8005dc4:	b25b      	sxtb	r3, r3
 8005dc6:	111b      	asrs	r3, r3, #4
 8005dc8:	b259      	sxtb	r1, r3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	223e      	movs	r2, #62	@ 0x3e
 8005dce:	5499      	strb	r1, [r3, r2]
    }

    return rslt;
 8005dd0:	2337      	movs	r3, #55	@ 0x37
 8005dd2:	18fb      	adds	r3, r7, r3
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	b25b      	sxtb	r3, r3
}
 8005dd8:	0018      	movs	r0, r3
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	b00f      	add	sp, #60	@ 0x3c
 8005dde:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005de0 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 8005de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8005de8:	250e      	movs	r5, #14
 8005dea:	197b      	adds	r3, r7, r5
 8005dec:	2200      	movs	r2, #0
 8005dee:	701a      	strb	r2, [r3, #0]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8005df0:	260f      	movs	r6, #15
 8005df2:	19bc      	adds	r4, r7, r6
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	1979      	adds	r1, r7, r5
 8005df8:	2201      	movs	r2, #1
 8005dfa:	20f0      	movs	r0, #240	@ 0xf0
 8005dfc:	f7fd fdd0 	bl	80039a0 <bme68x_get_regs>
 8005e00:	0003      	movs	r3, r0
 8005e02:	7023      	strb	r3, [r4, #0]

    if (rslt == BME68X_OK)
 8005e04:	19bb      	adds	r3, r7, r6
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	b25b      	sxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d104      	bne.n	8005e18 <read_variant_id+0x38>
    {
        dev->variant_id = reg_data;
 8005e0e:	197b      	adds	r3, r7, r5
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	001a      	movs	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8005e18:	230f      	movs	r3, #15
 8005e1a:	18fb      	adds	r3, r7, r3
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	b25b      	sxtb	r3, r3
}
 8005e20:	0018      	movs	r0, r3
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b005      	add	sp, #20
 8005e26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e28 <user_delay_us>:
static void MX_SPI1_Init(void);

/* USER CODE BEGIN 0 */

static void user_delay_us(uint32_t period, void *intf_ptr)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
    uint32_t start = HAL_GetTick();
 8005e32:	f000 ff99 	bl	8006d68 <HAL_GetTick>
 8005e36:	0003      	movs	r3, r0
 8005e38:	60fb      	str	r3, [r7, #12]
    while ((HAL_GetTick() - start) * 1000 < period);
 8005e3a:	46c0      	nop			@ (mov r8, r8)
 8005e3c:	f000 ff94 	bl	8006d68 <HAL_GetTick>
 8005e40:	0002      	movs	r2, r0
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	1ad2      	subs	r2, r2, r3
 8005e46:	0013      	movs	r3, r2
 8005e48:	015b      	lsls	r3, r3, #5
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	189b      	adds	r3, r3, r2
 8005e50:	00db      	lsls	r3, r3, #3
 8005e52:	001a      	movs	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d8f0      	bhi.n	8005e3c <user_delay_us+0x14>
}
 8005e5a:	46c0      	nop			@ (mov r8, r8)
 8005e5c:	46c0      	nop			@ (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	b004      	add	sp, #16
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <user_i2c_read>:

static int8_t user_i2c_read(uint8_t reg_addr, uint8_t *data, uint32_t len, void *intf_ptr)
{
 8005e64:	b5b0      	push	{r4, r5, r7, lr}
 8005e66:	b08e      	sub	sp, #56	@ 0x38
 8005e68:	af04      	add	r7, sp, #16
 8005e6a:	60b9      	str	r1, [r7, #8]
 8005e6c:	607a      	str	r2, [r7, #4]
 8005e6e:	603b      	str	r3, [r7, #0]
 8005e70:	210f      	movs	r1, #15
 8005e72:	187b      	adds	r3, r7, r1
 8005e74:	1c02      	adds	r2, r0, #0
 8005e76:	701a      	strb	r2, [r3, #0]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_I2C_Mem_Read(hi2c, BME68X_I2C_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, HAL_MAX_DELAY) != HAL_OK) {
 8005e7c:	187b      	adds	r3, r7, r1
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	b299      	uxth	r1, r3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e88:	2201      	movs	r2, #1
 8005e8a:	4252      	negs	r2, r2
 8005e8c:	9202      	str	r2, [sp, #8]
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	2301      	movs	r3, #1
 8005e96:	000a      	movs	r2, r1
 8005e98:	21ee      	movs	r1, #238	@ 0xee
 8005e9a:	f001 fb9d 	bl	80075d8 <HAL_I2C_Mem_Read>
 8005e9e:	1e03      	subs	r3, r0, #0
 8005ea0:	d017      	beq.n	8005ed2 <user_i2c_read+0x6e>
        char err[] = "I2C read failed\r\n";
 8005ea2:	2510      	movs	r5, #16
 8005ea4:	197b      	adds	r3, r7, r5
 8005ea6:	4a0d      	ldr	r2, [pc, #52]	@ (8005edc <user_i2c_read+0x78>)
 8005ea8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005eaa:	c313      	stmia	r3!, {r0, r1, r4}
 8005eac:	6811      	ldr	r1, [r2, #0]
 8005eae:	6019      	str	r1, [r3, #0]
 8005eb0:	8892      	ldrh	r2, [r2, #4]
 8005eb2:	809a      	strh	r2, [r3, #4]
        HAL_UART_Transmit(&huart2, (uint8_t*)err, strlen(err), HAL_MAX_DELAY);
 8005eb4:	197b      	adds	r3, r7, r5
 8005eb6:	0018      	movs	r0, r3
 8005eb8:	f7fa f92e 	bl	8000118 <strlen>
 8005ebc:	0003      	movs	r3, r0
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	425b      	negs	r3, r3
 8005ec4:	1979      	adds	r1, r7, r5
 8005ec6:	4806      	ldr	r0, [pc, #24]	@ (8005ee0 <user_i2c_read+0x7c>)
 8005ec8:	f003 f824 	bl	8008f14 <HAL_UART_Transmit>
        return -1;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	425b      	negs	r3, r3
 8005ed0:	e000      	b.n	8005ed4 <user_i2c_read+0x70>
    }
    return 0;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	0018      	movs	r0, r3
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	b00a      	add	sp, #40	@ 0x28
 8005eda:	bdb0      	pop	{r4, r5, r7, pc}
 8005edc:	0800d6a0 	.word	0x0800d6a0
 8005ee0:	20000680 	.word	0x20000680

08005ee4 <user_i2c_write>:

static int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08a      	sub	sp, #40	@ 0x28
 8005ee8:	af04      	add	r7, sp, #16
 8005eea:	60b9      	str	r1, [r7, #8]
 8005eec:	607a      	str	r2, [r7, #4]
 8005eee:	603b      	str	r3, [r7, #0]
 8005ef0:	210f      	movs	r1, #15
 8005ef2:	187b      	adds	r3, r7, r1
 8005ef4:	1c02      	adds	r2, r0, #0
 8005ef6:	701a      	strb	r2, [r3, #0]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	617b      	str	r3, [r7, #20]
    if (HAL_I2C_Mem_Write(hi2c, BME68X_I2C_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, len, HAL_MAX_DELAY) != HAL_OK)
 8005efc:	187b      	adds	r3, r7, r1
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b299      	uxth	r1, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	6978      	ldr	r0, [r7, #20]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	4252      	negs	r2, r2
 8005f0c:	9202      	str	r2, [sp, #8]
 8005f0e:	9301      	str	r3, [sp, #4]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	2301      	movs	r3, #1
 8005f16:	000a      	movs	r2, r1
 8005f18:	21ee      	movs	r1, #238	@ 0xee
 8005f1a:	f001 fa2f 	bl	800737c <HAL_I2C_Mem_Write>
 8005f1e:	1e03      	subs	r3, r0, #0
 8005f20:	d002      	beq.n	8005f28 <user_i2c_write+0x44>
        return -1;
 8005f22:	2301      	movs	r3, #1
 8005f24:	425b      	negs	r3, r3
 8005f26:	e000      	b.n	8005f2a <user_i2c_write+0x46>
    return 0;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	b006      	add	sp, #24
 8005f30:	bd80      	pop	{r7, pc}
	...

08005f34 <log_debug>:

void log_debug(const char *msg) {
 8005f34:	b590      	push	{r4, r7, lr}
 8005f36:	b0b7      	sub	sp, #220	@ 0xdc
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
    bool isDebug = true;
 8005f3c:	21d7      	movs	r1, #215	@ 0xd7
 8005f3e:	187b      	adds	r3, r7, r1
 8005f40:	2201      	movs	r2, #1
 8005f42:	701a      	strb	r2, [r3, #0]
    char buffer[200];
    if(isDebug)
 8005f44:	187b      	adds	r3, r7, r1
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d012      	beq.n	8005f72 <log_debug+0x3e>
    {
        snprintf(buffer, sizeof(buffer), "[DEBUG] %s\r\n", msg);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a0b      	ldr	r2, [pc, #44]	@ (8005f7c <log_debug+0x48>)
 8005f50:	240c      	movs	r4, #12
 8005f52:	1938      	adds	r0, r7, r4
 8005f54:	21c8      	movs	r1, #200	@ 0xc8
 8005f56:	f004 fbd3 	bl	800a700 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8005f5a:	193b      	adds	r3, r7, r4
 8005f5c:	0018      	movs	r0, r3
 8005f5e:	f7fa f8db 	bl	8000118 <strlen>
 8005f62:	0003      	movs	r3, r0
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	2301      	movs	r3, #1
 8005f68:	425b      	negs	r3, r3
 8005f6a:	1939      	adds	r1, r7, r4
 8005f6c:	4804      	ldr	r0, [pc, #16]	@ (8005f80 <log_debug+0x4c>)
 8005f6e:	f002 ffd1 	bl	8008f14 <HAL_UART_Transmit>
    }
}
 8005f72:	46c0      	nop			@ (mov r8, r8)
 8005f74:	46bd      	mov	sp, r7
 8005f76:	b037      	add	sp, #220	@ 0xdc
 8005f78:	bd90      	pop	{r4, r7, pc}
 8005f7a:	46c0      	nop			@ (mov r8, r8)
 8005f7c:	0800d6b4 	.word	0x0800d6b4
 8005f80:	20000680 	.word	0x20000680

08005f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005f84:	b590      	push	{r4, r7, lr}
 8005f86:	b0b7      	sub	sp, #220	@ 0xdc
 8005f88:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  log_debug("System Initialization Started");
 8005f8a:	4bdb      	ldr	r3, [pc, #876]	@ (80062f8 <main+0x374>)
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	f7ff ffd1 	bl	8005f34 <log_debug>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005f92:	f000 fe6d 	bl	8006c70 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8005f96:	f000 faa9 	bl	80064ec <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005f9a:	f000 fbbb 	bl	8006714 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8005f9e:	f000 fb6b 	bl	8006678 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8005fa2:	f000 faeb 	bl	800657c <MX_I2C1_Init>
  MX_SPI1_Init();
 8005fa6:	f000 fb29 	bl	80065fc <MX_SPI1_Init>

  /* USER CODE BEGIN 2 */

  // --- SX1262 LoRa HAT Initialization ---
  SX1262_Get_st()->Busy_Pin  = LORA_BUSY_PIN;
 8005faa:	f7fd fc09 	bl	80037c0 <SX1262_Get_st>
 8005fae:	0003      	movs	r3, r0
 8005fb0:	2278      	movs	r2, #120	@ 0x78
 8005fb2:	2101      	movs	r1, #1
 8005fb4:	5299      	strh	r1, [r3, r2]
  SX1262_Get_st()->Busy_Port = LORA_BUSY_PORT;
 8005fb6:	f7fd fc03 	bl	80037c0 <SX1262_Get_st>
 8005fba:	0003      	movs	r3, r0
 8005fbc:	4acf      	ldr	r2, [pc, #828]	@ (80062fc <main+0x378>)
 8005fbe:	675a      	str	r2, [r3, #116]	@ 0x74
  SX1262_Get_st()->NSS_Pin   = LORA_NSS_PIN;
 8005fc0:	f7fd fbfe 	bl	80037c0 <SX1262_Get_st>
 8005fc4:	0003      	movs	r3, r0
 8005fc6:	2270      	movs	r2, #112	@ 0x70
 8005fc8:	2110      	movs	r1, #16
 8005fca:	5299      	strh	r1, [r3, r2]
  SX1262_Get_st()->NSS_Port  = LORA_NSS_PORT;
 8005fcc:	f7fd fbf8 	bl	80037c0 <SX1262_Get_st>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	22a0      	movs	r2, #160	@ 0xa0
 8005fd4:	05d2      	lsls	r2, r2, #23
 8005fd6:	66da      	str	r2, [r3, #108]	@ 0x6c
  SX1262_Get_st()->Reset_Pin = LORA_RST_PIN;
 8005fd8:	f7fd fbf2 	bl	80037c0 <SX1262_Get_st>
 8005fdc:	0003      	movs	r3, r0
 8005fde:	2268      	movs	r2, #104	@ 0x68
 8005fe0:	2102      	movs	r1, #2
 8005fe2:	5299      	strh	r1, [r3, r2]
  SX1262_Get_st()->Reset_Port= LORA_RST_PORT;
 8005fe4:	f7fd fbec 	bl	80037c0 <SX1262_Get_st>
 8005fe8:	0003      	movs	r3, r0
 8005fea:	4ac4      	ldr	r2, [pc, #784]	@ (80062fc <main+0x378>)
 8005fec:	665a      	str	r2, [r3, #100]	@ 0x64
  SX1262_Get_st()->SPI = hspi1;
 8005fee:	f7fd fbe7 	bl	80037c0 <SX1262_Get_st>
 8005ff2:	0002      	movs	r2, r0
 8005ff4:	4bc2      	ldr	r3, [pc, #776]	@ (8006300 <main+0x37c>)
 8005ff6:	0010      	movs	r0, r2
 8005ff8:	0019      	movs	r1, r3
 8005ffa:	2364      	movs	r3, #100	@ 0x64
 8005ffc:	001a      	movs	r2, r3
 8005ffe:	f004 fd84 	bl	800ab0a <memcpy>
//  // --- Test Transmit ---
//  uint8_t hello[] = "HELLO";
//  SX1262_Transmit(hello, sizeof(hello));
//  log_debug("SX1262 transmit called (no status)");

  log_debug("Initializing BME68x...");
 8006002:	4bc0      	ldr	r3, [pc, #768]	@ (8006304 <main+0x380>)
 8006004:	0018      	movs	r0, r3
 8006006:	f7ff ff95 	bl	8005f34 <log_debug>

  // Set up BME68x sensor interface
  gas_sensor.intf = BME68X_I2C_INTF;
 800600a:	4bbf      	ldr	r3, [pc, #764]	@ (8006308 <main+0x384>)
 800600c:	2201      	movs	r2, #1
 800600e:	731a      	strb	r2, [r3, #12]
  gas_sensor.read = user_i2c_read;
 8006010:	4bbd      	ldr	r3, [pc, #756]	@ (8006308 <main+0x384>)
 8006012:	4abe      	ldr	r2, [pc, #760]	@ (800630c <main+0x388>)
 8006014:	641a      	str	r2, [r3, #64]	@ 0x40
  gas_sensor.write = user_i2c_write;
 8006016:	4bbc      	ldr	r3, [pc, #752]	@ (8006308 <main+0x384>)
 8006018:	4abd      	ldr	r2, [pc, #756]	@ (8006310 <main+0x38c>)
 800601a:	645a      	str	r2, [r3, #68]	@ 0x44
  gas_sensor.delay_us = user_delay_us;
 800601c:	4bba      	ldr	r3, [pc, #744]	@ (8006308 <main+0x384>)
 800601e:	4abd      	ldr	r2, [pc, #756]	@ (8006314 <main+0x390>)
 8006020:	649a      	str	r2, [r3, #72]	@ 0x48
  gas_sensor.intf_ptr = &hi2c1;
 8006022:	4bb9      	ldr	r3, [pc, #740]	@ (8006308 <main+0x384>)
 8006024:	4abc      	ldr	r2, [pc, #752]	@ (8006318 <main+0x394>)
 8006026:	605a      	str	r2, [r3, #4]

  rslt = bme68x_init(&gas_sensor);
 8006028:	4bb7      	ldr	r3, [pc, #732]	@ (8006308 <main+0x384>)
 800602a:	0018      	movs	r0, r3
 800602c:	f7fd fbd0 	bl	80037d0 <bme68x_init>
 8006030:	0003      	movs	r3, r0
 8006032:	001a      	movs	r2, r3
 8006034:	4bb9      	ldr	r3, [pc, #740]	@ (800631c <main+0x398>)
 8006036:	701a      	strb	r2, [r3, #0]
  if (rslt != BME68X_OK) {
 8006038:	4bb8      	ldr	r3, [pc, #736]	@ (800631c <main+0x398>)
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	b25b      	sxtb	r3, r3
 800603e:	2b00      	cmp	r3, #0
 8006040:	d005      	beq.n	800604e <main+0xca>
      log_debug("Sensor initialization failed. Halting.");
 8006042:	4bb7      	ldr	r3, [pc, #732]	@ (8006320 <main+0x39c>)
 8006044:	0018      	movs	r0, r3
 8006046:	f7ff ff75 	bl	8005f34 <log_debug>
      while (1);
 800604a:	46c0      	nop			@ (mov r8, r8)
 800604c:	e7fd      	b.n	800604a <main+0xc6>
  }

  uint8_t chip_id = 0;
 800604e:	24b7      	movs	r4, #183	@ 0xb7
 8006050:	193b      	adds	r3, r7, r4
 8006052:	2200      	movs	r2, #0
 8006054:	701a      	strb	r2, [r3, #0]
  rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &chip_id, 1, &gas_sensor);
 8006056:	4bac      	ldr	r3, [pc, #688]	@ (8006308 <main+0x384>)
 8006058:	1939      	adds	r1, r7, r4
 800605a:	2201      	movs	r2, #1
 800605c:	20d0      	movs	r0, #208	@ 0xd0
 800605e:	f7fd fc9f 	bl	80039a0 <bme68x_get_regs>
 8006062:	0003      	movs	r3, r0
 8006064:	001a      	movs	r2, r3
 8006066:	4bad      	ldr	r3, [pc, #692]	@ (800631c <main+0x398>)
 8006068:	701a      	strb	r2, [r3, #0]
  if (rslt == BME68X_OK) {
 800606a:	4bac      	ldr	r3, [pc, #688]	@ (800631c <main+0x398>)
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	b25b      	sxtb	r3, r3
 8006070:	2b00      	cmp	r3, #0
 8006072:	d110      	bne.n	8006096 <main+0x112>
      char id_msg[64];
      snprintf(id_msg, sizeof(id_msg), "BME68x Chip ID: 0x%02X (Expected: 0x%02X)", chip_id, BME68X_CHIP_ID);
 8006074:	193b      	adds	r3, r7, r4
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	0019      	movs	r1, r3
 800607a:	4aaa      	ldr	r2, [pc, #680]	@ (8006324 <main+0x3a0>)
 800607c:	2460      	movs	r4, #96	@ 0x60
 800607e:	1938      	adds	r0, r7, r4
 8006080:	2361      	movs	r3, #97	@ 0x61
 8006082:	9300      	str	r3, [sp, #0]
 8006084:	000b      	movs	r3, r1
 8006086:	2140      	movs	r1, #64	@ 0x40
 8006088:	f004 fb3a 	bl	800a700 <sniprintf>
      log_debug(id_msg);
 800608c:	193b      	adds	r3, r7, r4
 800608e:	0018      	movs	r0, r3
 8006090:	f7ff ff50 	bl	8005f34 <log_debug>
 8006094:	e003      	b.n	800609e <main+0x11a>
  } else {
      log_debug("Failed to read Chip ID");
 8006096:	4ba4      	ldr	r3, [pc, #656]	@ (8006328 <main+0x3a4>)
 8006098:	0018      	movs	r0, r3
 800609a:	f7ff ff4b 	bl	8005f34 <log_debug>
  }

  log_debug("Configuring BME68x sensor...");
 800609e:	4ba3      	ldr	r3, [pc, #652]	@ (800632c <main+0x3a8>)
 80060a0:	0018      	movs	r0, r3
 80060a2:	f7ff ff47 	bl	8005f34 <log_debug>

  // Oversampling and filter config
  conf.os_hum = BME68X_OS_2X;
 80060a6:	4ba2      	ldr	r3, [pc, #648]	@ (8006330 <main+0x3ac>)
 80060a8:	2202      	movs	r2, #2
 80060aa:	701a      	strb	r2, [r3, #0]
  conf.os_temp = BME68X_OS_8X;
 80060ac:	4ba0      	ldr	r3, [pc, #640]	@ (8006330 <main+0x3ac>)
 80060ae:	2204      	movs	r2, #4
 80060b0:	705a      	strb	r2, [r3, #1]
  conf.os_pres = BME68X_OS_4X;
 80060b2:	4b9f      	ldr	r3, [pc, #636]	@ (8006330 <main+0x3ac>)
 80060b4:	2203      	movs	r2, #3
 80060b6:	709a      	strb	r2, [r3, #2]
  conf.filter = BME68X_FILTER_SIZE_3;
 80060b8:	4b9d      	ldr	r3, [pc, #628]	@ (8006330 <main+0x3ac>)
 80060ba:	2202      	movs	r2, #2
 80060bc:	70da      	strb	r2, [r3, #3]

  if (bme68x_set_conf(&conf, &gas_sensor) != BME68X_OK)
 80060be:	4a92      	ldr	r2, [pc, #584]	@ (8006308 <main+0x384>)
 80060c0:	4b9b      	ldr	r3, [pc, #620]	@ (8006330 <main+0x3ac>)
 80060c2:	0011      	movs	r1, r2
 80060c4:	0018      	movs	r0, r3
 80060c6:	f7fd fd1d 	bl	8003b04 <bme68x_set_conf>
 80060ca:	1e03      	subs	r3, r0, #0
 80060cc:	d003      	beq.n	80060d6 <main+0x152>
      log_debug("Failed to apply sensor config");
 80060ce:	4b99      	ldr	r3, [pc, #612]	@ (8006334 <main+0x3b0>)
 80060d0:	0018      	movs	r0, r3
 80060d2:	f7ff ff2f 	bl	8005f34 <log_debug>

  // Heater configuration
  heatr_conf.enable = BME68X_ENABLE;
 80060d6:	4b98      	ldr	r3, [pc, #608]	@ (8006338 <main+0x3b4>)
 80060d8:	2201      	movs	r2, #1
 80060da:	701a      	strb	r2, [r3, #0]
  heatr_conf.heatr_temp = 300;
 80060dc:	4b96      	ldr	r3, [pc, #600]	@ (8006338 <main+0x3b4>)
 80060de:	2296      	movs	r2, #150	@ 0x96
 80060e0:	0052      	lsls	r2, r2, #1
 80060e2:	805a      	strh	r2, [r3, #2]
  heatr_conf.heatr_dur = 100;
 80060e4:	4b94      	ldr	r3, [pc, #592]	@ (8006338 <main+0x3b4>)
 80060e6:	2264      	movs	r2, #100	@ 0x64
 80060e8:	809a      	strh	r2, [r3, #4]

  if (bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &gas_sensor) != BME68X_OK)
 80060ea:	4a87      	ldr	r2, [pc, #540]	@ (8006308 <main+0x384>)
 80060ec:	4b92      	ldr	r3, [pc, #584]	@ (8006338 <main+0x3b4>)
 80060ee:	0019      	movs	r1, r3
 80060f0:	2001      	movs	r0, #1
 80060f2:	f7fe f8b5 	bl	8004260 <bme68x_set_heatr_conf>
 80060f6:	1e03      	subs	r3, r0, #0
 80060f8:	d003      	beq.n	8006102 <main+0x17e>
      log_debug("Failed to apply heater config");
 80060fa:	4b90      	ldr	r3, [pc, #576]	@ (800633c <main+0x3b8>)
 80060fc:	0018      	movs	r0, r3
 80060fe:	f7ff ff19 	bl	8005f34 <log_debug>

  log_debug("BME68x configuration complete.");
 8006102:	4b8f      	ldr	r3, [pc, #572]	@ (8006340 <main+0x3bc>)
 8006104:	0018      	movs	r0, r3
 8006106:	f7ff ff15 	bl	8005f34 <log_debug>

  const char *intro_msg =
 800610a:	4b8e      	ldr	r3, [pc, #568]	@ (8006344 <main+0x3c0>)
 800610c:	24c0      	movs	r4, #192	@ 0xc0
 800610e:	193a      	adds	r2, r7, r4
 8006110:	6013      	str	r3, [r2, #0]
       "Examples:\r\n"
       "  10 temp   - Show temperature every second for 10 seconds\r\n"
       "  5 humi    - Show humidity for 5 seconds\r\n"
       "\r\nType 'help' to show this message again.\r\n"
       "===============================\r\n";
   HAL_UART_Transmit(&huart2, (uint8_t *)intro_msg, strlen(intro_msg), HAL_MAX_DELAY);
 8006112:	193b      	adds	r3, r7, r4
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	0018      	movs	r0, r3
 8006118:	f7f9 fffe 	bl	8000118 <strlen>
 800611c:	0003      	movs	r3, r0
 800611e:	b29a      	uxth	r2, r3
 8006120:	2301      	movs	r3, #1
 8006122:	425b      	negs	r3, r3
 8006124:	1939      	adds	r1, r7, r4
 8006126:	6809      	ldr	r1, [r1, #0]
 8006128:	4887      	ldr	r0, [pc, #540]	@ (8006348 <main+0x3c4>)
 800612a:	f002 fef3 	bl	8008f14 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      char rx_buffer[32] = {0};
 800612e:	003b      	movs	r3, r7
 8006130:	0018      	movs	r0, r3
 8006132:	2320      	movs	r3, #32
 8006134:	001a      	movs	r2, r3
 8006136:	2100      	movs	r1, #0
 8006138:	f004 fc54 	bl	800a9e4 <memset>
      uint8_t idx = 0;
 800613c:	23cf      	movs	r3, #207	@ 0xcf
 800613e:	18fb      	adds	r3, r7, r3
 8006140:	2200      	movs	r2, #0
 8006142:	701a      	strb	r2, [r3, #0]
      char ch;

      while (1) {
          HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8006144:	2301      	movs	r3, #1
 8006146:	425b      	negs	r3, r3
 8006148:	24b6      	movs	r4, #182	@ 0xb6
 800614a:	1939      	adds	r1, r7, r4
 800614c:	487e      	ldr	r0, [pc, #504]	@ (8006348 <main+0x3c4>)
 800614e:	2201      	movs	r2, #1
 8006150:	f002 ff84 	bl	800905c <HAL_UART_Receive>
          HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY); // echo
 8006154:	2301      	movs	r3, #1
 8006156:	425b      	negs	r3, r3
 8006158:	1939      	adds	r1, r7, r4
 800615a:	487b      	ldr	r0, [pc, #492]	@ (8006348 <main+0x3c4>)
 800615c:	2201      	movs	r2, #1
 800615e:	f002 fed9 	bl	8008f14 <HAL_UART_Transmit>

          if (ch == '\r' || ch == '\n') {
 8006162:	0022      	movs	r2, r4
 8006164:	193b      	adds	r3, r7, r4
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	2b0d      	cmp	r3, #13
 800616a:	d003      	beq.n	8006174 <main+0x1f0>
 800616c:	18bb      	adds	r3, r7, r2
 800616e:	781b      	ldrb	r3, [r3, #0]
 8006170:	2b0a      	cmp	r3, #10
 8006172:	d10b      	bne.n	800618c <main+0x208>
              rx_buffer[idx] = '\0';
 8006174:	23cf      	movs	r3, #207	@ 0xcf
 8006176:	18fb      	adds	r3, r7, r3
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	003a      	movs	r2, r7
 800617c:	2100      	movs	r1, #0
 800617e:	54d1      	strb	r1, [r2, r3]
              break;
 8006180:	46c0      	nop			@ (mov r8, r8)
              rx_buffer[idx++] = ch;
          }
      }

      // Skip if empty input
      if (strlen(rx_buffer) == 0) {
 8006182:	003b      	movs	r3, r7
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d111      	bne.n	80061ae <main+0x22a>
          continue;
 800618a:	e198      	b.n	80064be <main+0x53a>
          } else if (idx < sizeof(rx_buffer) - 1) {
 800618c:	22cf      	movs	r2, #207	@ 0xcf
 800618e:	18bb      	adds	r3, r7, r2
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	2b1e      	cmp	r3, #30
 8006194:	d8d6      	bhi.n	8006144 <main+0x1c0>
              rx_buffer[idx++] = ch;
 8006196:	18bb      	adds	r3, r7, r2
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	18ba      	adds	r2, r7, r2
 800619c:	1c59      	adds	r1, r3, #1
 800619e:	7011      	strb	r1, [r2, #0]
 80061a0:	001a      	movs	r2, r3
 80061a2:	23b6      	movs	r3, #182	@ 0xb6
 80061a4:	18fb      	adds	r3, r7, r3
 80061a6:	7819      	ldrb	r1, [r3, #0]
 80061a8:	003b      	movs	r3, r7
 80061aa:	5499      	strb	r1, [r3, r2]
          HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80061ac:	e7ca      	b.n	8006144 <main+0x1c0>
      }

      int duration = 0;
 80061ae:	2300      	movs	r3, #0
 80061b0:	22b0      	movs	r2, #176	@ 0xb0
 80061b2:	18ba      	adds	r2, r7, r2
 80061b4:	6013      	str	r3, [r2, #0]
      char mode[16] = {0};
 80061b6:	23a0      	movs	r3, #160	@ 0xa0
 80061b8:	18fb      	adds	r3, r7, r3
 80061ba:	0018      	movs	r0, r3
 80061bc:	2310      	movs	r3, #16
 80061be:	001a      	movs	r2, r3
 80061c0:	2100      	movs	r1, #0
 80061c2:	f004 fc0f 	bl	800a9e4 <memset>

      if (strcmp(rx_buffer, "help") == 0) {
 80061c6:	4a61      	ldr	r2, [pc, #388]	@ (800634c <main+0x3c8>)
 80061c8:	003b      	movs	r3, r7
 80061ca:	0011      	movs	r1, r2
 80061cc:	0018      	movs	r0, r3
 80061ce:	f7f9 ff99 	bl	8000104 <strcmp>
 80061d2:	1e03      	subs	r3, r0, #0
 80061d4:	d10f      	bne.n	80061f6 <main+0x272>
          HAL_UART_Transmit(&huart2, (uint8_t *)intro_msg, strlen(intro_msg), HAL_MAX_DELAY);
 80061d6:	24c0      	movs	r4, #192	@ 0xc0
 80061d8:	193b      	adds	r3, r7, r4
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	0018      	movs	r0, r3
 80061de:	f7f9 ff9b 	bl	8000118 <strlen>
 80061e2:	0003      	movs	r3, r0
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	2301      	movs	r3, #1
 80061e8:	425b      	negs	r3, r3
 80061ea:	1939      	adds	r1, r7, r4
 80061ec:	6809      	ldr	r1, [r1, #0]
 80061ee:	4856      	ldr	r0, [pc, #344]	@ (8006348 <main+0x3c4>)
 80061f0:	f002 fe90 	bl	8008f14 <HAL_UART_Transmit>
          continue;
 80061f4:	e163      	b.n	80064be <main+0x53a>
      }

      if (sscanf(rx_buffer, "%d %15s", &duration, mode) != 2) {
 80061f6:	23a0      	movs	r3, #160	@ 0xa0
 80061f8:	18fb      	adds	r3, r7, r3
 80061fa:	22b0      	movs	r2, #176	@ 0xb0
 80061fc:	18ba      	adds	r2, r7, r2
 80061fe:	4954      	ldr	r1, [pc, #336]	@ (8006350 <main+0x3cc>)
 8006200:	0038      	movs	r0, r7
 8006202:	f004 fab3 	bl	800a76c <siscanf>
 8006206:	0003      	movs	r3, r0
 8006208:	2b02      	cmp	r3, #2
 800620a:	d012      	beq.n	8006232 <main+0x2ae>
          const char *msg = "Invalid format. Use: <duration> <mode>\r\n";
 800620c:	4b51      	ldr	r3, [pc, #324]	@ (8006354 <main+0x3d0>)
 800620e:	24b8      	movs	r4, #184	@ 0xb8
 8006210:	193a      	adds	r2, r7, r4
 8006212:	6013      	str	r3, [r2, #0]
          HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8006214:	193b      	adds	r3, r7, r4
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	0018      	movs	r0, r3
 800621a:	f7f9 ff7d 	bl	8000118 <strlen>
 800621e:	0003      	movs	r3, r0
 8006220:	b29a      	uxth	r2, r3
 8006222:	2301      	movs	r3, #1
 8006224:	425b      	negs	r3, r3
 8006226:	1939      	adds	r1, r7, r4
 8006228:	6809      	ldr	r1, [r1, #0]
 800622a:	4847      	ldr	r0, [pc, #284]	@ (8006348 <main+0x3c4>)
 800622c:	f002 fe72 	bl	8008f14 <HAL_UART_Transmit>
          continue;
 8006230:	e145      	b.n	80064be <main+0x53a>
      }

      char echo[64];
      snprintf(echo, sizeof(echo), "\r\n> Duration: %d sec | Mode: %s\r\n", duration, mode);
 8006232:	23b0      	movs	r3, #176	@ 0xb0
 8006234:	18fb      	adds	r3, r7, r3
 8006236:	6819      	ldr	r1, [r3, #0]
 8006238:	4a47      	ldr	r2, [pc, #284]	@ (8006358 <main+0x3d4>)
 800623a:	2420      	movs	r4, #32
 800623c:	1938      	adds	r0, r7, r4
 800623e:	23a0      	movs	r3, #160	@ 0xa0
 8006240:	18fb      	adds	r3, r7, r3
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	000b      	movs	r3, r1
 8006246:	2140      	movs	r1, #64	@ 0x40
 8006248:	f004 fa5a 	bl	800a700 <sniprintf>
      HAL_UART_Transmit(&huart2, (uint8_t *)echo, strlen(echo), HAL_MAX_DELAY);
 800624c:	193b      	adds	r3, r7, r4
 800624e:	0018      	movs	r0, r3
 8006250:	f7f9 ff62 	bl	8000118 <strlen>
 8006254:	0003      	movs	r3, r0
 8006256:	b29a      	uxth	r2, r3
 8006258:	2301      	movs	r3, #1
 800625a:	425b      	negs	r3, r3
 800625c:	1939      	adds	r1, r7, r4
 800625e:	483a      	ldr	r0, [pc, #232]	@ (8006348 <main+0x3c4>)
 8006260:	f002 fe58 	bl	8008f14 <HAL_UART_Transmit>

      for (int t = 0; t < duration; t++) {
 8006264:	2300      	movs	r3, #0
 8006266:	22c8      	movs	r2, #200	@ 0xc8
 8006268:	18ba      	adds	r2, r7, r2
 800626a:	6013      	str	r3, [r2, #0]
 800626c:	e11e      	b.n	80064ac <main+0x528>
          rslt = bme68x_set_op_mode(BME68X_FORCED_MODE, &gas_sensor);
 800626e:	4b26      	ldr	r3, [pc, #152]	@ (8006308 <main+0x384>)
 8006270:	0019      	movs	r1, r3
 8006272:	2001      	movs	r0, #1
 8006274:	f7fd fd96 	bl	8003da4 <bme68x_set_op_mode>
 8006278:	0003      	movs	r3, r0
 800627a:	001a      	movs	r2, r3
 800627c:	4b27      	ldr	r3, [pc, #156]	@ (800631c <main+0x398>)
 800627e:	701a      	strb	r2, [r3, #0]
          if (rslt != BME68X_OK) {
 8006280:	4b26      	ldr	r3, [pc, #152]	@ (800631c <main+0x398>)
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	b25b      	sxtb	r3, r3
 8006286:	2b00      	cmp	r3, #0
 8006288:	d007      	beq.n	800629a <main+0x316>
              HAL_UART_Transmit(&huart2, (uint8_t *)"Set op mode failed\r\n", 21, HAL_MAX_DELAY);
 800628a:	2301      	movs	r3, #1
 800628c:	425b      	negs	r3, r3
 800628e:	4933      	ldr	r1, [pc, #204]	@ (800635c <main+0x3d8>)
 8006290:	482d      	ldr	r0, [pc, #180]	@ (8006348 <main+0x3c4>)
 8006292:	2215      	movs	r2, #21
 8006294:	f002 fe3e 	bl	8008f14 <HAL_UART_Transmit>
              break;
 8006298:	e111      	b.n	80064be <main+0x53a>
          }

          uint32_t meas_dur = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &gas_sensor);
 800629a:	4a1b      	ldr	r2, [pc, #108]	@ (8006308 <main+0x384>)
 800629c:	4b24      	ldr	r3, [pc, #144]	@ (8006330 <main+0x3ac>)
 800629e:	0019      	movs	r1, r3
 80062a0:	2001      	movs	r0, #1
 80062a2:	f7fd fe27 	bl	8003ef4 <bme68x_get_meas_dur>
 80062a6:	0003      	movs	r3, r0
 80062a8:	21bc      	movs	r1, #188	@ 0xbc
 80062aa:	187a      	adds	r2, r7, r1
 80062ac:	6013      	str	r3, [r2, #0]
          gas_sensor.delay_us(meas_dur + 10000, gas_sensor.intf_ptr);
 80062ae:	4b16      	ldr	r3, [pc, #88]	@ (8006308 <main+0x384>)
 80062b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062b2:	187b      	adds	r3, r7, r1
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	492a      	ldr	r1, [pc, #168]	@ (8006360 <main+0x3dc>)
 80062b8:	1858      	adds	r0, r3, r1
 80062ba:	4b13      	ldr	r3, [pc, #76]	@ (8006308 <main+0x384>)
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	0019      	movs	r1, r3
 80062c0:	4790      	blx	r2

          rslt = bme68x_get_data(BME68X_FORCED_MODE, data, &n_fields, &gas_sensor);
 80062c2:	4b11      	ldr	r3, [pc, #68]	@ (8006308 <main+0x384>)
 80062c4:	4a27      	ldr	r2, [pc, #156]	@ (8006364 <main+0x3e0>)
 80062c6:	4928      	ldr	r1, [pc, #160]	@ (8006368 <main+0x3e4>)
 80062c8:	2001      	movs	r0, #1
 80062ca:	f7fd fe97 	bl	8003ffc <bme68x_get_data>
 80062ce:	0003      	movs	r3, r0
 80062d0:	001a      	movs	r2, r3
 80062d2:	4b12      	ldr	r3, [pc, #72]	@ (800631c <main+0x398>)
 80062d4:	701a      	strb	r2, [r3, #0]

          if (rslt == BME68X_OK && n_fields > 0) {
 80062d6:	4b11      	ldr	r3, [pc, #68]	@ (800631c <main+0x398>)
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	b25b      	sxtb	r3, r3
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d000      	beq.n	80062e2 <main+0x35e>
 80062e0:	e0d2      	b.n	8006488 <main+0x504>
 80062e2:	4b20      	ldr	r3, [pc, #128]	@ (8006364 <main+0x3e0>)
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d100      	bne.n	80062ec <main+0x368>
 80062ea:	e0cd      	b.n	8006488 <main+0x504>
              for (uint8_t i = 0; i < n_fields; i++) {
 80062ec:	23c7      	movs	r3, #199	@ 0xc7
 80062ee:	18fb      	adds	r3, r7, r3
 80062f0:	2200      	movs	r2, #0
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	e0bf      	b.n	8006476 <main+0x4f2>
 80062f6:	46c0      	nop			@ (mov r8, r8)
 80062f8:	0800d6fc 	.word	0x0800d6fc
 80062fc:	50000400 	.word	0x50000400
 8006300:	2000061c 	.word	0x2000061c
 8006304:	0800d71c 	.word	0x0800d71c
 8006308:	20000714 	.word	0x20000714
 800630c:	08005e65 	.word	0x08005e65
 8006310:	08005ee5 	.word	0x08005ee5
 8006314:	08005e29 	.word	0x08005e29
 8006318:	200005c8 	.word	0x200005c8
 800631c:	200007c9 	.word	0x200007c9
 8006320:	0800d734 	.word	0x0800d734
 8006324:	0800d75c 	.word	0x0800d75c
 8006328:	0800d788 	.word	0x0800d788
 800632c:	0800d7a0 	.word	0x0800d7a0
 8006330:	20000764 	.word	0x20000764
 8006334:	0800d7c0 	.word	0x0800d7c0
 8006338:	2000076c 	.word	0x2000076c
 800633c:	0800d7e0 	.word	0x0800d7e0
 8006340:	0800d800 	.word	0x0800d800
 8006344:	0800d820 	.word	0x0800d820
 8006348:	20000680 	.word	0x20000680
 800634c:	0800da1c 	.word	0x0800da1c
 8006350:	0800da24 	.word	0x0800da24
 8006354:	0800da2c 	.word	0x0800da2c
 8006358:	0800da58 	.word	0x0800da58
 800635c:	0800da7c 	.word	0x0800da7c
 8006360:	00002710 	.word	0x00002710
 8006364:	200007c8 	.word	0x200007c8
 8006368:	20000780 	.word	0x20000780
                  char msg[64];
                  if (strcmp(mode, "temp") == 0) {
 800636c:	4a54      	ldr	r2, [pc, #336]	@ (80064c0 <main+0x53c>)
 800636e:	23a0      	movs	r3, #160	@ 0xa0
 8006370:	18fb      	adds	r3, r7, r3
 8006372:	0011      	movs	r1, r2
 8006374:	0018      	movs	r0, r3
 8006376:	f7f9 fec5 	bl	8000104 <strcmp>
 800637a:	1e03      	subs	r3, r0, #0
 800637c:	d119      	bne.n	80063b2 <main+0x42e>
                      snprintf(msg, sizeof(msg), "Temperature: %.2f °C\r\n", data[i].temperature);
 800637e:	23c7      	movs	r3, #199	@ 0xc7
 8006380:	18fb      	adds	r3, r7, r3
 8006382:	781a      	ldrb	r2, [r3, #0]
 8006384:	494f      	ldr	r1, [pc, #316]	@ (80064c4 <main+0x540>)
 8006386:	0013      	movs	r3, r2
 8006388:	005b      	lsls	r3, r3, #1
 800638a:	189b      	adds	r3, r3, r2
 800638c:	00db      	lsls	r3, r3, #3
 800638e:	18cb      	adds	r3, r1, r3
 8006390:	3308      	adds	r3, #8
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	1c18      	adds	r0, r3, #0
 8006396:	f7fd f9a1 	bl	80036dc <__aeabi_f2d>
 800639a:	0002      	movs	r2, r0
 800639c:	000b      	movs	r3, r1
 800639e:	494a      	ldr	r1, [pc, #296]	@ (80064c8 <main+0x544>)
 80063a0:	2060      	movs	r0, #96	@ 0x60
 80063a2:	1838      	adds	r0, r7, r0
 80063a4:	9200      	str	r2, [sp, #0]
 80063a6:	9301      	str	r3, [sp, #4]
 80063a8:	000a      	movs	r2, r1
 80063aa:	2140      	movs	r1, #64	@ 0x40
 80063ac:	f004 f9a8 	bl	800a700 <sniprintf>
 80063b0:	e04e      	b.n	8006450 <main+0x4cc>
                  } else if (strcmp(mode, "humi") == 0) {
 80063b2:	4a46      	ldr	r2, [pc, #280]	@ (80064cc <main+0x548>)
 80063b4:	23a0      	movs	r3, #160	@ 0xa0
 80063b6:	18fb      	adds	r3, r7, r3
 80063b8:	0011      	movs	r1, r2
 80063ba:	0018      	movs	r0, r3
 80063bc:	f7f9 fea2 	bl	8000104 <strcmp>
 80063c0:	1e03      	subs	r3, r0, #0
 80063c2:	d119      	bne.n	80063f8 <main+0x474>
                      snprintf(msg, sizeof(msg), "Humidity: %.2f %%\r\n", data[i].humidity);
 80063c4:	23c7      	movs	r3, #199	@ 0xc7
 80063c6:	18fb      	adds	r3, r7, r3
 80063c8:	781a      	ldrb	r2, [r3, #0]
 80063ca:	493e      	ldr	r1, [pc, #248]	@ (80064c4 <main+0x540>)
 80063cc:	0013      	movs	r3, r2
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	189b      	adds	r3, r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	18cb      	adds	r3, r1, r3
 80063d6:	3310      	adds	r3, #16
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	1c18      	adds	r0, r3, #0
 80063dc:	f7fd f97e 	bl	80036dc <__aeabi_f2d>
 80063e0:	0002      	movs	r2, r0
 80063e2:	000b      	movs	r3, r1
 80063e4:	493a      	ldr	r1, [pc, #232]	@ (80064d0 <main+0x54c>)
 80063e6:	2060      	movs	r0, #96	@ 0x60
 80063e8:	1838      	adds	r0, r7, r0
 80063ea:	9200      	str	r2, [sp, #0]
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	000a      	movs	r2, r1
 80063f0:	2140      	movs	r1, #64	@ 0x40
 80063f2:	f004 f985 	bl	800a700 <sniprintf>
 80063f6:	e02b      	b.n	8006450 <main+0x4cc>
                  } else if (strcmp(mode, "press") == 0) {
 80063f8:	4a36      	ldr	r2, [pc, #216]	@ (80064d4 <main+0x550>)
 80063fa:	23a0      	movs	r3, #160	@ 0xa0
 80063fc:	18fb      	adds	r3, r7, r3
 80063fe:	0011      	movs	r1, r2
 8006400:	0018      	movs	r0, r3
 8006402:	f7f9 fe7f 	bl	8000104 <strcmp>
 8006406:	1e03      	subs	r3, r0, #0
 8006408:	d119      	bne.n	800643e <main+0x4ba>
                      snprintf(msg, sizeof(msg), "Pressure: %.2f hPa\r\n", data[i].pressure);
 800640a:	23c7      	movs	r3, #199	@ 0xc7
 800640c:	18fb      	adds	r3, r7, r3
 800640e:	781a      	ldrb	r2, [r3, #0]
 8006410:	492c      	ldr	r1, [pc, #176]	@ (80064c4 <main+0x540>)
 8006412:	0013      	movs	r3, r2
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	189b      	adds	r3, r3, r2
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	18cb      	adds	r3, r1, r3
 800641c:	330c      	adds	r3, #12
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	1c18      	adds	r0, r3, #0
 8006422:	f7fd f95b 	bl	80036dc <__aeabi_f2d>
 8006426:	0002      	movs	r2, r0
 8006428:	000b      	movs	r3, r1
 800642a:	492b      	ldr	r1, [pc, #172]	@ (80064d8 <main+0x554>)
 800642c:	2060      	movs	r0, #96	@ 0x60
 800642e:	1838      	adds	r0, r7, r0
 8006430:	9200      	str	r2, [sp, #0]
 8006432:	9301      	str	r3, [sp, #4]
 8006434:	000a      	movs	r2, r1
 8006436:	2140      	movs	r1, #64	@ 0x40
 8006438:	f004 f962 	bl	800a700 <sniprintf>
 800643c:	e008      	b.n	8006450 <main+0x4cc>
                  } else {
                      snprintf(msg, sizeof(msg), "Unknown mode: %s\r\n", mode);
 800643e:	23a0      	movs	r3, #160	@ 0xa0
 8006440:	18fb      	adds	r3, r7, r3
 8006442:	4a26      	ldr	r2, [pc, #152]	@ (80064dc <main+0x558>)
 8006444:	2160      	movs	r1, #96	@ 0x60
 8006446:	1878      	adds	r0, r7, r1
 8006448:	2140      	movs	r1, #64	@ 0x40
 800644a:	f004 f959 	bl	800a700 <sniprintf>
              for (uint8_t i = 0; i < n_fields; i++) {
 800644e:	e022      	b.n	8006496 <main+0x512>
                      break;
                  }
                  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8006450:	2460      	movs	r4, #96	@ 0x60
 8006452:	193b      	adds	r3, r7, r4
 8006454:	0018      	movs	r0, r3
 8006456:	f7f9 fe5f 	bl	8000118 <strlen>
 800645a:	0003      	movs	r3, r0
 800645c:	b29a      	uxth	r2, r3
 800645e:	2301      	movs	r3, #1
 8006460:	425b      	negs	r3, r3
 8006462:	1939      	adds	r1, r7, r4
 8006464:	481e      	ldr	r0, [pc, #120]	@ (80064e0 <main+0x55c>)
 8006466:	f002 fd55 	bl	8008f14 <HAL_UART_Transmit>
              for (uint8_t i = 0; i < n_fields; i++) {
 800646a:	21c7      	movs	r1, #199	@ 0xc7
 800646c:	187b      	adds	r3, r7, r1
 800646e:	781a      	ldrb	r2, [r3, #0]
 8006470:	187b      	adds	r3, r7, r1
 8006472:	3201      	adds	r2, #1
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	4b1b      	ldr	r3, [pc, #108]	@ (80064e4 <main+0x560>)
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	22c7      	movs	r2, #199	@ 0xc7
 800647c:	18ba      	adds	r2, r7, r2
 800647e:	7812      	ldrb	r2, [r2, #0]
 8006480:	429a      	cmp	r2, r3
 8006482:	d200      	bcs.n	8006486 <main+0x502>
 8006484:	e772      	b.n	800636c <main+0x3e8>
 8006486:	e006      	b.n	8006496 <main+0x512>
              }
          } else {
              HAL_UART_Transmit(&huart2, (uint8_t *)"Sensor read error\r\n", 20, HAL_MAX_DELAY);
 8006488:	2301      	movs	r3, #1
 800648a:	425b      	negs	r3, r3
 800648c:	4916      	ldr	r1, [pc, #88]	@ (80064e8 <main+0x564>)
 800648e:	4814      	ldr	r0, [pc, #80]	@ (80064e0 <main+0x55c>)
 8006490:	2214      	movs	r2, #20
 8006492:	f002 fd3f 	bl	8008f14 <HAL_UART_Transmit>
          }

          HAL_Delay(1000); // wait 1 second
 8006496:	23fa      	movs	r3, #250	@ 0xfa
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	0018      	movs	r0, r3
 800649c:	f000 fc6e 	bl	8006d7c <HAL_Delay>
      for (int t = 0; t < duration; t++) {
 80064a0:	22c8      	movs	r2, #200	@ 0xc8
 80064a2:	18bb      	adds	r3, r7, r2
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3301      	adds	r3, #1
 80064a8:	18ba      	adds	r2, r7, r2
 80064aa:	6013      	str	r3, [r2, #0]
 80064ac:	23b0      	movs	r3, #176	@ 0xb0
 80064ae:	18fb      	adds	r3, r7, r3
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	22c8      	movs	r2, #200	@ 0xc8
 80064b4:	18ba      	adds	r2, r7, r2
 80064b6:	6812      	ldr	r2, [r2, #0]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	da00      	bge.n	80064be <main+0x53a>
 80064bc:	e6d7      	b.n	800626e <main+0x2ea>
  {
 80064be:	e636      	b.n	800612e <main+0x1aa>
 80064c0:	0800da94 	.word	0x0800da94
 80064c4:	20000780 	.word	0x20000780
 80064c8:	0800da9c 	.word	0x0800da9c
 80064cc:	0800dab4 	.word	0x0800dab4
 80064d0:	0800dabc 	.word	0x0800dabc
 80064d4:	0800dad0 	.word	0x0800dad0
 80064d8:	0800dad8 	.word	0x0800dad8
 80064dc:	0800daf0 	.word	0x0800daf0
 80064e0:	20000680 	.word	0x20000680
 80064e4:	200007c8 	.word	0x200007c8
 80064e8:	0800db04 	.word	0x0800db04

080064ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80064ec:	b590      	push	{r4, r7, lr}
 80064ee:	b093      	sub	sp, #76	@ 0x4c
 80064f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80064f2:	2410      	movs	r4, #16
 80064f4:	193b      	adds	r3, r7, r4
 80064f6:	0018      	movs	r0, r3
 80064f8:	2338      	movs	r3, #56	@ 0x38
 80064fa:	001a      	movs	r2, r3
 80064fc:	2100      	movs	r1, #0
 80064fe:	f004 fa71 	bl	800a9e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006502:	003b      	movs	r3, r7
 8006504:	0018      	movs	r0, r3
 8006506:	2310      	movs	r3, #16
 8006508:	001a      	movs	r2, r3
 800650a:	2100      	movs	r1, #0
 800650c:	f004 fa6a 	bl	800a9e4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006510:	2380      	movs	r3, #128	@ 0x80
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	0018      	movs	r0, r3
 8006516:	f001 fd27 	bl	8007f68 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800651a:	193b      	adds	r3, r7, r4
 800651c:	2202      	movs	r2, #2
 800651e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006520:	193b      	adds	r3, r7, r4
 8006522:	2280      	movs	r2, #128	@ 0x80
 8006524:	0052      	lsls	r2, r2, #1
 8006526:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8006528:	193b      	adds	r3, r7, r4
 800652a:	2200      	movs	r2, #0
 800652c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800652e:	193b      	adds	r3, r7, r4
 8006530:	2240      	movs	r2, #64	@ 0x40
 8006532:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8006534:	193b      	adds	r3, r7, r4
 8006536:	2200      	movs	r2, #0
 8006538:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800653a:	193b      	adds	r3, r7, r4
 800653c:	0018      	movs	r0, r3
 800653e:	f001 fd5f 	bl	8008000 <HAL_RCC_OscConfig>
 8006542:	1e03      	subs	r3, r0, #0
 8006544:	d001      	beq.n	800654a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8006546:	f000 f955 	bl	80067f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800654a:	003b      	movs	r3, r7
 800654c:	2207      	movs	r2, #7
 800654e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006550:	003b      	movs	r3, r7
 8006552:	2200      	movs	r2, #0
 8006554:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006556:	003b      	movs	r3, r7
 8006558:	2200      	movs	r2, #0
 800655a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800655c:	003b      	movs	r3, r7
 800655e:	2200      	movs	r2, #0
 8006560:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006562:	003b      	movs	r3, r7
 8006564:	2100      	movs	r1, #0
 8006566:	0018      	movs	r0, r3
 8006568:	f002 f864 	bl	8008634 <HAL_RCC_ClockConfig>
 800656c:	1e03      	subs	r3, r0, #0
 800656e:	d001      	beq.n	8006574 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8006570:	f000 f940 	bl	80067f4 <Error_Handler>
  }
}
 8006574:	46c0      	nop			@ (mov r8, r8)
 8006576:	46bd      	mov	sp, r7
 8006578:	b013      	add	sp, #76	@ 0x4c
 800657a:	bd90      	pop	{r4, r7, pc}

0800657c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006580:	4b1b      	ldr	r3, [pc, #108]	@ (80065f0 <MX_I2C1_Init+0x74>)
 8006582:	4a1c      	ldr	r2, [pc, #112]	@ (80065f4 <MX_I2C1_Init+0x78>)
 8006584:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8006586:	4b1a      	ldr	r3, [pc, #104]	@ (80065f0 <MX_I2C1_Init+0x74>)
 8006588:	4a1b      	ldr	r2, [pc, #108]	@ (80065f8 <MX_I2C1_Init+0x7c>)
 800658a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800658c:	4b18      	ldr	r3, [pc, #96]	@ (80065f0 <MX_I2C1_Init+0x74>)
 800658e:	2200      	movs	r2, #0
 8006590:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006592:	4b17      	ldr	r3, [pc, #92]	@ (80065f0 <MX_I2C1_Init+0x74>)
 8006594:	2201      	movs	r2, #1
 8006596:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006598:	4b15      	ldr	r3, [pc, #84]	@ (80065f0 <MX_I2C1_Init+0x74>)
 800659a:	2200      	movs	r2, #0
 800659c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800659e:	4b14      	ldr	r3, [pc, #80]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80065a4:	4b12      	ldr	r3, [pc, #72]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80065aa:	4b11      	ldr	r3, [pc, #68]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80065b0:	4b0f      	ldr	r3, [pc, #60]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80065b6:	4b0e      	ldr	r3, [pc, #56]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065b8:	0018      	movs	r0, r3
 80065ba:	f000 fe39 	bl	8007230 <HAL_I2C_Init>
 80065be:	1e03      	subs	r3, r0, #0
 80065c0:	d001      	beq.n	80065c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80065c2:	f000 f917 	bl	80067f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80065c6:	4b0a      	ldr	r3, [pc, #40]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065c8:	2100      	movs	r1, #0
 80065ca:	0018      	movs	r0, r3
 80065cc:	f001 fc34 	bl	8007e38 <HAL_I2CEx_ConfigAnalogFilter>
 80065d0:	1e03      	subs	r3, r0, #0
 80065d2:	d001      	beq.n	80065d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80065d4:	f000 f90e 	bl	80067f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80065d8:	4b05      	ldr	r3, [pc, #20]	@ (80065f0 <MX_I2C1_Init+0x74>)
 80065da:	2100      	movs	r1, #0
 80065dc:	0018      	movs	r0, r3
 80065de:	f001 fc77 	bl	8007ed0 <HAL_I2CEx_ConfigDigitalFilter>
 80065e2:	1e03      	subs	r3, r0, #0
 80065e4:	d001      	beq.n	80065ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80065e6:	f000 f905 	bl	80067f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80065ea:	46c0      	nop			@ (mov r8, r8)
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	200005c8 	.word	0x200005c8
 80065f4:	40005400 	.word	0x40005400
 80065f8:	00503d58 	.word	0x00503d58

080065fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8006600:	4b1b      	ldr	r3, [pc, #108]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006602:	4a1c      	ldr	r2, [pc, #112]	@ (8006674 <MX_SPI1_Init+0x78>)
 8006604:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006606:	4b1a      	ldr	r3, [pc, #104]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006608:	2282      	movs	r2, #130	@ 0x82
 800660a:	0052      	lsls	r2, r2, #1
 800660c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800660e:	4b18      	ldr	r3, [pc, #96]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006610:	2200      	movs	r2, #0
 8006612:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006614:	4b16      	ldr	r3, [pc, #88]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006616:	22e0      	movs	r2, #224	@ 0xe0
 8006618:	00d2      	lsls	r2, r2, #3
 800661a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800661c:	4b14      	ldr	r3, [pc, #80]	@ (8006670 <MX_SPI1_Init+0x74>)
 800661e:	2200      	movs	r2, #0
 8006620:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006622:	4b13      	ldr	r3, [pc, #76]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006624:	2200      	movs	r2, #0
 8006626:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006628:	4b11      	ldr	r3, [pc, #68]	@ (8006670 <MX_SPI1_Init+0x74>)
 800662a:	2280      	movs	r2, #128	@ 0x80
 800662c:	0092      	lsls	r2, r2, #2
 800662e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006630:	4b0f      	ldr	r3, [pc, #60]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006632:	2200      	movs	r2, #0
 8006634:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006636:	4b0e      	ldr	r3, [pc, #56]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006638:	2200      	movs	r2, #0
 800663a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800663c:	4b0c      	ldr	r3, [pc, #48]	@ (8006670 <MX_SPI1_Init+0x74>)
 800663e:	2200      	movs	r2, #0
 8006640:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006642:	4b0b      	ldr	r3, [pc, #44]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006644:	2200      	movs	r2, #0
 8006646:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8006648:	4b09      	ldr	r3, [pc, #36]	@ (8006670 <MX_SPI1_Init+0x74>)
 800664a:	2207      	movs	r2, #7
 800664c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800664e:	4b08      	ldr	r3, [pc, #32]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006650:	2200      	movs	r2, #0
 8006652:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006654:	4b06      	ldr	r3, [pc, #24]	@ (8006670 <MX_SPI1_Init+0x74>)
 8006656:	2208      	movs	r2, #8
 8006658:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800665a:	4b05      	ldr	r3, [pc, #20]	@ (8006670 <MX_SPI1_Init+0x74>)
 800665c:	0018      	movs	r0, r3
 800665e:	f002 fb4b 	bl	8008cf8 <HAL_SPI_Init>
 8006662:	1e03      	subs	r3, r0, #0
 8006664:	d001      	beq.n	800666a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8006666:	f000 f8c5 	bl	80067f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800666a:	46c0      	nop			@ (mov r8, r8)
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	2000061c 	.word	0x2000061c
 8006674:	40013000 	.word	0x40013000

08006678 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800667c:	4b23      	ldr	r3, [pc, #140]	@ (800670c <MX_USART2_UART_Init+0x94>)
 800667e:	4a24      	ldr	r2, [pc, #144]	@ (8006710 <MX_USART2_UART_Init+0x98>)
 8006680:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006682:	4b22      	ldr	r3, [pc, #136]	@ (800670c <MX_USART2_UART_Init+0x94>)
 8006684:	22e1      	movs	r2, #225	@ 0xe1
 8006686:	0252      	lsls	r2, r2, #9
 8006688:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800668a:	4b20      	ldr	r3, [pc, #128]	@ (800670c <MX_USART2_UART_Init+0x94>)
 800668c:	2200      	movs	r2, #0
 800668e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006690:	4b1e      	ldr	r3, [pc, #120]	@ (800670c <MX_USART2_UART_Init+0x94>)
 8006692:	2200      	movs	r2, #0
 8006694:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006696:	4b1d      	ldr	r3, [pc, #116]	@ (800670c <MX_USART2_UART_Init+0x94>)
 8006698:	2200      	movs	r2, #0
 800669a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800669c:	4b1b      	ldr	r3, [pc, #108]	@ (800670c <MX_USART2_UART_Init+0x94>)
 800669e:	220c      	movs	r2, #12
 80066a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80066a2:	4b1a      	ldr	r3, [pc, #104]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80066a8:	4b18      	ldr	r3, [pc, #96]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80066ae:	4b17      	ldr	r3, [pc, #92]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066b0:	2200      	movs	r2, #0
 80066b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80066b4:	4b15      	ldr	r3, [pc, #84]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066b6:	2200      	movs	r2, #0
 80066b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80066ba:	4b14      	ldr	r3, [pc, #80]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066bc:	2200      	movs	r2, #0
 80066be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80066c0:	4b12      	ldr	r3, [pc, #72]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066c2:	0018      	movs	r0, r3
 80066c4:	f002 fbd0 	bl	8008e68 <HAL_UART_Init>
 80066c8:	1e03      	subs	r3, r0, #0
 80066ca:	d001      	beq.n	80066d0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80066cc:	f000 f892 	bl	80067f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80066d0:	4b0e      	ldr	r3, [pc, #56]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066d2:	2100      	movs	r1, #0
 80066d4:	0018      	movs	r0, r3
 80066d6:	f003 fad3 	bl	8009c80 <HAL_UARTEx_SetTxFifoThreshold>
 80066da:	1e03      	subs	r3, r0, #0
 80066dc:	d001      	beq.n	80066e2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80066de:	f000 f889 	bl	80067f4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80066e2:	4b0a      	ldr	r3, [pc, #40]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066e4:	2100      	movs	r1, #0
 80066e6:	0018      	movs	r0, r3
 80066e8:	f003 fb0a 	bl	8009d00 <HAL_UARTEx_SetRxFifoThreshold>
 80066ec:	1e03      	subs	r3, r0, #0
 80066ee:	d001      	beq.n	80066f4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80066f0:	f000 f880 	bl	80067f4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80066f4:	4b05      	ldr	r3, [pc, #20]	@ (800670c <MX_USART2_UART_Init+0x94>)
 80066f6:	0018      	movs	r0, r3
 80066f8:	f003 fa88 	bl	8009c0c <HAL_UARTEx_DisableFifoMode>
 80066fc:	1e03      	subs	r3, r0, #0
 80066fe:	d001      	beq.n	8006704 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006700:	f000 f878 	bl	80067f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006704:	46c0      	nop			@ (mov r8, r8)
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	46c0      	nop			@ (mov r8, r8)
 800670c:	20000680 	.word	0x20000680
 8006710:	40004400 	.word	0x40004400

08006714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006714:	b590      	push	{r4, r7, lr}
 8006716:	b089      	sub	sp, #36	@ 0x24
 8006718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800671a:	240c      	movs	r4, #12
 800671c:	193b      	adds	r3, r7, r4
 800671e:	0018      	movs	r0, r3
 8006720:	2314      	movs	r3, #20
 8006722:	001a      	movs	r2, r3
 8006724:	2100      	movs	r1, #0
 8006726:	f004 f95d 	bl	800a9e4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800672a:	4b30      	ldr	r3, [pc, #192]	@ (80067ec <MX_GPIO_Init+0xd8>)
 800672c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800672e:	4b2f      	ldr	r3, [pc, #188]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006730:	2101      	movs	r1, #1
 8006732:	430a      	orrs	r2, r1
 8006734:	635a      	str	r2, [r3, #52]	@ 0x34
 8006736:	4b2d      	ldr	r3, [pc, #180]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800673a:	2201      	movs	r2, #1
 800673c:	4013      	ands	r3, r2
 800673e:	60bb      	str	r3, [r7, #8]
 8006740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006742:	4b2a      	ldr	r3, [pc, #168]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006744:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006746:	4b29      	ldr	r3, [pc, #164]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006748:	2102      	movs	r1, #2
 800674a:	430a      	orrs	r2, r1
 800674c:	635a      	str	r2, [r3, #52]	@ 0x34
 800674e:	4b27      	ldr	r3, [pc, #156]	@ (80067ec <MX_GPIO_Init+0xd8>)
 8006750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006752:	2202      	movs	r2, #2
 8006754:	4013      	ands	r3, r2
 8006756:	607b      	str	r3, [r7, #4]
 8006758:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_LORA_GPIO_Port, NSS_LORA_Pin, GPIO_PIN_RESET);
 800675a:	23a0      	movs	r3, #160	@ 0xa0
 800675c:	05db      	lsls	r3, r3, #23
 800675e:	2200      	movs	r2, #0
 8006760:	2110      	movs	r1, #16
 8006762:	0018      	movs	r0, r3
 8006764:	f000 fd46 	bl	80071f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8006768:	4b21      	ldr	r3, [pc, #132]	@ (80067f0 <MX_GPIO_Init+0xdc>)
 800676a:	2200      	movs	r2, #0
 800676c:	2106      	movs	r1, #6
 800676e:	0018      	movs	r0, r3
 8006770:	f000 fd40 	bl	80071f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NSS_LORA_Pin */
  GPIO_InitStruct.Pin = NSS_LORA_Pin;
 8006774:	193b      	adds	r3, r7, r4
 8006776:	2210      	movs	r2, #16
 8006778:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800677a:	193b      	adds	r3, r7, r4
 800677c:	2201      	movs	r2, #1
 800677e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006780:	193b      	adds	r3, r7, r4
 8006782:	2200      	movs	r2, #0
 8006784:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006786:	193b      	adds	r3, r7, r4
 8006788:	2200      	movs	r2, #0
 800678a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NSS_LORA_GPIO_Port, &GPIO_InitStruct);
 800678c:	193a      	adds	r2, r7, r4
 800678e:	23a0      	movs	r3, #160	@ 0xa0
 8006790:	05db      	lsls	r3, r3, #23
 8006792:	0011      	movs	r1, r2
 8006794:	0018      	movs	r0, r3
 8006796:	f000 fbc9 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : DI01_LORA_Pin */
  GPIO_InitStruct.Pin = DI01_LORA_Pin;
 800679a:	0021      	movs	r1, r4
 800679c:	187b      	adds	r3, r7, r1
 800679e:	2201      	movs	r2, #1
 80067a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80067a2:	187b      	adds	r3, r7, r1
 80067a4:	2288      	movs	r2, #136	@ 0x88
 80067a6:	0352      	lsls	r2, r2, #13
 80067a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067aa:	187b      	adds	r3, r7, r1
 80067ac:	2200      	movs	r2, #0
 80067ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DI01_LORA_GPIO_Port, &GPIO_InitStruct);
 80067b0:	000c      	movs	r4, r1
 80067b2:	187b      	adds	r3, r7, r1
 80067b4:	4a0e      	ldr	r2, [pc, #56]	@ (80067f0 <MX_GPIO_Init+0xdc>)
 80067b6:	0019      	movs	r1, r3
 80067b8:	0010      	movs	r0, r2
 80067ba:	f000 fbb7 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80067be:	0021      	movs	r1, r4
 80067c0:	187b      	adds	r3, r7, r1
 80067c2:	2206      	movs	r2, #6
 80067c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80067c6:	187b      	adds	r3, r7, r1
 80067c8:	2201      	movs	r2, #1
 80067ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067cc:	187b      	adds	r3, r7, r1
 80067ce:	2200      	movs	r2, #0
 80067d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067d2:	187b      	adds	r3, r7, r1
 80067d4:	2200      	movs	r2, #0
 80067d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067d8:	187b      	adds	r3, r7, r1
 80067da:	4a05      	ldr	r2, [pc, #20]	@ (80067f0 <MX_GPIO_Init+0xdc>)
 80067dc:	0019      	movs	r1, r3
 80067de:	0010      	movs	r0, r2
 80067e0:	f000 fba4 	bl	8006f2c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80067e4:	46c0      	nop			@ (mov r8, r8)
 80067e6:	46bd      	mov	sp, r7
 80067e8:	b009      	add	sp, #36	@ 0x24
 80067ea:	bd90      	pop	{r4, r7, pc}
 80067ec:	40021000 	.word	0x40021000
 80067f0:	50000400 	.word	0x50000400

080067f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80067f8:	b672      	cpsid	i
}
 80067fa:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80067fc:	46c0      	nop			@ (mov r8, r8)
 80067fe:	e7fd      	b.n	80067fc <Error_Handler+0x8>

08006800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006806:	4b0f      	ldr	r3, [pc, #60]	@ (8006844 <HAL_MspInit+0x44>)
 8006808:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800680a:	4b0e      	ldr	r3, [pc, #56]	@ (8006844 <HAL_MspInit+0x44>)
 800680c:	2101      	movs	r1, #1
 800680e:	430a      	orrs	r2, r1
 8006810:	641a      	str	r2, [r3, #64]	@ 0x40
 8006812:	4b0c      	ldr	r3, [pc, #48]	@ (8006844 <HAL_MspInit+0x44>)
 8006814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006816:	2201      	movs	r2, #1
 8006818:	4013      	ands	r3, r2
 800681a:	607b      	str	r3, [r7, #4]
 800681c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800681e:	4b09      	ldr	r3, [pc, #36]	@ (8006844 <HAL_MspInit+0x44>)
 8006820:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006822:	4b08      	ldr	r3, [pc, #32]	@ (8006844 <HAL_MspInit+0x44>)
 8006824:	2180      	movs	r1, #128	@ 0x80
 8006826:	0549      	lsls	r1, r1, #21
 8006828:	430a      	orrs	r2, r1
 800682a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800682c:	4b05      	ldr	r3, [pc, #20]	@ (8006844 <HAL_MspInit+0x44>)
 800682e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006830:	2380      	movs	r3, #128	@ 0x80
 8006832:	055b      	lsls	r3, r3, #21
 8006834:	4013      	ands	r3, r2
 8006836:	603b      	str	r3, [r7, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800683a:	46c0      	nop			@ (mov r8, r8)
 800683c:	46bd      	mov	sp, r7
 800683e:	b002      	add	sp, #8
 8006840:	bd80      	pop	{r7, pc}
 8006842:	46c0      	nop			@ (mov r8, r8)
 8006844:	40021000 	.word	0x40021000

08006848 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006848:	b590      	push	{r4, r7, lr}
 800684a:	b097      	sub	sp, #92	@ 0x5c
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006850:	2344      	movs	r3, #68	@ 0x44
 8006852:	18fb      	adds	r3, r7, r3
 8006854:	0018      	movs	r0, r3
 8006856:	2314      	movs	r3, #20
 8006858:	001a      	movs	r2, r3
 800685a:	2100      	movs	r1, #0
 800685c:	f004 f8c2 	bl	800a9e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006860:	2410      	movs	r4, #16
 8006862:	193b      	adds	r3, r7, r4
 8006864:	0018      	movs	r0, r3
 8006866:	2334      	movs	r3, #52	@ 0x34
 8006868:	001a      	movs	r2, r3
 800686a:	2100      	movs	r1, #0
 800686c:	f004 f8ba 	bl	800a9e4 <memset>
  if(hi2c->Instance==I2C1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a22      	ldr	r2, [pc, #136]	@ (8006900 <HAL_I2C_MspInit+0xb8>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d13e      	bne.n	80068f8 <HAL_I2C_MspInit+0xb0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800687a:	193b      	adds	r3, r7, r4
 800687c:	2220      	movs	r2, #32
 800687e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006880:	193b      	adds	r3, r7, r4
 8006882:	2200      	movs	r2, #0
 8006884:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006886:	193b      	adds	r3, r7, r4
 8006888:	0018      	movs	r0, r3
 800688a:	f002 f87d 	bl	8008988 <HAL_RCCEx_PeriphCLKConfig>
 800688e:	1e03      	subs	r3, r0, #0
 8006890:	d001      	beq.n	8006896 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8006892:	f7ff ffaf 	bl	80067f4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006896:	4b1b      	ldr	r3, [pc, #108]	@ (8006904 <HAL_I2C_MspInit+0xbc>)
 8006898:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800689a:	4b1a      	ldr	r3, [pc, #104]	@ (8006904 <HAL_I2C_MspInit+0xbc>)
 800689c:	2102      	movs	r1, #2
 800689e:	430a      	orrs	r2, r1
 80068a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80068a2:	4b18      	ldr	r3, [pc, #96]	@ (8006904 <HAL_I2C_MspInit+0xbc>)
 80068a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a6:	2202      	movs	r2, #2
 80068a8:	4013      	ands	r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]
 80068ac:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80068ae:	2144      	movs	r1, #68	@ 0x44
 80068b0:	187b      	adds	r3, r7, r1
 80068b2:	22c0      	movs	r2, #192	@ 0xc0
 80068b4:	0092      	lsls	r2, r2, #2
 80068b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80068b8:	187b      	adds	r3, r7, r1
 80068ba:	2212      	movs	r2, #18
 80068bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068be:	187b      	adds	r3, r7, r1
 80068c0:	2200      	movs	r2, #0
 80068c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068c4:	187b      	adds	r3, r7, r1
 80068c6:	2200      	movs	r2, #0
 80068c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80068ca:	187b      	adds	r3, r7, r1
 80068cc:	2206      	movs	r2, #6
 80068ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80068d0:	187b      	adds	r3, r7, r1
 80068d2:	4a0d      	ldr	r2, [pc, #52]	@ (8006908 <HAL_I2C_MspInit+0xc0>)
 80068d4:	0019      	movs	r1, r3
 80068d6:	0010      	movs	r0, r2
 80068d8:	f000 fb28 	bl	8006f2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80068dc:	4b09      	ldr	r3, [pc, #36]	@ (8006904 <HAL_I2C_MspInit+0xbc>)
 80068de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068e0:	4b08      	ldr	r3, [pc, #32]	@ (8006904 <HAL_I2C_MspInit+0xbc>)
 80068e2:	2180      	movs	r1, #128	@ 0x80
 80068e4:	0389      	lsls	r1, r1, #14
 80068e6:	430a      	orrs	r2, r1
 80068e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80068ea:	4b06      	ldr	r3, [pc, #24]	@ (8006904 <HAL_I2C_MspInit+0xbc>)
 80068ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068ee:	2380      	movs	r3, #128	@ 0x80
 80068f0:	039b      	lsls	r3, r3, #14
 80068f2:	4013      	ands	r3, r2
 80068f4:	60bb      	str	r3, [r7, #8]
 80068f6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80068f8:	46c0      	nop			@ (mov r8, r8)
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b017      	add	sp, #92	@ 0x5c
 80068fe:	bd90      	pop	{r4, r7, pc}
 8006900:	40005400 	.word	0x40005400
 8006904:	40021000 	.word	0x40021000
 8006908:	50000400 	.word	0x50000400

0800690c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800690c:	b590      	push	{r4, r7, lr}
 800690e:	b08b      	sub	sp, #44	@ 0x2c
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006914:	2414      	movs	r4, #20
 8006916:	193b      	adds	r3, r7, r4
 8006918:	0018      	movs	r0, r3
 800691a:	2314      	movs	r3, #20
 800691c:	001a      	movs	r2, r3
 800691e:	2100      	movs	r1, #0
 8006920:	f004 f860 	bl	800a9e4 <memset>
  if(hspi->Instance==SPI1)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1b      	ldr	r2, [pc, #108]	@ (8006998 <HAL_SPI_MspInit+0x8c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d130      	bne.n	8006990 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800692e:	4b1b      	ldr	r3, [pc, #108]	@ (800699c <HAL_SPI_MspInit+0x90>)
 8006930:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006932:	4b1a      	ldr	r3, [pc, #104]	@ (800699c <HAL_SPI_MspInit+0x90>)
 8006934:	2180      	movs	r1, #128	@ 0x80
 8006936:	0149      	lsls	r1, r1, #5
 8006938:	430a      	orrs	r2, r1
 800693a:	641a      	str	r2, [r3, #64]	@ 0x40
 800693c:	4b17      	ldr	r3, [pc, #92]	@ (800699c <HAL_SPI_MspInit+0x90>)
 800693e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006940:	2380      	movs	r3, #128	@ 0x80
 8006942:	015b      	lsls	r3, r3, #5
 8006944:	4013      	ands	r3, r2
 8006946:	613b      	str	r3, [r7, #16]
 8006948:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800694a:	4b14      	ldr	r3, [pc, #80]	@ (800699c <HAL_SPI_MspInit+0x90>)
 800694c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800694e:	4b13      	ldr	r3, [pc, #76]	@ (800699c <HAL_SPI_MspInit+0x90>)
 8006950:	2101      	movs	r1, #1
 8006952:	430a      	orrs	r2, r1
 8006954:	635a      	str	r2, [r3, #52]	@ 0x34
 8006956:	4b11      	ldr	r3, [pc, #68]	@ (800699c <HAL_SPI_MspInit+0x90>)
 8006958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800695a:	2201      	movs	r2, #1
 800695c:	4013      	ands	r3, r2
 800695e:	60fb      	str	r3, [r7, #12]
 8006960:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006962:	0021      	movs	r1, r4
 8006964:	187b      	adds	r3, r7, r1
 8006966:	22e0      	movs	r2, #224	@ 0xe0
 8006968:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800696a:	187b      	adds	r3, r7, r1
 800696c:	2202      	movs	r2, #2
 800696e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006970:	187b      	adds	r3, r7, r1
 8006972:	2200      	movs	r2, #0
 8006974:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006976:	187b      	adds	r3, r7, r1
 8006978:	2200      	movs	r2, #0
 800697a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800697c:	187b      	adds	r3, r7, r1
 800697e:	2200      	movs	r2, #0
 8006980:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006982:	187a      	adds	r2, r7, r1
 8006984:	23a0      	movs	r3, #160	@ 0xa0
 8006986:	05db      	lsls	r3, r3, #23
 8006988:	0011      	movs	r1, r2
 800698a:	0018      	movs	r0, r3
 800698c:	f000 face 	bl	8006f2c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8006990:	46c0      	nop			@ (mov r8, r8)
 8006992:	46bd      	mov	sp, r7
 8006994:	b00b      	add	sp, #44	@ 0x2c
 8006996:	bd90      	pop	{r4, r7, pc}
 8006998:	40013000 	.word	0x40013000
 800699c:	40021000 	.word	0x40021000

080069a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80069a0:	b590      	push	{r4, r7, lr}
 80069a2:	b097      	sub	sp, #92	@ 0x5c
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069a8:	2344      	movs	r3, #68	@ 0x44
 80069aa:	18fb      	adds	r3, r7, r3
 80069ac:	0018      	movs	r0, r3
 80069ae:	2314      	movs	r3, #20
 80069b0:	001a      	movs	r2, r3
 80069b2:	2100      	movs	r1, #0
 80069b4:	f004 f816 	bl	800a9e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80069b8:	2410      	movs	r4, #16
 80069ba:	193b      	adds	r3, r7, r4
 80069bc:	0018      	movs	r0, r3
 80069be:	2334      	movs	r3, #52	@ 0x34
 80069c0:	001a      	movs	r2, r3
 80069c2:	2100      	movs	r1, #0
 80069c4:	f004 f80e 	bl	800a9e4 <memset>
  if(huart->Instance==USART2)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a22      	ldr	r2, [pc, #136]	@ (8006a58 <HAL_UART_MspInit+0xb8>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d13e      	bne.n	8006a50 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80069d2:	193b      	adds	r3, r7, r4
 80069d4:	2202      	movs	r2, #2
 80069d6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80069d8:	193b      	adds	r3, r7, r4
 80069da:	2200      	movs	r2, #0
 80069dc:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80069de:	193b      	adds	r3, r7, r4
 80069e0:	0018      	movs	r0, r3
 80069e2:	f001 ffd1 	bl	8008988 <HAL_RCCEx_PeriphCLKConfig>
 80069e6:	1e03      	subs	r3, r0, #0
 80069e8:	d001      	beq.n	80069ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80069ea:	f7ff ff03 	bl	80067f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80069ee:	4b1b      	ldr	r3, [pc, #108]	@ (8006a5c <HAL_UART_MspInit+0xbc>)
 80069f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069f2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <HAL_UART_MspInit+0xbc>)
 80069f4:	2180      	movs	r1, #128	@ 0x80
 80069f6:	0289      	lsls	r1, r1, #10
 80069f8:	430a      	orrs	r2, r1
 80069fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80069fc:	4b17      	ldr	r3, [pc, #92]	@ (8006a5c <HAL_UART_MspInit+0xbc>)
 80069fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a00:	2380      	movs	r3, #128	@ 0x80
 8006a02:	029b      	lsls	r3, r3, #10
 8006a04:	4013      	ands	r3, r2
 8006a06:	60fb      	str	r3, [r7, #12]
 8006a08:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a0a:	4b14      	ldr	r3, [pc, #80]	@ (8006a5c <HAL_UART_MspInit+0xbc>)
 8006a0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a0e:	4b13      	ldr	r3, [pc, #76]	@ (8006a5c <HAL_UART_MspInit+0xbc>)
 8006a10:	2101      	movs	r1, #1
 8006a12:	430a      	orrs	r2, r1
 8006a14:	635a      	str	r2, [r3, #52]	@ 0x34
 8006a16:	4b11      	ldr	r3, [pc, #68]	@ (8006a5c <HAL_UART_MspInit+0xbc>)
 8006a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	60bb      	str	r3, [r7, #8]
 8006a20:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006a22:	2144      	movs	r1, #68	@ 0x44
 8006a24:	187b      	adds	r3, r7, r1
 8006a26:	220c      	movs	r2, #12
 8006a28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a2a:	187b      	adds	r3, r7, r1
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a30:	187b      	adds	r3, r7, r1
 8006a32:	2200      	movs	r2, #0
 8006a34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a36:	187b      	adds	r3, r7, r1
 8006a38:	2200      	movs	r2, #0
 8006a3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8006a3c:	187b      	adds	r3, r7, r1
 8006a3e:	2201      	movs	r2, #1
 8006a40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a42:	187a      	adds	r2, r7, r1
 8006a44:	23a0      	movs	r3, #160	@ 0xa0
 8006a46:	05db      	lsls	r3, r3, #23
 8006a48:	0011      	movs	r1, r2
 8006a4a:	0018      	movs	r0, r3
 8006a4c:	f000 fa6e 	bl	8006f2c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8006a50:	46c0      	nop			@ (mov r8, r8)
 8006a52:	46bd      	mov	sp, r7
 8006a54:	b017      	add	sp, #92	@ 0x5c
 8006a56:	bd90      	pop	{r4, r7, pc}
 8006a58:	40004400 	.word	0x40004400
 8006a5c:	40021000 	.word	0x40021000

08006a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006a64:	46c0      	nop			@ (mov r8, r8)
 8006a66:	e7fd      	b.n	8006a64 <NMI_Handler+0x4>

08006a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a6c:	46c0      	nop			@ (mov r8, r8)
 8006a6e:	e7fd      	b.n	8006a6c <HardFault_Handler+0x4>

08006a70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8006a74:	46c0      	nop			@ (mov r8, r8)
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006a7e:	46c0      	nop			@ (mov r8, r8)
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006a88:	f000 f95c 	bl	8006d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006a8c:	46c0      	nop			@ (mov r8, r8)
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	af00      	add	r7, sp, #0
  return 1;
 8006a96:	2301      	movs	r3, #1
}
 8006a98:	0018      	movs	r0, r3
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}

08006a9e <_kill>:

int _kill(int pid, int sig)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b082      	sub	sp, #8
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
 8006aa6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006aa8:	f003 ffe0 	bl	800aa6c <__errno>
 8006aac:	0003      	movs	r3, r0
 8006aae:	2216      	movs	r2, #22
 8006ab0:	601a      	str	r2, [r3, #0]
  return -1;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	425b      	negs	r3, r3
}
 8006ab6:	0018      	movs	r0, r3
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	b002      	add	sp, #8
 8006abc:	bd80      	pop	{r7, pc}

08006abe <_exit>:

void _exit (int status)
{
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b082      	sub	sp, #8
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	425a      	negs	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	0011      	movs	r1, r2
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f7ff ffe5 	bl	8006a9e <_kill>
  while (1) {}    /* Make sure we hang here */
 8006ad4:	46c0      	nop			@ (mov r8, r8)
 8006ad6:	e7fd      	b.n	8006ad4 <_exit+0x16>

08006ad8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	e00a      	b.n	8006b00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006aea:	e000      	b.n	8006aee <_read+0x16>
 8006aec:	bf00      	nop
 8006aee:	0001      	movs	r1, r0
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	1c5a      	adds	r2, r3, #1
 8006af4:	60ba      	str	r2, [r7, #8]
 8006af6:	b2ca      	uxtb	r2, r1
 8006af8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	3301      	adds	r3, #1
 8006afe:	617b      	str	r3, [r7, #20]
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	429a      	cmp	r2, r3
 8006b06:	dbf0      	blt.n	8006aea <_read+0x12>
  }

  return len;
 8006b08:	687b      	ldr	r3, [r7, #4]
}
 8006b0a:	0018      	movs	r0, r3
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	b006      	add	sp, #24
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b086      	sub	sp, #24
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	60f8      	str	r0, [r7, #12]
 8006b1a:	60b9      	str	r1, [r7, #8]
 8006b1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b1e:	2300      	movs	r3, #0
 8006b20:	617b      	str	r3, [r7, #20]
 8006b22:	e009      	b.n	8006b38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	1c5a      	adds	r2, r3, #1
 8006b28:	60ba      	str	r2, [r7, #8]
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	e000      	b.n	8006b32 <_write+0x20>
 8006b30:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	3301      	adds	r3, #1
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	dbf1      	blt.n	8006b24 <_write+0x12>
  }
  return len;
 8006b40:	687b      	ldr	r3, [r7, #4]
}
 8006b42:	0018      	movs	r0, r3
 8006b44:	46bd      	mov	sp, r7
 8006b46:	b006      	add	sp, #24
 8006b48:	bd80      	pop	{r7, pc}

08006b4a <_close>:

int _close(int file)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b082      	sub	sp, #8
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006b52:	2301      	movs	r3, #1
 8006b54:	425b      	negs	r3, r3
}
 8006b56:	0018      	movs	r0, r3
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	b002      	add	sp, #8
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b082      	sub	sp, #8
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	2280      	movs	r2, #128	@ 0x80
 8006b6c:	0192      	lsls	r2, r2, #6
 8006b6e:	605a      	str	r2, [r3, #4]
  return 0;
 8006b70:	2300      	movs	r3, #0
}
 8006b72:	0018      	movs	r0, r3
 8006b74:	46bd      	mov	sp, r7
 8006b76:	b002      	add	sp, #8
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <_isatty>:

int _isatty(int file)
{
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b082      	sub	sp, #8
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006b82:	2301      	movs	r3, #1
}
 8006b84:	0018      	movs	r0, r3
 8006b86:	46bd      	mov	sp, r7
 8006b88:	b002      	add	sp, #8
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	0018      	movs	r0, r3
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	b004      	add	sp, #16
 8006ba0:	bd80      	pop	{r7, pc}
	...

08006ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b086      	sub	sp, #24
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006bac:	4a14      	ldr	r2, [pc, #80]	@ (8006c00 <_sbrk+0x5c>)
 8006bae:	4b15      	ldr	r3, [pc, #84]	@ (8006c04 <_sbrk+0x60>)
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006bb8:	4b13      	ldr	r3, [pc, #76]	@ (8006c08 <_sbrk+0x64>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d102      	bne.n	8006bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006bc0:	4b11      	ldr	r3, [pc, #68]	@ (8006c08 <_sbrk+0x64>)
 8006bc2:	4a12      	ldr	r2, [pc, #72]	@ (8006c0c <_sbrk+0x68>)
 8006bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006bc6:	4b10      	ldr	r3, [pc, #64]	@ (8006c08 <_sbrk+0x64>)
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	18d3      	adds	r3, r2, r3
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d207      	bcs.n	8006be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006bd4:	f003 ff4a 	bl	800aa6c <__errno>
 8006bd8:	0003      	movs	r3, r0
 8006bda:	220c      	movs	r2, #12
 8006bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006bde:	2301      	movs	r3, #1
 8006be0:	425b      	negs	r3, r3
 8006be2:	e009      	b.n	8006bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006be4:	4b08      	ldr	r3, [pc, #32]	@ (8006c08 <_sbrk+0x64>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006bea:	4b07      	ldr	r3, [pc, #28]	@ (8006c08 <_sbrk+0x64>)
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	18d2      	adds	r2, r2, r3
 8006bf2:	4b05      	ldr	r3, [pc, #20]	@ (8006c08 <_sbrk+0x64>)
 8006bf4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
}
 8006bf8:	0018      	movs	r0, r3
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	b006      	add	sp, #24
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	20009000 	.word	0x20009000
 8006c04:	00000400 	.word	0x00000400
 8006c08:	200007cc 	.word	0x200007cc
 8006c0c:	20000920 	.word	0x20000920

08006c10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006c14:	46c0      	nop			@ (mov r8, r8)
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
	...

08006c1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006c1c:	480d      	ldr	r0, [pc, #52]	@ (8006c54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006c1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006c20:	f7ff fff6 	bl	8006c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006c24:	480c      	ldr	r0, [pc, #48]	@ (8006c58 <LoopForever+0x6>)
  ldr r1, =_edata
 8006c26:	490d      	ldr	r1, [pc, #52]	@ (8006c5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8006c28:	4a0d      	ldr	r2, [pc, #52]	@ (8006c60 <LoopForever+0xe>)
  movs r3, #0
 8006c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006c2c:	e002      	b.n	8006c34 <LoopCopyDataInit>

08006c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006c32:	3304      	adds	r3, #4

08006c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c38:	d3f9      	bcc.n	8006c2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8006c64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006c3c:	4c0a      	ldr	r4, [pc, #40]	@ (8006c68 <LoopForever+0x16>)
  movs r3, #0
 8006c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c40:	e001      	b.n	8006c46 <LoopFillZerobss>

08006c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006c44:	3204      	adds	r2, #4

08006c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006c48:	d3fb      	bcc.n	8006c42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8006c4a:	f003 ff15 	bl	800aa78 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8006c4e:	f7ff f999 	bl	8005f84 <main>

08006c52 <LoopForever>:

LoopForever:
  b LoopForever
 8006c52:	e7fe      	b.n	8006c52 <LoopForever>
  ldr   r0, =_estack
 8006c54:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8006c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006c5c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8006c60:	0800e004 	.word	0x0800e004
  ldr r2, =_sbss
 8006c64:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8006c68:	20000920 	.word	0x20000920

08006c6c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006c6c:	e7fe      	b.n	8006c6c <ADC1_COMP_IRQHandler>
	...

08006c70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006c76:	1dfb      	adds	r3, r7, #7
 8006c78:	2200      	movs	r2, #0
 8006c7a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006cac <HAL_Init+0x3c>)
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	4b0a      	ldr	r3, [pc, #40]	@ (8006cac <HAL_Init+0x3c>)
 8006c82:	2180      	movs	r1, #128	@ 0x80
 8006c84:	0049      	lsls	r1, r1, #1
 8006c86:	430a      	orrs	r2, r1
 8006c88:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	f000 f810 	bl	8006cb0 <HAL_InitTick>
 8006c90:	1e03      	subs	r3, r0, #0
 8006c92:	d003      	beq.n	8006c9c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8006c94:	1dfb      	adds	r3, r7, #7
 8006c96:	2201      	movs	r2, #1
 8006c98:	701a      	strb	r2, [r3, #0]
 8006c9a:	e001      	b.n	8006ca0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8006c9c:	f7ff fdb0 	bl	8006800 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006ca0:	1dfb      	adds	r3, r7, #7
 8006ca2:	781b      	ldrb	r3, [r3, #0]
}
 8006ca4:	0018      	movs	r0, r3
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	b002      	add	sp, #8
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	40022000 	.word	0x40022000

08006cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006cb0:	b590      	push	{r4, r7, lr}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006cb8:	230f      	movs	r3, #15
 8006cba:	18fb      	adds	r3, r7, r3
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8006cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8006d38 <HAL_InitTick+0x88>)
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d02b      	beq.n	8006d20 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8006cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8006d3c <HAL_InitTick+0x8c>)
 8006cca:	681c      	ldr	r4, [r3, #0]
 8006ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8006d38 <HAL_InitTick+0x88>)
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	0019      	movs	r1, r3
 8006cd2:	23fa      	movs	r3, #250	@ 0xfa
 8006cd4:	0098      	lsls	r0, r3, #2
 8006cd6:	f7f9 fa3b 	bl	8000150 <__udivsi3>
 8006cda:	0003      	movs	r3, r0
 8006cdc:	0019      	movs	r1, r3
 8006cde:	0020      	movs	r0, r4
 8006ce0:	f7f9 fa36 	bl	8000150 <__udivsi3>
 8006ce4:	0003      	movs	r3, r0
 8006ce6:	0018      	movs	r0, r3
 8006ce8:	f000 f913 	bl	8006f12 <HAL_SYSTICK_Config>
 8006cec:	1e03      	subs	r3, r0, #0
 8006cee:	d112      	bne.n	8006d16 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b03      	cmp	r3, #3
 8006cf4:	d80a      	bhi.n	8006d0c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006cf6:	6879      	ldr	r1, [r7, #4]
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	425b      	negs	r3, r3
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	0018      	movs	r0, r3
 8006d00:	f000 f8f2 	bl	8006ee8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006d04:	4b0e      	ldr	r3, [pc, #56]	@ (8006d40 <HAL_InitTick+0x90>)
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	601a      	str	r2, [r3, #0]
 8006d0a:	e00d      	b.n	8006d28 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8006d0c:	230f      	movs	r3, #15
 8006d0e:	18fb      	adds	r3, r7, r3
 8006d10:	2201      	movs	r2, #1
 8006d12:	701a      	strb	r2, [r3, #0]
 8006d14:	e008      	b.n	8006d28 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006d16:	230f      	movs	r3, #15
 8006d18:	18fb      	adds	r3, r7, r3
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	701a      	strb	r2, [r3, #0]
 8006d1e:	e003      	b.n	8006d28 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006d20:	230f      	movs	r3, #15
 8006d22:	18fb      	adds	r3, r7, r3
 8006d24:	2201      	movs	r2, #1
 8006d26:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8006d28:	230f      	movs	r3, #15
 8006d2a:	18fb      	adds	r3, r7, r3
 8006d2c:	781b      	ldrb	r3, [r3, #0]
}
 8006d2e:	0018      	movs	r0, r3
 8006d30:	46bd      	mov	sp, r7
 8006d32:	b005      	add	sp, #20
 8006d34:	bd90      	pop	{r4, r7, pc}
 8006d36:	46c0      	nop			@ (mov r8, r8)
 8006d38:	20000008 	.word	0x20000008
 8006d3c:	20000000 	.word	0x20000000
 8006d40:	20000004 	.word	0x20000004

08006d44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006d48:	4b05      	ldr	r3, [pc, #20]	@ (8006d60 <HAL_IncTick+0x1c>)
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	001a      	movs	r2, r3
 8006d4e:	4b05      	ldr	r3, [pc, #20]	@ (8006d64 <HAL_IncTick+0x20>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	18d2      	adds	r2, r2, r3
 8006d54:	4b03      	ldr	r3, [pc, #12]	@ (8006d64 <HAL_IncTick+0x20>)
 8006d56:	601a      	str	r2, [r3, #0]
}
 8006d58:	46c0      	nop			@ (mov r8, r8)
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	46c0      	nop			@ (mov r8, r8)
 8006d60:	20000008 	.word	0x20000008
 8006d64:	200007d0 	.word	0x200007d0

08006d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8006d6c:	4b02      	ldr	r3, [pc, #8]	@ (8006d78 <HAL_GetTick+0x10>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
}
 8006d70:	0018      	movs	r0, r3
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	46c0      	nop			@ (mov r8, r8)
 8006d78:	200007d0 	.word	0x200007d0

08006d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006d84:	f7ff fff0 	bl	8006d68 <HAL_GetTick>
 8006d88:	0003      	movs	r3, r0
 8006d8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	3301      	adds	r3, #1
 8006d94:	d005      	beq.n	8006da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006d96:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <HAL_Delay+0x44>)
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	001a      	movs	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	189b      	adds	r3, r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006da2:	46c0      	nop			@ (mov r8, r8)
 8006da4:	f7ff ffe0 	bl	8006d68 <HAL_GetTick>
 8006da8:	0002      	movs	r2, r0
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d8f7      	bhi.n	8006da4 <HAL_Delay+0x28>
  {
  }
}
 8006db4:	46c0      	nop			@ (mov r8, r8)
 8006db6:	46c0      	nop			@ (mov r8, r8)
 8006db8:	46bd      	mov	sp, r7
 8006dba:	b004      	add	sp, #16
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	46c0      	nop			@ (mov r8, r8)
 8006dc0:	20000008 	.word	0x20000008

08006dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006dc4:	b590      	push	{r4, r7, lr}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	0002      	movs	r2, r0
 8006dcc:	6039      	str	r1, [r7, #0]
 8006dce:	1dfb      	adds	r3, r7, #7
 8006dd0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006dd2:	1dfb      	adds	r3, r7, #7
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8006dd8:	d828      	bhi.n	8006e2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006dda:	4a2f      	ldr	r2, [pc, #188]	@ (8006e98 <__NVIC_SetPriority+0xd4>)
 8006ddc:	1dfb      	adds	r3, r7, #7
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	b25b      	sxtb	r3, r3
 8006de2:	089b      	lsrs	r3, r3, #2
 8006de4:	33c0      	adds	r3, #192	@ 0xc0
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	589b      	ldr	r3, [r3, r2]
 8006dea:	1dfa      	adds	r2, r7, #7
 8006dec:	7812      	ldrb	r2, [r2, #0]
 8006dee:	0011      	movs	r1, r2
 8006df0:	2203      	movs	r2, #3
 8006df2:	400a      	ands	r2, r1
 8006df4:	00d2      	lsls	r2, r2, #3
 8006df6:	21ff      	movs	r1, #255	@ 0xff
 8006df8:	4091      	lsls	r1, r2
 8006dfa:	000a      	movs	r2, r1
 8006dfc:	43d2      	mvns	r2, r2
 8006dfe:	401a      	ands	r2, r3
 8006e00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	019b      	lsls	r3, r3, #6
 8006e06:	22ff      	movs	r2, #255	@ 0xff
 8006e08:	401a      	ands	r2, r3
 8006e0a:	1dfb      	adds	r3, r7, #7
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	0018      	movs	r0, r3
 8006e10:	2303      	movs	r3, #3
 8006e12:	4003      	ands	r3, r0
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e18:	481f      	ldr	r0, [pc, #124]	@ (8006e98 <__NVIC_SetPriority+0xd4>)
 8006e1a:	1dfb      	adds	r3, r7, #7
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	b25b      	sxtb	r3, r3
 8006e20:	089b      	lsrs	r3, r3, #2
 8006e22:	430a      	orrs	r2, r1
 8006e24:	33c0      	adds	r3, #192	@ 0xc0
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8006e2a:	e031      	b.n	8006e90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006e9c <__NVIC_SetPriority+0xd8>)
 8006e2e:	1dfb      	adds	r3, r7, #7
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	0019      	movs	r1, r3
 8006e34:	230f      	movs	r3, #15
 8006e36:	400b      	ands	r3, r1
 8006e38:	3b08      	subs	r3, #8
 8006e3a:	089b      	lsrs	r3, r3, #2
 8006e3c:	3306      	adds	r3, #6
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	18d3      	adds	r3, r2, r3
 8006e42:	3304      	adds	r3, #4
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	1dfa      	adds	r2, r7, #7
 8006e48:	7812      	ldrb	r2, [r2, #0]
 8006e4a:	0011      	movs	r1, r2
 8006e4c:	2203      	movs	r2, #3
 8006e4e:	400a      	ands	r2, r1
 8006e50:	00d2      	lsls	r2, r2, #3
 8006e52:	21ff      	movs	r1, #255	@ 0xff
 8006e54:	4091      	lsls	r1, r2
 8006e56:	000a      	movs	r2, r1
 8006e58:	43d2      	mvns	r2, r2
 8006e5a:	401a      	ands	r2, r3
 8006e5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	019b      	lsls	r3, r3, #6
 8006e62:	22ff      	movs	r2, #255	@ 0xff
 8006e64:	401a      	ands	r2, r3
 8006e66:	1dfb      	adds	r3, r7, #7
 8006e68:	781b      	ldrb	r3, [r3, #0]
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	4003      	ands	r3, r0
 8006e70:	00db      	lsls	r3, r3, #3
 8006e72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006e74:	4809      	ldr	r0, [pc, #36]	@ (8006e9c <__NVIC_SetPriority+0xd8>)
 8006e76:	1dfb      	adds	r3, r7, #7
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	001c      	movs	r4, r3
 8006e7c:	230f      	movs	r3, #15
 8006e7e:	4023      	ands	r3, r4
 8006e80:	3b08      	subs	r3, #8
 8006e82:	089b      	lsrs	r3, r3, #2
 8006e84:	430a      	orrs	r2, r1
 8006e86:	3306      	adds	r3, #6
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	18c3      	adds	r3, r0, r3
 8006e8c:	3304      	adds	r3, #4
 8006e8e:	601a      	str	r2, [r3, #0]
}
 8006e90:	46c0      	nop			@ (mov r8, r8)
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b003      	add	sp, #12
 8006e96:	bd90      	pop	{r4, r7, pc}
 8006e98:	e000e100 	.word	0xe000e100
 8006e9c:	e000ed00 	.word	0xe000ed00

08006ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	1e5a      	subs	r2, r3, #1
 8006eac:	2380      	movs	r3, #128	@ 0x80
 8006eae:	045b      	lsls	r3, r3, #17
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d301      	bcc.n	8006eb8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e010      	b.n	8006eda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ee4 <SysTick_Config+0x44>)
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	3a01      	subs	r2, #1
 8006ebe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	425b      	negs	r3, r3
 8006ec4:	2103      	movs	r1, #3
 8006ec6:	0018      	movs	r0, r3
 8006ec8:	f7ff ff7c 	bl	8006dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ecc:	4b05      	ldr	r3, [pc, #20]	@ (8006ee4 <SysTick_Config+0x44>)
 8006ece:	2200      	movs	r2, #0
 8006ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ed2:	4b04      	ldr	r3, [pc, #16]	@ (8006ee4 <SysTick_Config+0x44>)
 8006ed4:	2207      	movs	r2, #7
 8006ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	0018      	movs	r0, r3
 8006edc:	46bd      	mov	sp, r7
 8006ede:	b002      	add	sp, #8
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	46c0      	nop			@ (mov r8, r8)
 8006ee4:	e000e010 	.word	0xe000e010

08006ee8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60b9      	str	r1, [r7, #8]
 8006ef0:	607a      	str	r2, [r7, #4]
 8006ef2:	210f      	movs	r1, #15
 8006ef4:	187b      	adds	r3, r7, r1
 8006ef6:	1c02      	adds	r2, r0, #0
 8006ef8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8006efa:	68ba      	ldr	r2, [r7, #8]
 8006efc:	187b      	adds	r3, r7, r1
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	b25b      	sxtb	r3, r3
 8006f02:	0011      	movs	r1, r2
 8006f04:	0018      	movs	r0, r3
 8006f06:	f7ff ff5d 	bl	8006dc4 <__NVIC_SetPriority>
}
 8006f0a:	46c0      	nop			@ (mov r8, r8)
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	b004      	add	sp, #16
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b082      	sub	sp, #8
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f7ff ffbf 	bl	8006ea0 <SysTick_Config>
 8006f22:	0003      	movs	r3, r0
}
 8006f24:	0018      	movs	r0, r3
 8006f26:	46bd      	mov	sp, r7
 8006f28:	b002      	add	sp, #8
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006f36:	2300      	movs	r3, #0
 8006f38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006f3a:	e147      	b.n	80071cc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2101      	movs	r1, #1
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	4091      	lsls	r1, r2
 8006f46:	000a      	movs	r2, r1
 8006f48:	4013      	ands	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d100      	bne.n	8006f54 <HAL_GPIO_Init+0x28>
 8006f52:	e138      	b.n	80071c6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	2203      	movs	r2, #3
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d005      	beq.n	8006f6c <HAL_GPIO_Init+0x40>
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	2203      	movs	r2, #3
 8006f66:	4013      	ands	r3, r2
 8006f68:	2b02      	cmp	r3, #2
 8006f6a:	d130      	bne.n	8006fce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	005b      	lsls	r3, r3, #1
 8006f76:	2203      	movs	r2, #3
 8006f78:	409a      	lsls	r2, r3
 8006f7a:	0013      	movs	r3, r2
 8006f7c:	43da      	mvns	r2, r3
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	4013      	ands	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	68da      	ldr	r2, [r3, #12]
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	005b      	lsls	r3, r3, #1
 8006f8c:	409a      	lsls	r2, r3
 8006f8e:	0013      	movs	r3, r2
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	409a      	lsls	r2, r3
 8006fa8:	0013      	movs	r3, r2
 8006faa:	43da      	mvns	r2, r3
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	4013      	ands	r3, r2
 8006fb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	091b      	lsrs	r3, r3, #4
 8006fb8:	2201      	movs	r2, #1
 8006fba:	401a      	ands	r2, r3
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	409a      	lsls	r2, r3
 8006fc0:	0013      	movs	r3, r2
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	693a      	ldr	r2, [r7, #16]
 8006fcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	2203      	movs	r2, #3
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	2b03      	cmp	r3, #3
 8006fd8:	d017      	beq.n	800700a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	2203      	movs	r2, #3
 8006fe6:	409a      	lsls	r2, r3
 8006fe8:	0013      	movs	r3, r2
 8006fea:	43da      	mvns	r2, r3
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	4013      	ands	r3, r2
 8006ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	689a      	ldr	r2, [r3, #8]
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	409a      	lsls	r2, r3
 8006ffc:	0013      	movs	r3, r2
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	4313      	orrs	r3, r2
 8007002:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	2203      	movs	r2, #3
 8007010:	4013      	ands	r3, r2
 8007012:	2b02      	cmp	r3, #2
 8007014:	d123      	bne.n	800705e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	08da      	lsrs	r2, r3, #3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	3208      	adds	r2, #8
 800701e:	0092      	lsls	r2, r2, #2
 8007020:	58d3      	ldr	r3, [r2, r3]
 8007022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	2207      	movs	r2, #7
 8007028:	4013      	ands	r3, r2
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	220f      	movs	r2, #15
 800702e:	409a      	lsls	r2, r3
 8007030:	0013      	movs	r3, r2
 8007032:	43da      	mvns	r2, r3
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	4013      	ands	r3, r2
 8007038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	691a      	ldr	r2, [r3, #16]
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	2107      	movs	r1, #7
 8007042:	400b      	ands	r3, r1
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	409a      	lsls	r2, r3
 8007048:	0013      	movs	r3, r2
 800704a:	693a      	ldr	r2, [r7, #16]
 800704c:	4313      	orrs	r3, r2
 800704e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	08da      	lsrs	r2, r3, #3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	3208      	adds	r2, #8
 8007058:	0092      	lsls	r2, r2, #2
 800705a:	6939      	ldr	r1, [r7, #16]
 800705c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	2203      	movs	r2, #3
 800706a:	409a      	lsls	r2, r3
 800706c:	0013      	movs	r3, r2
 800706e:	43da      	mvns	r2, r3
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4013      	ands	r3, r2
 8007074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	2203      	movs	r2, #3
 800707c:	401a      	ands	r2, r3
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	005b      	lsls	r3, r3, #1
 8007082:	409a      	lsls	r2, r3
 8007084:	0013      	movs	r3, r2
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	4313      	orrs	r3, r2
 800708a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	693a      	ldr	r2, [r7, #16]
 8007090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	23c0      	movs	r3, #192	@ 0xc0
 8007098:	029b      	lsls	r3, r3, #10
 800709a:	4013      	ands	r3, r2
 800709c:	d100      	bne.n	80070a0 <HAL_GPIO_Init+0x174>
 800709e:	e092      	b.n	80071c6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80070a0:	4a50      	ldr	r2, [pc, #320]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	089b      	lsrs	r3, r3, #2
 80070a6:	3318      	adds	r3, #24
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	589b      	ldr	r3, [r3, r2]
 80070ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	2203      	movs	r2, #3
 80070b2:	4013      	ands	r3, r2
 80070b4:	00db      	lsls	r3, r3, #3
 80070b6:	220f      	movs	r2, #15
 80070b8:	409a      	lsls	r2, r3
 80070ba:	0013      	movs	r3, r2
 80070bc:	43da      	mvns	r2, r3
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	4013      	ands	r3, r2
 80070c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	23a0      	movs	r3, #160	@ 0xa0
 80070c8:	05db      	lsls	r3, r3, #23
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d013      	beq.n	80070f6 <HAL_GPIO_Init+0x1ca>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a45      	ldr	r2, [pc, #276]	@ (80071e8 <HAL_GPIO_Init+0x2bc>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d00d      	beq.n	80070f2 <HAL_GPIO_Init+0x1c6>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a44      	ldr	r2, [pc, #272]	@ (80071ec <HAL_GPIO_Init+0x2c0>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d007      	beq.n	80070ee <HAL_GPIO_Init+0x1c2>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a43      	ldr	r2, [pc, #268]	@ (80071f0 <HAL_GPIO_Init+0x2c4>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d101      	bne.n	80070ea <HAL_GPIO_Init+0x1be>
 80070e6:	2303      	movs	r3, #3
 80070e8:	e006      	b.n	80070f8 <HAL_GPIO_Init+0x1cc>
 80070ea:	2305      	movs	r3, #5
 80070ec:	e004      	b.n	80070f8 <HAL_GPIO_Init+0x1cc>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e002      	b.n	80070f8 <HAL_GPIO_Init+0x1cc>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e000      	b.n	80070f8 <HAL_GPIO_Init+0x1cc>
 80070f6:	2300      	movs	r3, #0
 80070f8:	697a      	ldr	r2, [r7, #20]
 80070fa:	2103      	movs	r1, #3
 80070fc:	400a      	ands	r2, r1
 80070fe:	00d2      	lsls	r2, r2, #3
 8007100:	4093      	lsls	r3, r2
 8007102:	693a      	ldr	r2, [r7, #16]
 8007104:	4313      	orrs	r3, r2
 8007106:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007108:	4936      	ldr	r1, [pc, #216]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	089b      	lsrs	r3, r3, #2
 800710e:	3318      	adds	r3, #24
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	693a      	ldr	r2, [r7, #16]
 8007114:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007116:	4b33      	ldr	r3, [pc, #204]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	43da      	mvns	r2, r3
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	4013      	ands	r3, r2
 8007124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685a      	ldr	r2, [r3, #4]
 800712a:	2380      	movs	r3, #128	@ 0x80
 800712c:	035b      	lsls	r3, r3, #13
 800712e:	4013      	ands	r3, r2
 8007130:	d003      	beq.n	800713a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	4313      	orrs	r3, r2
 8007138:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800713a:	4b2a      	ldr	r3, [pc, #168]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 800713c:	693a      	ldr	r2, [r7, #16]
 800713e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8007140:	4b28      	ldr	r3, [pc, #160]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	43da      	mvns	r2, r3
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	4013      	ands	r3, r2
 800714e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	685a      	ldr	r2, [r3, #4]
 8007154:	2380      	movs	r3, #128	@ 0x80
 8007156:	039b      	lsls	r3, r3, #14
 8007158:	4013      	ands	r3, r2
 800715a:	d003      	beq.n	8007164 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	4313      	orrs	r3, r2
 8007162:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007164:	4b1f      	ldr	r3, [pc, #124]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800716a:	4a1e      	ldr	r2, [pc, #120]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 800716c:	2384      	movs	r3, #132	@ 0x84
 800716e:	58d3      	ldr	r3, [r2, r3]
 8007170:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	43da      	mvns	r2, r3
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	4013      	ands	r3, r2
 800717a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	685a      	ldr	r2, [r3, #4]
 8007180:	2380      	movs	r3, #128	@ 0x80
 8007182:	029b      	lsls	r3, r3, #10
 8007184:	4013      	ands	r3, r2
 8007186:	d003      	beq.n	8007190 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	4313      	orrs	r3, r2
 800718e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007190:	4914      	ldr	r1, [pc, #80]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 8007192:	2284      	movs	r2, #132	@ 0x84
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8007198:	4a12      	ldr	r2, [pc, #72]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 800719a:	2380      	movs	r3, #128	@ 0x80
 800719c:	58d3      	ldr	r3, [r2, r3]
 800719e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	43da      	mvns	r2, r3
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	4013      	ands	r3, r2
 80071a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	2380      	movs	r3, #128	@ 0x80
 80071b0:	025b      	lsls	r3, r3, #9
 80071b2:	4013      	ands	r3, r2
 80071b4:	d003      	beq.n	80071be <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80071be:	4909      	ldr	r1, [pc, #36]	@ (80071e4 <HAL_GPIO_Init+0x2b8>)
 80071c0:	2280      	movs	r2, #128	@ 0x80
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	3301      	adds	r3, #1
 80071ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	40da      	lsrs	r2, r3
 80071d4:	1e13      	subs	r3, r2, #0
 80071d6:	d000      	beq.n	80071da <HAL_GPIO_Init+0x2ae>
 80071d8:	e6b0      	b.n	8006f3c <HAL_GPIO_Init+0x10>
  }
}
 80071da:	46c0      	nop			@ (mov r8, r8)
 80071dc:	46c0      	nop			@ (mov r8, r8)
 80071de:	46bd      	mov	sp, r7
 80071e0:	b006      	add	sp, #24
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	40021800 	.word	0x40021800
 80071e8:	50000400 	.word	0x50000400
 80071ec:	50000800 	.word	0x50000800
 80071f0:	50000c00 	.word	0x50000c00

080071f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	0008      	movs	r0, r1
 80071fe:	0011      	movs	r1, r2
 8007200:	1cbb      	adds	r3, r7, #2
 8007202:	1c02      	adds	r2, r0, #0
 8007204:	801a      	strh	r2, [r3, #0]
 8007206:	1c7b      	adds	r3, r7, #1
 8007208:	1c0a      	adds	r2, r1, #0
 800720a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800720c:	1c7b      	adds	r3, r7, #1
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d004      	beq.n	800721e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007214:	1cbb      	adds	r3, r7, #2
 8007216:	881a      	ldrh	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800721c:	e003      	b.n	8007226 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800721e:	1cbb      	adds	r3, r7, #2
 8007220:	881a      	ldrh	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007226:	46c0      	nop			@ (mov r8, r8)
 8007228:	46bd      	mov	sp, r7
 800722a:	b002      	add	sp, #8
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b082      	sub	sp, #8
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d101      	bne.n	8007242 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e08f      	b.n	8007362 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2241      	movs	r2, #65	@ 0x41
 8007246:	5c9b      	ldrb	r3, [r3, r2]
 8007248:	b2db      	uxtb	r3, r3
 800724a:	2b00      	cmp	r3, #0
 800724c:	d107      	bne.n	800725e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2240      	movs	r2, #64	@ 0x40
 8007252:	2100      	movs	r1, #0
 8007254:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	0018      	movs	r0, r3
 800725a:	f7ff faf5 	bl	8006848 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2241      	movs	r2, #65	@ 0x41
 8007262:	2124      	movs	r1, #36	@ 0x24
 8007264:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2101      	movs	r1, #1
 8007272:	438a      	bics	r2, r1
 8007274:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685a      	ldr	r2, [r3, #4]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	493b      	ldr	r1, [pc, #236]	@ (800736c <HAL_I2C_Init+0x13c>)
 8007280:	400a      	ands	r2, r1
 8007282:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689a      	ldr	r2, [r3, #8]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4938      	ldr	r1, [pc, #224]	@ (8007370 <HAL_I2C_Init+0x140>)
 8007290:	400a      	ands	r2, r1
 8007292:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	2b01      	cmp	r3, #1
 800729a:	d108      	bne.n	80072ae <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	689a      	ldr	r2, [r3, #8]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2180      	movs	r1, #128	@ 0x80
 80072a6:	0209      	lsls	r1, r1, #8
 80072a8:	430a      	orrs	r2, r1
 80072aa:	609a      	str	r2, [r3, #8]
 80072ac:	e007      	b.n	80072be <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	689a      	ldr	r2, [r3, #8]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2184      	movs	r1, #132	@ 0x84
 80072b8:	0209      	lsls	r1, r1, #8
 80072ba:	430a      	orrs	r2, r1
 80072bc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	d109      	bne.n	80072da <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2180      	movs	r1, #128	@ 0x80
 80072d2:	0109      	lsls	r1, r1, #4
 80072d4:	430a      	orrs	r2, r1
 80072d6:	605a      	str	r2, [r3, #4]
 80072d8:	e007      	b.n	80072ea <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	685a      	ldr	r2, [r3, #4]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4923      	ldr	r1, [pc, #140]	@ (8007374 <HAL_I2C_Init+0x144>)
 80072e6:	400a      	ands	r2, r1
 80072e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4920      	ldr	r1, [pc, #128]	@ (8007378 <HAL_I2C_Init+0x148>)
 80072f6:	430a      	orrs	r2, r1
 80072f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68da      	ldr	r2, [r3, #12]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	491a      	ldr	r1, [pc, #104]	@ (8007370 <HAL_I2C_Init+0x140>)
 8007306:	400a      	ands	r2, r1
 8007308:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	691a      	ldr	r2, [r3, #16]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	695b      	ldr	r3, [r3, #20]
 8007312:	431a      	orrs	r2, r3
 8007314:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	430a      	orrs	r2, r1
 8007322:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	69d9      	ldr	r1, [r3, #28]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a1a      	ldr	r2, [r3, #32]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	430a      	orrs	r2, r1
 8007332:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2101      	movs	r1, #1
 8007340:	430a      	orrs	r2, r1
 8007342:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2241      	movs	r2, #65	@ 0x41
 800734e:	2120      	movs	r1, #32
 8007350:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2242      	movs	r2, #66	@ 0x42
 800735c:	2100      	movs	r1, #0
 800735e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	0018      	movs	r0, r3
 8007364:	46bd      	mov	sp, r7
 8007366:	b002      	add	sp, #8
 8007368:	bd80      	pop	{r7, pc}
 800736a:	46c0      	nop			@ (mov r8, r8)
 800736c:	f0ffffff 	.word	0xf0ffffff
 8007370:	ffff7fff 	.word	0xffff7fff
 8007374:	fffff7ff 	.word	0xfffff7ff
 8007378:	02008000 	.word	0x02008000

0800737c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800737c:	b590      	push	{r4, r7, lr}
 800737e:	b089      	sub	sp, #36	@ 0x24
 8007380:	af02      	add	r7, sp, #8
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	000c      	movs	r4, r1
 8007386:	0010      	movs	r0, r2
 8007388:	0019      	movs	r1, r3
 800738a:	230a      	movs	r3, #10
 800738c:	18fb      	adds	r3, r7, r3
 800738e:	1c22      	adds	r2, r4, #0
 8007390:	801a      	strh	r2, [r3, #0]
 8007392:	2308      	movs	r3, #8
 8007394:	18fb      	adds	r3, r7, r3
 8007396:	1c02      	adds	r2, r0, #0
 8007398:	801a      	strh	r2, [r3, #0]
 800739a:	1dbb      	adds	r3, r7, #6
 800739c:	1c0a      	adds	r2, r1, #0
 800739e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2241      	movs	r2, #65	@ 0x41
 80073a4:	5c9b      	ldrb	r3, [r3, r2]
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	2b20      	cmp	r3, #32
 80073aa:	d000      	beq.n	80073ae <HAL_I2C_Mem_Write+0x32>
 80073ac:	e10c      	b.n	80075c8 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80073ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d004      	beq.n	80073be <HAL_I2C_Mem_Write+0x42>
 80073b4:	232c      	movs	r3, #44	@ 0x2c
 80073b6:	18fb      	adds	r3, r7, r3
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d105      	bne.n	80073ca <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2280      	movs	r2, #128	@ 0x80
 80073c2:	0092      	lsls	r2, r2, #2
 80073c4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e0ff      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2240      	movs	r2, #64	@ 0x40
 80073ce:	5c9b      	ldrb	r3, [r3, r2]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d101      	bne.n	80073d8 <HAL_I2C_Mem_Write+0x5c>
 80073d4:	2302      	movs	r3, #2
 80073d6:	e0f8      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2240      	movs	r2, #64	@ 0x40
 80073dc:	2101      	movs	r1, #1
 80073de:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80073e0:	f7ff fcc2 	bl	8006d68 <HAL_GetTick>
 80073e4:	0003      	movs	r3, r0
 80073e6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073e8:	2380      	movs	r3, #128	@ 0x80
 80073ea:	0219      	lsls	r1, r3, #8
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	9300      	str	r3, [sp, #0]
 80073f2:	2319      	movs	r3, #25
 80073f4:	2201      	movs	r2, #1
 80073f6:	f000 fb0b 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 80073fa:	1e03      	subs	r3, r0, #0
 80073fc:	d001      	beq.n	8007402 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e0e3      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2241      	movs	r2, #65	@ 0x41
 8007406:	2121      	movs	r1, #33	@ 0x21
 8007408:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2242      	movs	r2, #66	@ 0x42
 800740e:	2140      	movs	r1, #64	@ 0x40
 8007410:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2200      	movs	r2, #0
 8007416:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800741c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	222c      	movs	r2, #44	@ 0x2c
 8007422:	18ba      	adds	r2, r7, r2
 8007424:	8812      	ldrh	r2, [r2, #0]
 8007426:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800742e:	1dbb      	adds	r3, r7, #6
 8007430:	881c      	ldrh	r4, [r3, #0]
 8007432:	2308      	movs	r3, #8
 8007434:	18fb      	adds	r3, r7, r3
 8007436:	881a      	ldrh	r2, [r3, #0]
 8007438:	230a      	movs	r3, #10
 800743a:	18fb      	adds	r3, r7, r3
 800743c:	8819      	ldrh	r1, [r3, #0]
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	9301      	str	r3, [sp, #4]
 8007444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	0023      	movs	r3, r4
 800744a:	f000 f9f9 	bl	8007840 <I2C_RequestMemoryWrite>
 800744e:	1e03      	subs	r3, r0, #0
 8007450:	d005      	beq.n	800745e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2240      	movs	r2, #64	@ 0x40
 8007456:	2100      	movs	r1, #0
 8007458:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	e0b5      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007462:	b29b      	uxth	r3, r3
 8007464:	2bff      	cmp	r3, #255	@ 0xff
 8007466:	d911      	bls.n	800748c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	22ff      	movs	r2, #255	@ 0xff
 800746c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007472:	b2da      	uxtb	r2, r3
 8007474:	2380      	movs	r3, #128	@ 0x80
 8007476:	045c      	lsls	r4, r3, #17
 8007478:	230a      	movs	r3, #10
 800747a:	18fb      	adds	r3, r7, r3
 800747c:	8819      	ldrh	r1, [r3, #0]
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	2300      	movs	r3, #0
 8007482:	9300      	str	r3, [sp, #0]
 8007484:	0023      	movs	r3, r4
 8007486:	f000 fc9d 	bl	8007dc4 <I2C_TransferConfig>
 800748a:	e012      	b.n	80074b2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007490:	b29a      	uxth	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800749a:	b2da      	uxtb	r2, r3
 800749c:	2380      	movs	r3, #128	@ 0x80
 800749e:	049c      	lsls	r4, r3, #18
 80074a0:	230a      	movs	r3, #10
 80074a2:	18fb      	adds	r3, r7, r3
 80074a4:	8819      	ldrh	r1, [r3, #0]
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	2300      	movs	r3, #0
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	0023      	movs	r3, r4
 80074ae:	f000 fc89 	bl	8007dc4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074b2:	697a      	ldr	r2, [r7, #20]
 80074b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	0018      	movs	r0, r3
 80074ba:	f000 fb01 	bl	8007ac0 <I2C_WaitOnTXISFlagUntilTimeout>
 80074be:	1e03      	subs	r3, r0, #0
 80074c0:	d001      	beq.n	80074c6 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e081      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ca:	781a      	ldrb	r2, [r3, #0]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d6:	1c5a      	adds	r2, r3, #1
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074e0:	b29b      	uxth	r3, r3
 80074e2:	3b01      	subs	r3, #1
 80074e4:	b29a      	uxth	r2, r3
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074ee:	3b01      	subs	r3, #1
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d03a      	beq.n	8007576 <HAL_I2C_Mem_Write+0x1fa>
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007504:	2b00      	cmp	r3, #0
 8007506:	d136      	bne.n	8007576 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	0013      	movs	r3, r2
 8007512:	2200      	movs	r2, #0
 8007514:	2180      	movs	r1, #128	@ 0x80
 8007516:	f000 fa7b 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 800751a:	1e03      	subs	r3, r0, #0
 800751c:	d001      	beq.n	8007522 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	e053      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007526:	b29b      	uxth	r3, r3
 8007528:	2bff      	cmp	r3, #255	@ 0xff
 800752a:	d911      	bls.n	8007550 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	22ff      	movs	r2, #255	@ 0xff
 8007530:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007536:	b2da      	uxtb	r2, r3
 8007538:	2380      	movs	r3, #128	@ 0x80
 800753a:	045c      	lsls	r4, r3, #17
 800753c:	230a      	movs	r3, #10
 800753e:	18fb      	adds	r3, r7, r3
 8007540:	8819      	ldrh	r1, [r3, #0]
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	2300      	movs	r3, #0
 8007546:	9300      	str	r3, [sp, #0]
 8007548:	0023      	movs	r3, r4
 800754a:	f000 fc3b 	bl	8007dc4 <I2C_TransferConfig>
 800754e:	e012      	b.n	8007576 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007554:	b29a      	uxth	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800755e:	b2da      	uxtb	r2, r3
 8007560:	2380      	movs	r3, #128	@ 0x80
 8007562:	049c      	lsls	r4, r3, #18
 8007564:	230a      	movs	r3, #10
 8007566:	18fb      	adds	r3, r7, r3
 8007568:	8819      	ldrh	r1, [r3, #0]
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	2300      	movs	r3, #0
 800756e:	9300      	str	r3, [sp, #0]
 8007570:	0023      	movs	r3, r4
 8007572:	f000 fc27 	bl	8007dc4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800757a:	b29b      	uxth	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d198      	bne.n	80074b2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	0018      	movs	r0, r3
 8007588:	f000 fae0 	bl	8007b4c <I2C_WaitOnSTOPFlagUntilTimeout>
 800758c:	1e03      	subs	r3, r0, #0
 800758e:	d001      	beq.n	8007594 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e01a      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2220      	movs	r2, #32
 800759a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	490b      	ldr	r1, [pc, #44]	@ (80075d4 <HAL_I2C_Mem_Write+0x258>)
 80075a8:	400a      	ands	r2, r1
 80075aa:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2241      	movs	r2, #65	@ 0x41
 80075b0:	2120      	movs	r1, #32
 80075b2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2242      	movs	r2, #66	@ 0x42
 80075b8:	2100      	movs	r1, #0
 80075ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2240      	movs	r2, #64	@ 0x40
 80075c0:	2100      	movs	r1, #0
 80075c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80075c4:	2300      	movs	r3, #0
 80075c6:	e000      	b.n	80075ca <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80075c8:	2302      	movs	r3, #2
  }
}
 80075ca:	0018      	movs	r0, r3
 80075cc:	46bd      	mov	sp, r7
 80075ce:	b007      	add	sp, #28
 80075d0:	bd90      	pop	{r4, r7, pc}
 80075d2:	46c0      	nop			@ (mov r8, r8)
 80075d4:	fe00e800 	.word	0xfe00e800

080075d8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075d8:	b590      	push	{r4, r7, lr}
 80075da:	b089      	sub	sp, #36	@ 0x24
 80075dc:	af02      	add	r7, sp, #8
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	000c      	movs	r4, r1
 80075e2:	0010      	movs	r0, r2
 80075e4:	0019      	movs	r1, r3
 80075e6:	230a      	movs	r3, #10
 80075e8:	18fb      	adds	r3, r7, r3
 80075ea:	1c22      	adds	r2, r4, #0
 80075ec:	801a      	strh	r2, [r3, #0]
 80075ee:	2308      	movs	r3, #8
 80075f0:	18fb      	adds	r3, r7, r3
 80075f2:	1c02      	adds	r2, r0, #0
 80075f4:	801a      	strh	r2, [r3, #0]
 80075f6:	1dbb      	adds	r3, r7, #6
 80075f8:	1c0a      	adds	r2, r1, #0
 80075fa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2241      	movs	r2, #65	@ 0x41
 8007600:	5c9b      	ldrb	r3, [r3, r2]
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b20      	cmp	r3, #32
 8007606:	d000      	beq.n	800760a <HAL_I2C_Mem_Read+0x32>
 8007608:	e110      	b.n	800782c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800760a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760c:	2b00      	cmp	r3, #0
 800760e:	d004      	beq.n	800761a <HAL_I2C_Mem_Read+0x42>
 8007610:	232c      	movs	r3, #44	@ 0x2c
 8007612:	18fb      	adds	r3, r7, r3
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d105      	bne.n	8007626 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2280      	movs	r2, #128	@ 0x80
 800761e:	0092      	lsls	r2, r2, #2
 8007620:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e103      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2240      	movs	r2, #64	@ 0x40
 800762a:	5c9b      	ldrb	r3, [r3, r2]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d101      	bne.n	8007634 <HAL_I2C_Mem_Read+0x5c>
 8007630:	2302      	movs	r3, #2
 8007632:	e0fc      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2240      	movs	r2, #64	@ 0x40
 8007638:	2101      	movs	r1, #1
 800763a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800763c:	f7ff fb94 	bl	8006d68 <HAL_GetTick>
 8007640:	0003      	movs	r3, r0
 8007642:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007644:	2380      	movs	r3, #128	@ 0x80
 8007646:	0219      	lsls	r1, r3, #8
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	2319      	movs	r3, #25
 8007650:	2201      	movs	r2, #1
 8007652:	f000 f9dd 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 8007656:	1e03      	subs	r3, r0, #0
 8007658:	d001      	beq.n	800765e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e0e7      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2241      	movs	r2, #65	@ 0x41
 8007662:	2122      	movs	r1, #34	@ 0x22
 8007664:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2242      	movs	r2, #66	@ 0x42
 800766a:	2140      	movs	r1, #64	@ 0x40
 800766c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007678:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	222c      	movs	r2, #44	@ 0x2c
 800767e:	18ba      	adds	r2, r7, r2
 8007680:	8812      	ldrh	r2, [r2, #0]
 8007682:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800768a:	1dbb      	adds	r3, r7, #6
 800768c:	881c      	ldrh	r4, [r3, #0]
 800768e:	2308      	movs	r3, #8
 8007690:	18fb      	adds	r3, r7, r3
 8007692:	881a      	ldrh	r2, [r3, #0]
 8007694:	230a      	movs	r3, #10
 8007696:	18fb      	adds	r3, r7, r3
 8007698:	8819      	ldrh	r1, [r3, #0]
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	9301      	str	r3, [sp, #4]
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	9300      	str	r3, [sp, #0]
 80076a4:	0023      	movs	r3, r4
 80076a6:	f000 f92f 	bl	8007908 <I2C_RequestMemoryRead>
 80076aa:	1e03      	subs	r3, r0, #0
 80076ac:	d005      	beq.n	80076ba <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2240      	movs	r2, #64	@ 0x40
 80076b2:	2100      	movs	r1, #0
 80076b4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e0b9      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076be:	b29b      	uxth	r3, r3
 80076c0:	2bff      	cmp	r3, #255	@ 0xff
 80076c2:	d911      	bls.n	80076e8 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	22ff      	movs	r2, #255	@ 0xff
 80076c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076ce:	b2da      	uxtb	r2, r3
 80076d0:	2380      	movs	r3, #128	@ 0x80
 80076d2:	045c      	lsls	r4, r3, #17
 80076d4:	230a      	movs	r3, #10
 80076d6:	18fb      	adds	r3, r7, r3
 80076d8:	8819      	ldrh	r1, [r3, #0]
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	4b56      	ldr	r3, [pc, #344]	@ (8007838 <HAL_I2C_Mem_Read+0x260>)
 80076de:	9300      	str	r3, [sp, #0]
 80076e0:	0023      	movs	r3, r4
 80076e2:	f000 fb6f 	bl	8007dc4 <I2C_TransferConfig>
 80076e6:	e012      	b.n	800770e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076f6:	b2da      	uxtb	r2, r3
 80076f8:	2380      	movs	r3, #128	@ 0x80
 80076fa:	049c      	lsls	r4, r3, #18
 80076fc:	230a      	movs	r3, #10
 80076fe:	18fb      	adds	r3, r7, r3
 8007700:	8819      	ldrh	r1, [r3, #0]
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	4b4c      	ldr	r3, [pc, #304]	@ (8007838 <HAL_I2C_Mem_Read+0x260>)
 8007706:	9300      	str	r3, [sp, #0]
 8007708:	0023      	movs	r3, r4
 800770a:	f000 fb5b 	bl	8007dc4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800770e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	9300      	str	r3, [sp, #0]
 8007716:	0013      	movs	r3, r2
 8007718:	2200      	movs	r2, #0
 800771a:	2104      	movs	r1, #4
 800771c:	f000 f978 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 8007720:	1e03      	subs	r3, r0, #0
 8007722:	d001      	beq.n	8007728 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e082      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007732:	b2d2      	uxtb	r2, r2
 8007734:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007744:	3b01      	subs	r3, #1
 8007746:	b29a      	uxth	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007750:	b29b      	uxth	r3, r3
 8007752:	3b01      	subs	r3, #1
 8007754:	b29a      	uxth	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800775e:	b29b      	uxth	r3, r3
 8007760:	2b00      	cmp	r3, #0
 8007762:	d03a      	beq.n	80077da <HAL_I2C_Mem_Read+0x202>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007768:	2b00      	cmp	r3, #0
 800776a:	d136      	bne.n	80077da <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800776c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	0013      	movs	r3, r2
 8007776:	2200      	movs	r2, #0
 8007778:	2180      	movs	r1, #128	@ 0x80
 800777a:	f000 f949 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 800777e:	1e03      	subs	r3, r0, #0
 8007780:	d001      	beq.n	8007786 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e053      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800778a:	b29b      	uxth	r3, r3
 800778c:	2bff      	cmp	r3, #255	@ 0xff
 800778e:	d911      	bls.n	80077b4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	22ff      	movs	r2, #255	@ 0xff
 8007794:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800779a:	b2da      	uxtb	r2, r3
 800779c:	2380      	movs	r3, #128	@ 0x80
 800779e:	045c      	lsls	r4, r3, #17
 80077a0:	230a      	movs	r3, #10
 80077a2:	18fb      	adds	r3, r7, r3
 80077a4:	8819      	ldrh	r1, [r3, #0]
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	2300      	movs	r3, #0
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	0023      	movs	r3, r4
 80077ae:	f000 fb09 	bl	8007dc4 <I2C_TransferConfig>
 80077b2:	e012      	b.n	80077da <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c2:	b2da      	uxtb	r2, r3
 80077c4:	2380      	movs	r3, #128	@ 0x80
 80077c6:	049c      	lsls	r4, r3, #18
 80077c8:	230a      	movs	r3, #10
 80077ca:	18fb      	adds	r3, r7, r3
 80077cc:	8819      	ldrh	r1, [r3, #0]
 80077ce:	68f8      	ldr	r0, [r7, #12]
 80077d0:	2300      	movs	r3, #0
 80077d2:	9300      	str	r3, [sp, #0]
 80077d4:	0023      	movs	r3, r4
 80077d6:	f000 faf5 	bl	8007dc4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077de:	b29b      	uxth	r3, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d194      	bne.n	800770e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077e4:	697a      	ldr	r2, [r7, #20]
 80077e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	0018      	movs	r0, r3
 80077ec:	f000 f9ae 	bl	8007b4c <I2C_WaitOnSTOPFlagUntilTimeout>
 80077f0:	1e03      	subs	r3, r0, #0
 80077f2:	d001      	beq.n	80077f8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e01a      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2220      	movs	r2, #32
 80077fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	685a      	ldr	r2, [r3, #4]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	490c      	ldr	r1, [pc, #48]	@ (800783c <HAL_I2C_Mem_Read+0x264>)
 800780c:	400a      	ands	r2, r1
 800780e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2241      	movs	r2, #65	@ 0x41
 8007814:	2120      	movs	r1, #32
 8007816:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2242      	movs	r2, #66	@ 0x42
 800781c:	2100      	movs	r1, #0
 800781e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2240      	movs	r2, #64	@ 0x40
 8007824:	2100      	movs	r1, #0
 8007826:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	e000      	b.n	800782e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800782c:	2302      	movs	r3, #2
  }
}
 800782e:	0018      	movs	r0, r3
 8007830:	46bd      	mov	sp, r7
 8007832:	b007      	add	sp, #28
 8007834:	bd90      	pop	{r4, r7, pc}
 8007836:	46c0      	nop			@ (mov r8, r8)
 8007838:	80002400 	.word	0x80002400
 800783c:	fe00e800 	.word	0xfe00e800

08007840 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007840:	b5b0      	push	{r4, r5, r7, lr}
 8007842:	b086      	sub	sp, #24
 8007844:	af02      	add	r7, sp, #8
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	000c      	movs	r4, r1
 800784a:	0010      	movs	r0, r2
 800784c:	0019      	movs	r1, r3
 800784e:	250a      	movs	r5, #10
 8007850:	197b      	adds	r3, r7, r5
 8007852:	1c22      	adds	r2, r4, #0
 8007854:	801a      	strh	r2, [r3, #0]
 8007856:	2308      	movs	r3, #8
 8007858:	18fb      	adds	r3, r7, r3
 800785a:	1c02      	adds	r2, r0, #0
 800785c:	801a      	strh	r2, [r3, #0]
 800785e:	1dbb      	adds	r3, r7, #6
 8007860:	1c0a      	adds	r2, r1, #0
 8007862:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007864:	1dbb      	adds	r3, r7, #6
 8007866:	881b      	ldrh	r3, [r3, #0]
 8007868:	b2da      	uxtb	r2, r3
 800786a:	2380      	movs	r3, #128	@ 0x80
 800786c:	045c      	lsls	r4, r3, #17
 800786e:	197b      	adds	r3, r7, r5
 8007870:	8819      	ldrh	r1, [r3, #0]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	4b23      	ldr	r3, [pc, #140]	@ (8007904 <I2C_RequestMemoryWrite+0xc4>)
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	0023      	movs	r3, r4
 800787a:	f000 faa3 	bl	8007dc4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800787e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007880:	6a39      	ldr	r1, [r7, #32]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	0018      	movs	r0, r3
 8007886:	f000 f91b 	bl	8007ac0 <I2C_WaitOnTXISFlagUntilTimeout>
 800788a:	1e03      	subs	r3, r0, #0
 800788c:	d001      	beq.n	8007892 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	e033      	b.n	80078fa <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007892:	1dbb      	adds	r3, r7, #6
 8007894:	881b      	ldrh	r3, [r3, #0]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d107      	bne.n	80078aa <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800789a:	2308      	movs	r3, #8
 800789c:	18fb      	adds	r3, r7, r3
 800789e:	881b      	ldrh	r3, [r3, #0]
 80078a0:	b2da      	uxtb	r2, r3
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80078a8:	e019      	b.n	80078de <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80078aa:	2308      	movs	r3, #8
 80078ac:	18fb      	adds	r3, r7, r3
 80078ae:	881b      	ldrh	r3, [r3, #0]
 80078b0:	0a1b      	lsrs	r3, r3, #8
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	b2da      	uxtb	r2, r3
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078be:	6a39      	ldr	r1, [r7, #32]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	0018      	movs	r0, r3
 80078c4:	f000 f8fc 	bl	8007ac0 <I2C_WaitOnTXISFlagUntilTimeout>
 80078c8:	1e03      	subs	r3, r0, #0
 80078ca:	d001      	beq.n	80078d0 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e014      	b.n	80078fa <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078d0:	2308      	movs	r3, #8
 80078d2:	18fb      	adds	r3, r7, r3
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80078de:	6a3a      	ldr	r2, [r7, #32]
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e4:	9300      	str	r3, [sp, #0]
 80078e6:	0013      	movs	r3, r2
 80078e8:	2200      	movs	r2, #0
 80078ea:	2180      	movs	r1, #128	@ 0x80
 80078ec:	f000 f890 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 80078f0:	1e03      	subs	r3, r0, #0
 80078f2:	d001      	beq.n	80078f8 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	e000      	b.n	80078fa <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	0018      	movs	r0, r3
 80078fc:	46bd      	mov	sp, r7
 80078fe:	b004      	add	sp, #16
 8007900:	bdb0      	pop	{r4, r5, r7, pc}
 8007902:	46c0      	nop			@ (mov r8, r8)
 8007904:	80002000 	.word	0x80002000

08007908 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007908:	b5b0      	push	{r4, r5, r7, lr}
 800790a:	b086      	sub	sp, #24
 800790c:	af02      	add	r7, sp, #8
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	000c      	movs	r4, r1
 8007912:	0010      	movs	r0, r2
 8007914:	0019      	movs	r1, r3
 8007916:	250a      	movs	r5, #10
 8007918:	197b      	adds	r3, r7, r5
 800791a:	1c22      	adds	r2, r4, #0
 800791c:	801a      	strh	r2, [r3, #0]
 800791e:	2308      	movs	r3, #8
 8007920:	18fb      	adds	r3, r7, r3
 8007922:	1c02      	adds	r2, r0, #0
 8007924:	801a      	strh	r2, [r3, #0]
 8007926:	1dbb      	adds	r3, r7, #6
 8007928:	1c0a      	adds	r2, r1, #0
 800792a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800792c:	1dbb      	adds	r3, r7, #6
 800792e:	881b      	ldrh	r3, [r3, #0]
 8007930:	b2da      	uxtb	r2, r3
 8007932:	197b      	adds	r3, r7, r5
 8007934:	8819      	ldrh	r1, [r3, #0]
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	4b23      	ldr	r3, [pc, #140]	@ (80079c8 <I2C_RequestMemoryRead+0xc0>)
 800793a:	9300      	str	r3, [sp, #0]
 800793c:	2300      	movs	r3, #0
 800793e:	f000 fa41 	bl	8007dc4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007942:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007944:	6a39      	ldr	r1, [r7, #32]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	0018      	movs	r0, r3
 800794a:	f000 f8b9 	bl	8007ac0 <I2C_WaitOnTXISFlagUntilTimeout>
 800794e:	1e03      	subs	r3, r0, #0
 8007950:	d001      	beq.n	8007956 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e033      	b.n	80079be <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007956:	1dbb      	adds	r3, r7, #6
 8007958:	881b      	ldrh	r3, [r3, #0]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d107      	bne.n	800796e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800795e:	2308      	movs	r3, #8
 8007960:	18fb      	adds	r3, r7, r3
 8007962:	881b      	ldrh	r3, [r3, #0]
 8007964:	b2da      	uxtb	r2, r3
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	629a      	str	r2, [r3, #40]	@ 0x28
 800796c:	e019      	b.n	80079a2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800796e:	2308      	movs	r3, #8
 8007970:	18fb      	adds	r3, r7, r3
 8007972:	881b      	ldrh	r3, [r3, #0]
 8007974:	0a1b      	lsrs	r3, r3, #8
 8007976:	b29b      	uxth	r3, r3
 8007978:	b2da      	uxtb	r2, r3
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007982:	6a39      	ldr	r1, [r7, #32]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	0018      	movs	r0, r3
 8007988:	f000 f89a 	bl	8007ac0 <I2C_WaitOnTXISFlagUntilTimeout>
 800798c:	1e03      	subs	r3, r0, #0
 800798e:	d001      	beq.n	8007994 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e014      	b.n	80079be <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007994:	2308      	movs	r3, #8
 8007996:	18fb      	adds	r3, r7, r3
 8007998:	881b      	ldrh	r3, [r3, #0]
 800799a:	b2da      	uxtb	r2, r3
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80079a2:	6a3a      	ldr	r2, [r7, #32]
 80079a4:	68f8      	ldr	r0, [r7, #12]
 80079a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	0013      	movs	r3, r2
 80079ac:	2200      	movs	r2, #0
 80079ae:	2140      	movs	r1, #64	@ 0x40
 80079b0:	f000 f82e 	bl	8007a10 <I2C_WaitOnFlagUntilTimeout>
 80079b4:	1e03      	subs	r3, r0, #0
 80079b6:	d001      	beq.n	80079bc <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80079b8:	2301      	movs	r3, #1
 80079ba:	e000      	b.n	80079be <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	0018      	movs	r0, r3
 80079c0:	46bd      	mov	sp, r7
 80079c2:	b004      	add	sp, #16
 80079c4:	bdb0      	pop	{r4, r5, r7, pc}
 80079c6:	46c0      	nop			@ (mov r8, r8)
 80079c8:	80002000 	.word	0x80002000

080079cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	2202      	movs	r2, #2
 80079dc:	4013      	ands	r3, r2
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d103      	bne.n	80079ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	2200      	movs	r2, #0
 80079e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	2201      	movs	r2, #1
 80079f2:	4013      	ands	r3, r2
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d007      	beq.n	8007a08 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	699a      	ldr	r2, [r3, #24]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2101      	movs	r1, #1
 8007a04:	430a      	orrs	r2, r1
 8007a06:	619a      	str	r2, [r3, #24]
  }
}
 8007a08:	46c0      	nop			@ (mov r8, r8)
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	b002      	add	sp, #8
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b084      	sub	sp, #16
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	1dfb      	adds	r3, r7, #7
 8007a1e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a20:	e03a      	b.n	8007a98 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a22:	69ba      	ldr	r2, [r7, #24]
 8007a24:	6839      	ldr	r1, [r7, #0]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	0018      	movs	r0, r3
 8007a2a:	f000 f8d3 	bl	8007bd4 <I2C_IsErrorOccurred>
 8007a2e:	1e03      	subs	r3, r0, #0
 8007a30:	d001      	beq.n	8007a36 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e040      	b.n	8007ab8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	3301      	adds	r3, #1
 8007a3a:	d02d      	beq.n	8007a98 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a3c:	f7ff f994 	bl	8006d68 <HAL_GetTick>
 8007a40:	0002      	movs	r2, r0
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d302      	bcc.n	8007a52 <I2C_WaitOnFlagUntilTimeout+0x42>
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d122      	bne.n	8007a98 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	425a      	negs	r2, r3
 8007a62:	4153      	adcs	r3, r2
 8007a64:	b2db      	uxtb	r3, r3
 8007a66:	001a      	movs	r2, r3
 8007a68:	1dfb      	adds	r3, r7, #7
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d113      	bne.n	8007a98 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a74:	2220      	movs	r2, #32
 8007a76:	431a      	orrs	r2, r3
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2241      	movs	r2, #65	@ 0x41
 8007a80:	2120      	movs	r1, #32
 8007a82:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2242      	movs	r2, #66	@ 0x42
 8007a88:	2100      	movs	r1, #0
 8007a8a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2240      	movs	r2, #64	@ 0x40
 8007a90:	2100      	movs	r1, #0
 8007a92:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e00f      	b.n	8007ab8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	699b      	ldr	r3, [r3, #24]
 8007a9e:	68ba      	ldr	r2, [r7, #8]
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	425a      	negs	r2, r3
 8007aa8:	4153      	adcs	r3, r2
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	001a      	movs	r2, r3
 8007aae:	1dfb      	adds	r3, r7, #7
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d0b5      	beq.n	8007a22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	0018      	movs	r0, r3
 8007aba:	46bd      	mov	sp, r7
 8007abc:	b004      	add	sp, #16
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007acc:	e032      	b.n	8007b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	68b9      	ldr	r1, [r7, #8]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	0018      	movs	r0, r3
 8007ad6:	f000 f87d 	bl	8007bd4 <I2C_IsErrorOccurred>
 8007ada:	1e03      	subs	r3, r0, #0
 8007adc:	d001      	beq.n	8007ae2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e030      	b.n	8007b44 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	d025      	beq.n	8007b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ae8:	f7ff f93e 	bl	8006d68 <HAL_GetTick>
 8007aec:	0002      	movs	r2, r0
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d302      	bcc.n	8007afe <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d11a      	bne.n	8007b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	699b      	ldr	r3, [r3, #24]
 8007b04:	2202      	movs	r2, #2
 8007b06:	4013      	ands	r3, r2
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d013      	beq.n	8007b34 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b10:	2220      	movs	r2, #32
 8007b12:	431a      	orrs	r2, r3
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2241      	movs	r2, #65	@ 0x41
 8007b1c:	2120      	movs	r1, #32
 8007b1e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2242      	movs	r2, #66	@ 0x42
 8007b24:	2100      	movs	r1, #0
 8007b26:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2240      	movs	r2, #64	@ 0x40
 8007b2c:	2100      	movs	r1, #0
 8007b2e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e007      	b.n	8007b44 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	699b      	ldr	r3, [r3, #24]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d1c5      	bne.n	8007ace <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	0018      	movs	r0, r3
 8007b46:	46bd      	mov	sp, r7
 8007b48:	b004      	add	sp, #16
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b58:	e02f      	b.n	8007bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	68b9      	ldr	r1, [r7, #8]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	0018      	movs	r0, r3
 8007b62:	f000 f837 	bl	8007bd4 <I2C_IsErrorOccurred>
 8007b66:	1e03      	subs	r3, r0, #0
 8007b68:	d001      	beq.n	8007b6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	e02d      	b.n	8007bca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6e:	f7ff f8fb 	bl	8006d68 <HAL_GetTick>
 8007b72:	0002      	movs	r2, r0
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	1ad3      	subs	r3, r2, r3
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d302      	bcc.n	8007b84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d11a      	bne.n	8007bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	699b      	ldr	r3, [r3, #24]
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	4013      	ands	r3, r2
 8007b8e:	2b20      	cmp	r3, #32
 8007b90:	d013      	beq.n	8007bba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b96:	2220      	movs	r2, #32
 8007b98:	431a      	orrs	r2, r3
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2241      	movs	r2, #65	@ 0x41
 8007ba2:	2120      	movs	r1, #32
 8007ba4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2242      	movs	r2, #66	@ 0x42
 8007baa:	2100      	movs	r1, #0
 8007bac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2240      	movs	r2, #64	@ 0x40
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e007      	b.n	8007bca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	2b20      	cmp	r3, #32
 8007bc6:	d1c8      	bne.n	8007b5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	0018      	movs	r0, r3
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	b004      	add	sp, #16
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b08a      	sub	sp, #40	@ 0x28
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007be0:	2327      	movs	r3, #39	@ 0x27
 8007be2:	18fb      	adds	r3, r7, r3
 8007be4:	2200      	movs	r2, #0
 8007be6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	2210      	movs	r2, #16
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	d100      	bne.n	8007c02 <I2C_IsErrorOccurred+0x2e>
 8007c00:	e079      	b.n	8007cf6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2210      	movs	r2, #16
 8007c08:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007c0a:	e057      	b.n	8007cbc <I2C_IsErrorOccurred+0xe8>
 8007c0c:	2227      	movs	r2, #39	@ 0x27
 8007c0e:	18bb      	adds	r3, r7, r2
 8007c10:	18ba      	adds	r2, r7, r2
 8007c12:	7812      	ldrb	r2, [r2, #0]
 8007c14:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	d04f      	beq.n	8007cbc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007c1c:	f7ff f8a4 	bl	8006d68 <HAL_GetTick>
 8007c20:	0002      	movs	r2, r0
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	1ad3      	subs	r3, r2, r3
 8007c26:	68ba      	ldr	r2, [r7, #8]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d302      	bcc.n	8007c32 <I2C_IsErrorOccurred+0x5e>
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d144      	bne.n	8007cbc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685a      	ldr	r2, [r3, #4]
 8007c38:	2380      	movs	r3, #128	@ 0x80
 8007c3a:	01db      	lsls	r3, r3, #7
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007c40:	2013      	movs	r0, #19
 8007c42:	183b      	adds	r3, r7, r0
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	2142      	movs	r1, #66	@ 0x42
 8007c48:	5c52      	ldrb	r2, [r2, r1]
 8007c4a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	699a      	ldr	r2, [r3, #24]
 8007c52:	2380      	movs	r3, #128	@ 0x80
 8007c54:	021b      	lsls	r3, r3, #8
 8007c56:	401a      	ands	r2, r3
 8007c58:	2380      	movs	r3, #128	@ 0x80
 8007c5a:	021b      	lsls	r3, r3, #8
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d126      	bne.n	8007cae <I2C_IsErrorOccurred+0xda>
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	2380      	movs	r3, #128	@ 0x80
 8007c64:	01db      	lsls	r3, r3, #7
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d021      	beq.n	8007cae <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8007c6a:	183b      	adds	r3, r7, r0
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	2b20      	cmp	r3, #32
 8007c70:	d01d      	beq.n	8007cae <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	685a      	ldr	r2, [r3, #4]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2180      	movs	r1, #128	@ 0x80
 8007c7e:	01c9      	lsls	r1, r1, #7
 8007c80:	430a      	orrs	r2, r1
 8007c82:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007c84:	f7ff f870 	bl	8006d68 <HAL_GetTick>
 8007c88:	0003      	movs	r3, r0
 8007c8a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007c8c:	e00f      	b.n	8007cae <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007c8e:	f7ff f86b 	bl	8006d68 <HAL_GetTick>
 8007c92:	0002      	movs	r2, r0
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	1ad3      	subs	r3, r2, r3
 8007c98:	2b19      	cmp	r3, #25
 8007c9a:	d908      	bls.n	8007cae <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	2220      	movs	r2, #32
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007ca4:	2327      	movs	r3, #39	@ 0x27
 8007ca6:	18fb      	adds	r3, r7, r3
 8007ca8:	2201      	movs	r2, #1
 8007caa:	701a      	strb	r2, [r3, #0]

              break;
 8007cac:	e006      	b.n	8007cbc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	699b      	ldr	r3, [r3, #24]
 8007cb4:	2220      	movs	r2, #32
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	2b20      	cmp	r3, #32
 8007cba:	d1e8      	bne.n	8007c8e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	2b20      	cmp	r3, #32
 8007cc8:	d004      	beq.n	8007cd4 <I2C_IsErrorOccurred+0x100>
 8007cca:	2327      	movs	r3, #39	@ 0x27
 8007ccc:	18fb      	adds	r3, r7, r3
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d09b      	beq.n	8007c0c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007cd4:	2327      	movs	r3, #39	@ 0x27
 8007cd6:	18fb      	adds	r3, r7, r3
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d103      	bne.n	8007ce6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	2204      	movs	r2, #4
 8007cea:	4313      	orrs	r3, r2
 8007cec:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007cee:	2327      	movs	r3, #39	@ 0x27
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007cfe:	69ba      	ldr	r2, [r7, #24]
 8007d00:	2380      	movs	r3, #128	@ 0x80
 8007d02:	005b      	lsls	r3, r3, #1
 8007d04:	4013      	ands	r3, r2
 8007d06:	d00c      	beq.n	8007d22 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007d08:	6a3b      	ldr	r3, [r7, #32]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	2280      	movs	r2, #128	@ 0x80
 8007d16:	0052      	lsls	r2, r2, #1
 8007d18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d1a:	2327      	movs	r3, #39	@ 0x27
 8007d1c:	18fb      	adds	r3, r7, r3
 8007d1e:	2201      	movs	r2, #1
 8007d20:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007d22:	69ba      	ldr	r2, [r7, #24]
 8007d24:	2380      	movs	r3, #128	@ 0x80
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	4013      	ands	r3, r2
 8007d2a:	d00c      	beq.n	8007d46 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	2208      	movs	r2, #8
 8007d30:	4313      	orrs	r3, r2
 8007d32:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2280      	movs	r2, #128	@ 0x80
 8007d3a:	00d2      	lsls	r2, r2, #3
 8007d3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d3e:	2327      	movs	r3, #39	@ 0x27
 8007d40:	18fb      	adds	r3, r7, r3
 8007d42:	2201      	movs	r2, #1
 8007d44:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007d46:	69ba      	ldr	r2, [r7, #24]
 8007d48:	2380      	movs	r3, #128	@ 0x80
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	d00c      	beq.n	8007d6a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007d50:	6a3b      	ldr	r3, [r7, #32]
 8007d52:	2202      	movs	r2, #2
 8007d54:	4313      	orrs	r3, r2
 8007d56:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2280      	movs	r2, #128	@ 0x80
 8007d5e:	0092      	lsls	r2, r2, #2
 8007d60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d62:	2327      	movs	r3, #39	@ 0x27
 8007d64:	18fb      	adds	r3, r7, r3
 8007d66:	2201      	movs	r2, #1
 8007d68:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8007d6a:	2327      	movs	r3, #39	@ 0x27
 8007d6c:	18fb      	adds	r3, r7, r3
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d01d      	beq.n	8007db0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	0018      	movs	r0, r3
 8007d78:	f7ff fe28 	bl	80079cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	685a      	ldr	r2, [r3, #4]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	490e      	ldr	r1, [pc, #56]	@ (8007dc0 <I2C_IsErrorOccurred+0x1ec>)
 8007d88:	400a      	ands	r2, r1
 8007d8a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d90:	6a3b      	ldr	r3, [r7, #32]
 8007d92:	431a      	orrs	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2241      	movs	r2, #65	@ 0x41
 8007d9c:	2120      	movs	r1, #32
 8007d9e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2242      	movs	r2, #66	@ 0x42
 8007da4:	2100      	movs	r1, #0
 8007da6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2240      	movs	r2, #64	@ 0x40
 8007dac:	2100      	movs	r1, #0
 8007dae:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8007db0:	2327      	movs	r3, #39	@ 0x27
 8007db2:	18fb      	adds	r3, r7, r3
 8007db4:	781b      	ldrb	r3, [r3, #0]
}
 8007db6:	0018      	movs	r0, r3
 8007db8:	46bd      	mov	sp, r7
 8007dba:	b00a      	add	sp, #40	@ 0x28
 8007dbc:	bd80      	pop	{r7, pc}
 8007dbe:	46c0      	nop			@ (mov r8, r8)
 8007dc0:	fe00e800 	.word	0xfe00e800

08007dc4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007dc4:	b590      	push	{r4, r7, lr}
 8007dc6:	b087      	sub	sp, #28
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	0008      	movs	r0, r1
 8007dce:	0011      	movs	r1, r2
 8007dd0:	607b      	str	r3, [r7, #4]
 8007dd2:	240a      	movs	r4, #10
 8007dd4:	193b      	adds	r3, r7, r4
 8007dd6:	1c02      	adds	r2, r0, #0
 8007dd8:	801a      	strh	r2, [r3, #0]
 8007dda:	2009      	movs	r0, #9
 8007ddc:	183b      	adds	r3, r7, r0
 8007dde:	1c0a      	adds	r2, r1, #0
 8007de0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007de2:	193b      	adds	r3, r7, r4
 8007de4:	881b      	ldrh	r3, [r3, #0]
 8007de6:	059b      	lsls	r3, r3, #22
 8007de8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007dea:	183b      	adds	r3, r7, r0
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	0419      	lsls	r1, r3, #16
 8007df0:	23ff      	movs	r3, #255	@ 0xff
 8007df2:	041b      	lsls	r3, r3, #16
 8007df4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007df6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	005b      	lsls	r3, r3, #1
 8007e02:	085b      	lsrs	r3, r3, #1
 8007e04:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e0e:	0d51      	lsrs	r1, r2, #21
 8007e10:	2280      	movs	r2, #128	@ 0x80
 8007e12:	00d2      	lsls	r2, r2, #3
 8007e14:	400a      	ands	r2, r1
 8007e16:	4907      	ldr	r1, [pc, #28]	@ (8007e34 <I2C_TransferConfig+0x70>)
 8007e18:	430a      	orrs	r2, r1
 8007e1a:	43d2      	mvns	r2, r2
 8007e1c:	401a      	ands	r2, r3
 8007e1e:	0011      	movs	r1, r2
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007e2a:	46c0      	nop			@ (mov r8, r8)
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	b007      	add	sp, #28
 8007e30:	bd90      	pop	{r4, r7, pc}
 8007e32:	46c0      	nop			@ (mov r8, r8)
 8007e34:	03ff63ff 	.word	0x03ff63ff

08007e38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b082      	sub	sp, #8
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2241      	movs	r2, #65	@ 0x41
 8007e46:	5c9b      	ldrb	r3, [r3, r2]
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b20      	cmp	r3, #32
 8007e4c:	d138      	bne.n	8007ec0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2240      	movs	r2, #64	@ 0x40
 8007e52:	5c9b      	ldrb	r3, [r3, r2]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d101      	bne.n	8007e5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007e58:	2302      	movs	r3, #2
 8007e5a:	e032      	b.n	8007ec2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2240      	movs	r2, #64	@ 0x40
 8007e60:	2101      	movs	r1, #1
 8007e62:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2241      	movs	r2, #65	@ 0x41
 8007e68:	2124      	movs	r1, #36	@ 0x24
 8007e6a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2101      	movs	r1, #1
 8007e78:	438a      	bics	r2, r1
 8007e7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4911      	ldr	r1, [pc, #68]	@ (8007ecc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8007e88:	400a      	ands	r2, r1
 8007e8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6819      	ldr	r1, [r3, #0]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	430a      	orrs	r2, r1
 8007e9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	430a      	orrs	r2, r1
 8007eaa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2241      	movs	r2, #65	@ 0x41
 8007eb0:	2120      	movs	r1, #32
 8007eb2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2240      	movs	r2, #64	@ 0x40
 8007eb8:	2100      	movs	r1, #0
 8007eba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	e000      	b.n	8007ec2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ec0:	2302      	movs	r3, #2
  }
}
 8007ec2:	0018      	movs	r0, r3
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	b002      	add	sp, #8
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	46c0      	nop			@ (mov r8, r8)
 8007ecc:	ffffefff 	.word	0xffffefff

08007ed0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2241      	movs	r2, #65	@ 0x41
 8007ede:	5c9b      	ldrb	r3, [r3, r2]
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	2b20      	cmp	r3, #32
 8007ee4:	d139      	bne.n	8007f5a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2240      	movs	r2, #64	@ 0x40
 8007eea:	5c9b      	ldrb	r3, [r3, r2]
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d101      	bne.n	8007ef4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007ef0:	2302      	movs	r3, #2
 8007ef2:	e033      	b.n	8007f5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2240      	movs	r2, #64	@ 0x40
 8007ef8:	2101      	movs	r1, #1
 8007efa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2241      	movs	r2, #65	@ 0x41
 8007f00:	2124      	movs	r1, #36	@ 0x24
 8007f02:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2101      	movs	r1, #1
 8007f10:	438a      	bics	r2, r1
 8007f12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4a11      	ldr	r2, [pc, #68]	@ (8007f64 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8007f20:	4013      	ands	r3, r2
 8007f22:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	021b      	lsls	r3, r3, #8
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2101      	movs	r1, #1
 8007f42:	430a      	orrs	r2, r1
 8007f44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2241      	movs	r2, #65	@ 0x41
 8007f4a:	2120      	movs	r1, #32
 8007f4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2240      	movs	r2, #64	@ 0x40
 8007f52:	2100      	movs	r1, #0
 8007f54:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	e000      	b.n	8007f5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007f5a:	2302      	movs	r3, #2
  }
}
 8007f5c:	0018      	movs	r0, r3
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	b004      	add	sp, #16
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	fffff0ff 	.word	0xfffff0ff

08007f68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007f70:	4b19      	ldr	r3, [pc, #100]	@ (8007fd8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a19      	ldr	r2, [pc, #100]	@ (8007fdc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007f76:	4013      	ands	r3, r2
 8007f78:	0019      	movs	r1, r3
 8007f7a:	4b17      	ldr	r3, [pc, #92]	@ (8007fd8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007f7c:	687a      	ldr	r2, [r7, #4]
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	2380      	movs	r3, #128	@ 0x80
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d11f      	bne.n	8007fcc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8007f8c:	4b14      	ldr	r3, [pc, #80]	@ (8007fe0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	0013      	movs	r3, r2
 8007f92:	005b      	lsls	r3, r3, #1
 8007f94:	189b      	adds	r3, r3, r2
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	4912      	ldr	r1, [pc, #72]	@ (8007fe4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007f9a:	0018      	movs	r0, r3
 8007f9c:	f7f8 f8d8 	bl	8000150 <__udivsi3>
 8007fa0:	0003      	movs	r3, r0
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007fa6:	e008      	b.n	8007fba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	e001      	b.n	8007fba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e009      	b.n	8007fce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007fba:	4b07      	ldr	r3, [pc, #28]	@ (8007fd8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007fbc:	695a      	ldr	r2, [r3, #20]
 8007fbe:	2380      	movs	r3, #128	@ 0x80
 8007fc0:	00db      	lsls	r3, r3, #3
 8007fc2:	401a      	ands	r2, r3
 8007fc4:	2380      	movs	r3, #128	@ 0x80
 8007fc6:	00db      	lsls	r3, r3, #3
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d0ed      	beq.n	8007fa8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	0018      	movs	r0, r3
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	b004      	add	sp, #16
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	46c0      	nop			@ (mov r8, r8)
 8007fd8:	40007000 	.word	0x40007000
 8007fdc:	fffff9ff 	.word	0xfffff9ff
 8007fe0:	20000000 	.word	0x20000000
 8007fe4:	000f4240 	.word	0x000f4240

08007fe8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8007fec:	4b03      	ldr	r3, [pc, #12]	@ (8007ffc <LL_RCC_GetAPB1Prescaler+0x14>)
 8007fee:	689a      	ldr	r2, [r3, #8]
 8007ff0:	23e0      	movs	r3, #224	@ 0xe0
 8007ff2:	01db      	lsls	r3, r3, #7
 8007ff4:	4013      	ands	r3, r2
}
 8007ff6:	0018      	movs	r0, r3
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40021000 	.word	0x40021000

08008000 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b088      	sub	sp, #32
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e2fe      	b.n	8008610 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2201      	movs	r2, #1
 8008018:	4013      	ands	r3, r2
 800801a:	d100      	bne.n	800801e <HAL_RCC_OscConfig+0x1e>
 800801c:	e07c      	b.n	8008118 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800801e:	4bc3      	ldr	r3, [pc, #780]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	2238      	movs	r2, #56	@ 0x38
 8008024:	4013      	ands	r3, r2
 8008026:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008028:	4bc0      	ldr	r3, [pc, #768]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	2203      	movs	r2, #3
 800802e:	4013      	ands	r3, r2
 8008030:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	2b10      	cmp	r3, #16
 8008036:	d102      	bne.n	800803e <HAL_RCC_OscConfig+0x3e>
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	2b03      	cmp	r3, #3
 800803c:	d002      	beq.n	8008044 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	2b08      	cmp	r3, #8
 8008042:	d10b      	bne.n	800805c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008044:	4bb9      	ldr	r3, [pc, #740]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	2380      	movs	r3, #128	@ 0x80
 800804a:	029b      	lsls	r3, r3, #10
 800804c:	4013      	ands	r3, r2
 800804e:	d062      	beq.n	8008116 <HAL_RCC_OscConfig+0x116>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d15e      	bne.n	8008116 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e2d9      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685a      	ldr	r2, [r3, #4]
 8008060:	2380      	movs	r3, #128	@ 0x80
 8008062:	025b      	lsls	r3, r3, #9
 8008064:	429a      	cmp	r2, r3
 8008066:	d107      	bne.n	8008078 <HAL_RCC_OscConfig+0x78>
 8008068:	4bb0      	ldr	r3, [pc, #704]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	4baf      	ldr	r3, [pc, #700]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800806e:	2180      	movs	r1, #128	@ 0x80
 8008070:	0249      	lsls	r1, r1, #9
 8008072:	430a      	orrs	r2, r1
 8008074:	601a      	str	r2, [r3, #0]
 8008076:	e020      	b.n	80080ba <HAL_RCC_OscConfig+0xba>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	685a      	ldr	r2, [r3, #4]
 800807c:	23a0      	movs	r3, #160	@ 0xa0
 800807e:	02db      	lsls	r3, r3, #11
 8008080:	429a      	cmp	r2, r3
 8008082:	d10e      	bne.n	80080a2 <HAL_RCC_OscConfig+0xa2>
 8008084:	4ba9      	ldr	r3, [pc, #676]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	4ba8      	ldr	r3, [pc, #672]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800808a:	2180      	movs	r1, #128	@ 0x80
 800808c:	02c9      	lsls	r1, r1, #11
 800808e:	430a      	orrs	r2, r1
 8008090:	601a      	str	r2, [r3, #0]
 8008092:	4ba6      	ldr	r3, [pc, #664]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	4ba5      	ldr	r3, [pc, #660]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008098:	2180      	movs	r1, #128	@ 0x80
 800809a:	0249      	lsls	r1, r1, #9
 800809c:	430a      	orrs	r2, r1
 800809e:	601a      	str	r2, [r3, #0]
 80080a0:	e00b      	b.n	80080ba <HAL_RCC_OscConfig+0xba>
 80080a2:	4ba2      	ldr	r3, [pc, #648]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	4ba1      	ldr	r3, [pc, #644]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80080a8:	49a1      	ldr	r1, [pc, #644]	@ (8008330 <HAL_RCC_OscConfig+0x330>)
 80080aa:	400a      	ands	r2, r1
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	4b9f      	ldr	r3, [pc, #636]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	4b9e      	ldr	r3, [pc, #632]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80080b4:	499f      	ldr	r1, [pc, #636]	@ (8008334 <HAL_RCC_OscConfig+0x334>)
 80080b6:	400a      	ands	r2, r1
 80080b8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d014      	beq.n	80080ec <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c2:	f7fe fe51 	bl	8006d68 <HAL_GetTick>
 80080c6:	0003      	movs	r3, r0
 80080c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80080ca:	e008      	b.n	80080de <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80080cc:	f7fe fe4c 	bl	8006d68 <HAL_GetTick>
 80080d0:	0002      	movs	r2, r0
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	2b64      	cmp	r3, #100	@ 0x64
 80080d8:	d901      	bls.n	80080de <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e298      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80080de:	4b93      	ldr	r3, [pc, #588]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	2380      	movs	r3, #128	@ 0x80
 80080e4:	029b      	lsls	r3, r3, #10
 80080e6:	4013      	ands	r3, r2
 80080e8:	d0f0      	beq.n	80080cc <HAL_RCC_OscConfig+0xcc>
 80080ea:	e015      	b.n	8008118 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080ec:	f7fe fe3c 	bl	8006d68 <HAL_GetTick>
 80080f0:	0003      	movs	r3, r0
 80080f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80080f4:	e008      	b.n	8008108 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80080f6:	f7fe fe37 	bl	8006d68 <HAL_GetTick>
 80080fa:	0002      	movs	r2, r0
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	1ad3      	subs	r3, r2, r3
 8008100:	2b64      	cmp	r3, #100	@ 0x64
 8008102:	d901      	bls.n	8008108 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e283      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008108:	4b88      	ldr	r3, [pc, #544]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	2380      	movs	r3, #128	@ 0x80
 800810e:	029b      	lsls	r3, r3, #10
 8008110:	4013      	ands	r3, r2
 8008112:	d1f0      	bne.n	80080f6 <HAL_RCC_OscConfig+0xf6>
 8008114:	e000      	b.n	8008118 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008116:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2202      	movs	r2, #2
 800811e:	4013      	ands	r3, r2
 8008120:	d100      	bne.n	8008124 <HAL_RCC_OscConfig+0x124>
 8008122:	e099      	b.n	8008258 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008124:	4b81      	ldr	r3, [pc, #516]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	2238      	movs	r2, #56	@ 0x38
 800812a:	4013      	ands	r3, r2
 800812c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800812e:	4b7f      	ldr	r3, [pc, #508]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	2203      	movs	r2, #3
 8008134:	4013      	ands	r3, r2
 8008136:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	2b10      	cmp	r3, #16
 800813c:	d102      	bne.n	8008144 <HAL_RCC_OscConfig+0x144>
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2b02      	cmp	r3, #2
 8008142:	d002      	beq.n	800814a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d135      	bne.n	80081b6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800814a:	4b78      	ldr	r3, [pc, #480]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	2380      	movs	r3, #128	@ 0x80
 8008150:	00db      	lsls	r3, r3, #3
 8008152:	4013      	ands	r3, r2
 8008154:	d005      	beq.n	8008162 <HAL_RCC_OscConfig+0x162>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e256      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008162:	4b72      	ldr	r3, [pc, #456]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	4a74      	ldr	r2, [pc, #464]	@ (8008338 <HAL_RCC_OscConfig+0x338>)
 8008168:	4013      	ands	r3, r2
 800816a:	0019      	movs	r1, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	695b      	ldr	r3, [r3, #20]
 8008170:	021a      	lsls	r2, r3, #8
 8008172:	4b6e      	ldr	r3, [pc, #440]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008174:	430a      	orrs	r2, r1
 8008176:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d112      	bne.n	80081a4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800817e:	4b6b      	ldr	r3, [pc, #428]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a6e      	ldr	r2, [pc, #440]	@ (800833c <HAL_RCC_OscConfig+0x33c>)
 8008184:	4013      	ands	r3, r2
 8008186:	0019      	movs	r1, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	691a      	ldr	r2, [r3, #16]
 800818c:	4b67      	ldr	r3, [pc, #412]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800818e:	430a      	orrs	r2, r1
 8008190:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8008192:	4b66      	ldr	r3, [pc, #408]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	0adb      	lsrs	r3, r3, #11
 8008198:	2207      	movs	r2, #7
 800819a:	4013      	ands	r3, r2
 800819c:	4a68      	ldr	r2, [pc, #416]	@ (8008340 <HAL_RCC_OscConfig+0x340>)
 800819e:	40da      	lsrs	r2, r3
 80081a0:	4b68      	ldr	r3, [pc, #416]	@ (8008344 <HAL_RCC_OscConfig+0x344>)
 80081a2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80081a4:	4b68      	ldr	r3, [pc, #416]	@ (8008348 <HAL_RCC_OscConfig+0x348>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	0018      	movs	r0, r3
 80081aa:	f7fe fd81 	bl	8006cb0 <HAL_InitTick>
 80081ae:	1e03      	subs	r3, r0, #0
 80081b0:	d051      	beq.n	8008256 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e22c      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d030      	beq.n	8008220 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80081be:	4b5b      	ldr	r3, [pc, #364]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a5e      	ldr	r2, [pc, #376]	@ (800833c <HAL_RCC_OscConfig+0x33c>)
 80081c4:	4013      	ands	r3, r2
 80081c6:	0019      	movs	r1, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	691a      	ldr	r2, [r3, #16]
 80081cc:	4b57      	ldr	r3, [pc, #348]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80081ce:	430a      	orrs	r2, r1
 80081d0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80081d2:	4b56      	ldr	r3, [pc, #344]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	4b55      	ldr	r3, [pc, #340]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80081d8:	2180      	movs	r1, #128	@ 0x80
 80081da:	0049      	lsls	r1, r1, #1
 80081dc:	430a      	orrs	r2, r1
 80081de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081e0:	f7fe fdc2 	bl	8006d68 <HAL_GetTick>
 80081e4:	0003      	movs	r3, r0
 80081e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081e8:	e008      	b.n	80081fc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081ea:	f7fe fdbd 	bl	8006d68 <HAL_GetTick>
 80081ee:	0002      	movs	r2, r0
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d901      	bls.n	80081fc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80081f8:	2303      	movs	r3, #3
 80081fa:	e209      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081fc:	4b4b      	ldr	r3, [pc, #300]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	2380      	movs	r3, #128	@ 0x80
 8008202:	00db      	lsls	r3, r3, #3
 8008204:	4013      	ands	r3, r2
 8008206:	d0f0      	beq.n	80081ea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008208:	4b48      	ldr	r3, [pc, #288]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	4a4a      	ldr	r2, [pc, #296]	@ (8008338 <HAL_RCC_OscConfig+0x338>)
 800820e:	4013      	ands	r3, r2
 8008210:	0019      	movs	r1, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	021a      	lsls	r2, r3, #8
 8008218:	4b44      	ldr	r3, [pc, #272]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800821a:	430a      	orrs	r2, r1
 800821c:	605a      	str	r2, [r3, #4]
 800821e:	e01b      	b.n	8008258 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8008220:	4b42      	ldr	r3, [pc, #264]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	4b41      	ldr	r3, [pc, #260]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008226:	4949      	ldr	r1, [pc, #292]	@ (800834c <HAL_RCC_OscConfig+0x34c>)
 8008228:	400a      	ands	r2, r1
 800822a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800822c:	f7fe fd9c 	bl	8006d68 <HAL_GetTick>
 8008230:	0003      	movs	r3, r0
 8008232:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008234:	e008      	b.n	8008248 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008236:	f7fe fd97 	bl	8006d68 <HAL_GetTick>
 800823a:	0002      	movs	r2, r0
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	1ad3      	subs	r3, r2, r3
 8008240:	2b02      	cmp	r3, #2
 8008242:	d901      	bls.n	8008248 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008244:	2303      	movs	r3, #3
 8008246:	e1e3      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008248:	4b38      	ldr	r3, [pc, #224]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	2380      	movs	r3, #128	@ 0x80
 800824e:	00db      	lsls	r3, r3, #3
 8008250:	4013      	ands	r3, r2
 8008252:	d1f0      	bne.n	8008236 <HAL_RCC_OscConfig+0x236>
 8008254:	e000      	b.n	8008258 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008256:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2208      	movs	r2, #8
 800825e:	4013      	ands	r3, r2
 8008260:	d047      	beq.n	80082f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008262:	4b32      	ldr	r3, [pc, #200]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008264:	689b      	ldr	r3, [r3, #8]
 8008266:	2238      	movs	r2, #56	@ 0x38
 8008268:	4013      	ands	r3, r2
 800826a:	2b18      	cmp	r3, #24
 800826c:	d10a      	bne.n	8008284 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800826e:	4b2f      	ldr	r3, [pc, #188]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008272:	2202      	movs	r2, #2
 8008274:	4013      	ands	r3, r2
 8008276:	d03c      	beq.n	80082f2 <HAL_RCC_OscConfig+0x2f2>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	699b      	ldr	r3, [r3, #24]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d138      	bne.n	80082f2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e1c5      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	699b      	ldr	r3, [r3, #24]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d019      	beq.n	80082c0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800828c:	4b27      	ldr	r3, [pc, #156]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 800828e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008290:	4b26      	ldr	r3, [pc, #152]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008292:	2101      	movs	r1, #1
 8008294:	430a      	orrs	r2, r1
 8008296:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008298:	f7fe fd66 	bl	8006d68 <HAL_GetTick>
 800829c:	0003      	movs	r3, r0
 800829e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80082a0:	e008      	b.n	80082b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082a2:	f7fe fd61 	bl	8006d68 <HAL_GetTick>
 80082a6:	0002      	movs	r2, r0
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	d901      	bls.n	80082b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e1ad      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80082b4:	4b1d      	ldr	r3, [pc, #116]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80082b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082b8:	2202      	movs	r2, #2
 80082ba:	4013      	ands	r3, r2
 80082bc:	d0f1      	beq.n	80082a2 <HAL_RCC_OscConfig+0x2a2>
 80082be:	e018      	b.n	80082f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80082c0:	4b1a      	ldr	r3, [pc, #104]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80082c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80082c4:	4b19      	ldr	r3, [pc, #100]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80082c6:	2101      	movs	r1, #1
 80082c8:	438a      	bics	r2, r1
 80082ca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082cc:	f7fe fd4c 	bl	8006d68 <HAL_GetTick>
 80082d0:	0003      	movs	r3, r0
 80082d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80082d4:	e008      	b.n	80082e8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082d6:	f7fe fd47 	bl	8006d68 <HAL_GetTick>
 80082da:	0002      	movs	r2, r0
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	1ad3      	subs	r3, r2, r3
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d901      	bls.n	80082e8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80082e4:	2303      	movs	r3, #3
 80082e6:	e193      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80082e8:	4b10      	ldr	r3, [pc, #64]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 80082ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ec:	2202      	movs	r2, #2
 80082ee:	4013      	ands	r3, r2
 80082f0:	d1f1      	bne.n	80082d6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2204      	movs	r2, #4
 80082f8:	4013      	ands	r3, r2
 80082fa:	d100      	bne.n	80082fe <HAL_RCC_OscConfig+0x2fe>
 80082fc:	e0c6      	b.n	800848c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80082fe:	231f      	movs	r3, #31
 8008300:	18fb      	adds	r3, r7, r3
 8008302:	2200      	movs	r2, #0
 8008304:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008306:	4b09      	ldr	r3, [pc, #36]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2238      	movs	r2, #56	@ 0x38
 800830c:	4013      	ands	r3, r2
 800830e:	2b20      	cmp	r3, #32
 8008310:	d11e      	bne.n	8008350 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008312:	4b06      	ldr	r3, [pc, #24]	@ (800832c <HAL_RCC_OscConfig+0x32c>)
 8008314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008316:	2202      	movs	r2, #2
 8008318:	4013      	ands	r3, r2
 800831a:	d100      	bne.n	800831e <HAL_RCC_OscConfig+0x31e>
 800831c:	e0b6      	b.n	800848c <HAL_RCC_OscConfig+0x48c>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d000      	beq.n	8008328 <HAL_RCC_OscConfig+0x328>
 8008326:	e0b1      	b.n	800848c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e171      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
 800832c:	40021000 	.word	0x40021000
 8008330:	fffeffff 	.word	0xfffeffff
 8008334:	fffbffff 	.word	0xfffbffff
 8008338:	ffff80ff 	.word	0xffff80ff
 800833c:	ffffc7ff 	.word	0xffffc7ff
 8008340:	00f42400 	.word	0x00f42400
 8008344:	20000000 	.word	0x20000000
 8008348:	20000004 	.word	0x20000004
 800834c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008350:	4bb1      	ldr	r3, [pc, #708]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008352:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008354:	2380      	movs	r3, #128	@ 0x80
 8008356:	055b      	lsls	r3, r3, #21
 8008358:	4013      	ands	r3, r2
 800835a:	d101      	bne.n	8008360 <HAL_RCC_OscConfig+0x360>
 800835c:	2301      	movs	r3, #1
 800835e:	e000      	b.n	8008362 <HAL_RCC_OscConfig+0x362>
 8008360:	2300      	movs	r3, #0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d011      	beq.n	800838a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008366:	4bac      	ldr	r3, [pc, #688]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008368:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800836a:	4bab      	ldr	r3, [pc, #684]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 800836c:	2180      	movs	r1, #128	@ 0x80
 800836e:	0549      	lsls	r1, r1, #21
 8008370:	430a      	orrs	r2, r1
 8008372:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008374:	4ba8      	ldr	r3, [pc, #672]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008376:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008378:	2380      	movs	r3, #128	@ 0x80
 800837a:	055b      	lsls	r3, r3, #21
 800837c:	4013      	ands	r3, r2
 800837e:	60fb      	str	r3, [r7, #12]
 8008380:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008382:	231f      	movs	r3, #31
 8008384:	18fb      	adds	r3, r7, r3
 8008386:	2201      	movs	r2, #1
 8008388:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800838a:	4ba4      	ldr	r3, [pc, #656]	@ (800861c <HAL_RCC_OscConfig+0x61c>)
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	2380      	movs	r3, #128	@ 0x80
 8008390:	005b      	lsls	r3, r3, #1
 8008392:	4013      	ands	r3, r2
 8008394:	d11a      	bne.n	80083cc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008396:	4ba1      	ldr	r3, [pc, #644]	@ (800861c <HAL_RCC_OscConfig+0x61c>)
 8008398:	681a      	ldr	r2, [r3, #0]
 800839a:	4ba0      	ldr	r3, [pc, #640]	@ (800861c <HAL_RCC_OscConfig+0x61c>)
 800839c:	2180      	movs	r1, #128	@ 0x80
 800839e:	0049      	lsls	r1, r1, #1
 80083a0:	430a      	orrs	r2, r1
 80083a2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80083a4:	f7fe fce0 	bl	8006d68 <HAL_GetTick>
 80083a8:	0003      	movs	r3, r0
 80083aa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083ac:	e008      	b.n	80083c0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083ae:	f7fe fcdb 	bl	8006d68 <HAL_GetTick>
 80083b2:	0002      	movs	r2, r0
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	1ad3      	subs	r3, r2, r3
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d901      	bls.n	80083c0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80083bc:	2303      	movs	r3, #3
 80083be:	e127      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083c0:	4b96      	ldr	r3, [pc, #600]	@ (800861c <HAL_RCC_OscConfig+0x61c>)
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	2380      	movs	r3, #128	@ 0x80
 80083c6:	005b      	lsls	r3, r3, #1
 80083c8:	4013      	ands	r3, r2
 80083ca:	d0f0      	beq.n	80083ae <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	d106      	bne.n	80083e2 <HAL_RCC_OscConfig+0x3e2>
 80083d4:	4b90      	ldr	r3, [pc, #576]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80083d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80083d8:	4b8f      	ldr	r3, [pc, #572]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80083da:	2101      	movs	r1, #1
 80083dc:	430a      	orrs	r2, r1
 80083de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80083e0:	e01c      	b.n	800841c <HAL_RCC_OscConfig+0x41c>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	2b05      	cmp	r3, #5
 80083e8:	d10c      	bne.n	8008404 <HAL_RCC_OscConfig+0x404>
 80083ea:	4b8b      	ldr	r3, [pc, #556]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80083ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80083ee:	4b8a      	ldr	r3, [pc, #552]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80083f0:	2104      	movs	r1, #4
 80083f2:	430a      	orrs	r2, r1
 80083f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80083f6:	4b88      	ldr	r3, [pc, #544]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80083f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80083fa:	4b87      	ldr	r3, [pc, #540]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80083fc:	2101      	movs	r1, #1
 80083fe:	430a      	orrs	r2, r1
 8008400:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008402:	e00b      	b.n	800841c <HAL_RCC_OscConfig+0x41c>
 8008404:	4b84      	ldr	r3, [pc, #528]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008406:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008408:	4b83      	ldr	r3, [pc, #524]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 800840a:	2101      	movs	r1, #1
 800840c:	438a      	bics	r2, r1
 800840e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008410:	4b81      	ldr	r3, [pc, #516]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008412:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008414:	4b80      	ldr	r3, [pc, #512]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008416:	2104      	movs	r1, #4
 8008418:	438a      	bics	r2, r1
 800841a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d014      	beq.n	800844e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008424:	f7fe fca0 	bl	8006d68 <HAL_GetTick>
 8008428:	0003      	movs	r3, r0
 800842a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800842c:	e009      	b.n	8008442 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800842e:	f7fe fc9b 	bl	8006d68 <HAL_GetTick>
 8008432:	0002      	movs	r2, r0
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	1ad3      	subs	r3, r2, r3
 8008438:	4a79      	ldr	r2, [pc, #484]	@ (8008620 <HAL_RCC_OscConfig+0x620>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d901      	bls.n	8008442 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800843e:	2303      	movs	r3, #3
 8008440:	e0e6      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008442:	4b75      	ldr	r3, [pc, #468]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008446:	2202      	movs	r2, #2
 8008448:	4013      	ands	r3, r2
 800844a:	d0f0      	beq.n	800842e <HAL_RCC_OscConfig+0x42e>
 800844c:	e013      	b.n	8008476 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800844e:	f7fe fc8b 	bl	8006d68 <HAL_GetTick>
 8008452:	0003      	movs	r3, r0
 8008454:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008456:	e009      	b.n	800846c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008458:	f7fe fc86 	bl	8006d68 <HAL_GetTick>
 800845c:	0002      	movs	r2, r0
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	1ad3      	subs	r3, r2, r3
 8008462:	4a6f      	ldr	r2, [pc, #444]	@ (8008620 <HAL_RCC_OscConfig+0x620>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d901      	bls.n	800846c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8008468:	2303      	movs	r3, #3
 800846a:	e0d1      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800846c:	4b6a      	ldr	r3, [pc, #424]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 800846e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008470:	2202      	movs	r2, #2
 8008472:	4013      	ands	r3, r2
 8008474:	d1f0      	bne.n	8008458 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008476:	231f      	movs	r3, #31
 8008478:	18fb      	adds	r3, r7, r3
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	2b01      	cmp	r3, #1
 800847e:	d105      	bne.n	800848c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008480:	4b65      	ldr	r3, [pc, #404]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008484:	4b64      	ldr	r3, [pc, #400]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008486:	4967      	ldr	r1, [pc, #412]	@ (8008624 <HAL_RCC_OscConfig+0x624>)
 8008488:	400a      	ands	r2, r1
 800848a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	69db      	ldr	r3, [r3, #28]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d100      	bne.n	8008496 <HAL_RCC_OscConfig+0x496>
 8008494:	e0bb      	b.n	800860e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008496:	4b60      	ldr	r3, [pc, #384]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	2238      	movs	r2, #56	@ 0x38
 800849c:	4013      	ands	r3, r2
 800849e:	2b10      	cmp	r3, #16
 80084a0:	d100      	bne.n	80084a4 <HAL_RCC_OscConfig+0x4a4>
 80084a2:	e07b      	b.n	800859c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	69db      	ldr	r3, [r3, #28]
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d156      	bne.n	800855a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084ac:	4b5a      	ldr	r3, [pc, #360]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	4b59      	ldr	r3, [pc, #356]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80084b2:	495d      	ldr	r1, [pc, #372]	@ (8008628 <HAL_RCC_OscConfig+0x628>)
 80084b4:	400a      	ands	r2, r1
 80084b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084b8:	f7fe fc56 	bl	8006d68 <HAL_GetTick>
 80084bc:	0003      	movs	r3, r0
 80084be:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80084c0:	e008      	b.n	80084d4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084c2:	f7fe fc51 	bl	8006d68 <HAL_GetTick>
 80084c6:	0002      	movs	r2, r0
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	1ad3      	subs	r3, r2, r3
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d901      	bls.n	80084d4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80084d0:	2303      	movs	r3, #3
 80084d2:	e09d      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80084d4:	4b50      	ldr	r3, [pc, #320]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	2380      	movs	r3, #128	@ 0x80
 80084da:	049b      	lsls	r3, r3, #18
 80084dc:	4013      	ands	r3, r2
 80084de:	d1f0      	bne.n	80084c2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80084e0:	4b4d      	ldr	r3, [pc, #308]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	4a51      	ldr	r2, [pc, #324]	@ (800862c <HAL_RCC_OscConfig+0x62c>)
 80084e6:	4013      	ands	r3, r2
 80084e8:	0019      	movs	r1, r3
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a1a      	ldr	r2, [r3, #32]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f2:	431a      	orrs	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f8:	021b      	lsls	r3, r3, #8
 80084fa:	431a      	orrs	r2, r3
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008500:	431a      	orrs	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008506:	431a      	orrs	r2, r3
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800850c:	431a      	orrs	r2, r3
 800850e:	4b42      	ldr	r3, [pc, #264]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008510:	430a      	orrs	r2, r1
 8008512:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008514:	4b40      	ldr	r3, [pc, #256]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	4b3f      	ldr	r3, [pc, #252]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 800851a:	2180      	movs	r1, #128	@ 0x80
 800851c:	0449      	lsls	r1, r1, #17
 800851e:	430a      	orrs	r2, r1
 8008520:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008522:	4b3d      	ldr	r3, [pc, #244]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008524:	68da      	ldr	r2, [r3, #12]
 8008526:	4b3c      	ldr	r3, [pc, #240]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008528:	2180      	movs	r1, #128	@ 0x80
 800852a:	0549      	lsls	r1, r1, #21
 800852c:	430a      	orrs	r2, r1
 800852e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008530:	f7fe fc1a 	bl	8006d68 <HAL_GetTick>
 8008534:	0003      	movs	r3, r0
 8008536:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008538:	e008      	b.n	800854c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800853a:	f7fe fc15 	bl	8006d68 <HAL_GetTick>
 800853e:	0002      	movs	r2, r0
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	2b02      	cmp	r3, #2
 8008546:	d901      	bls.n	800854c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8008548:	2303      	movs	r3, #3
 800854a:	e061      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800854c:	4b32      	ldr	r3, [pc, #200]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	2380      	movs	r3, #128	@ 0x80
 8008552:	049b      	lsls	r3, r3, #18
 8008554:	4013      	ands	r3, r2
 8008556:	d0f0      	beq.n	800853a <HAL_RCC_OscConfig+0x53a>
 8008558:	e059      	b.n	800860e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800855a:	4b2f      	ldr	r3, [pc, #188]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	4b2e      	ldr	r3, [pc, #184]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008560:	4931      	ldr	r1, [pc, #196]	@ (8008628 <HAL_RCC_OscConfig+0x628>)
 8008562:	400a      	ands	r2, r1
 8008564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008566:	f7fe fbff 	bl	8006d68 <HAL_GetTick>
 800856a:	0003      	movs	r3, r0
 800856c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800856e:	e008      	b.n	8008582 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008570:	f7fe fbfa 	bl	8006d68 <HAL_GetTick>
 8008574:	0002      	movs	r2, r0
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	2b02      	cmp	r3, #2
 800857c:	d901      	bls.n	8008582 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800857e:	2303      	movs	r3, #3
 8008580:	e046      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008582:	4b25      	ldr	r3, [pc, #148]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	2380      	movs	r3, #128	@ 0x80
 8008588:	049b      	lsls	r3, r3, #18
 800858a:	4013      	ands	r3, r2
 800858c:	d1f0      	bne.n	8008570 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800858e:	4b22      	ldr	r3, [pc, #136]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	4b21      	ldr	r3, [pc, #132]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 8008594:	4926      	ldr	r1, [pc, #152]	@ (8008630 <HAL_RCC_OscConfig+0x630>)
 8008596:	400a      	ands	r2, r1
 8008598:	60da      	str	r2, [r3, #12]
 800859a:	e038      	b.n	800860e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	69db      	ldr	r3, [r3, #28]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d101      	bne.n	80085a8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e033      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80085a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008618 <HAL_RCC_OscConfig+0x618>)
 80085aa:	68db      	ldr	r3, [r3, #12]
 80085ac:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	2203      	movs	r2, #3
 80085b2:	401a      	ands	r2, r3
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a1b      	ldr	r3, [r3, #32]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d126      	bne.n	800860a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	2270      	movs	r2, #112	@ 0x70
 80085c0:	401a      	ands	r2, r3
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d11f      	bne.n	800860a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	23fe      	movs	r3, #254	@ 0xfe
 80085ce:	01db      	lsls	r3, r3, #7
 80085d0:	401a      	ands	r2, r3
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80085d8:	429a      	cmp	r2, r3
 80085da:	d116      	bne.n	800860a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	23f8      	movs	r3, #248	@ 0xf8
 80085e0:	039b      	lsls	r3, r3, #14
 80085e2:	401a      	ands	r2, r3
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d10e      	bne.n	800860a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80085ec:	697a      	ldr	r2, [r7, #20]
 80085ee:	23e0      	movs	r3, #224	@ 0xe0
 80085f0:	051b      	lsls	r3, r3, #20
 80085f2:	401a      	ands	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d106      	bne.n	800860a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	0f5b      	lsrs	r3, r3, #29
 8008600:	075a      	lsls	r2, r3, #29
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008606:	429a      	cmp	r2, r3
 8008608:	d001      	beq.n	800860e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e000      	b.n	8008610 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	0018      	movs	r0, r3
 8008612:	46bd      	mov	sp, r7
 8008614:	b008      	add	sp, #32
 8008616:	bd80      	pop	{r7, pc}
 8008618:	40021000 	.word	0x40021000
 800861c:	40007000 	.word	0x40007000
 8008620:	00001388 	.word	0x00001388
 8008624:	efffffff 	.word	0xefffffff
 8008628:	feffffff 	.word	0xfeffffff
 800862c:	11c1808c 	.word	0x11c1808c
 8008630:	eefefffc 	.word	0xeefefffc

08008634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e0e9      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008648:	4b76      	ldr	r3, [pc, #472]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2207      	movs	r2, #7
 800864e:	4013      	ands	r3, r2
 8008650:	683a      	ldr	r2, [r7, #0]
 8008652:	429a      	cmp	r2, r3
 8008654:	d91e      	bls.n	8008694 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008656:	4b73      	ldr	r3, [pc, #460]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2207      	movs	r2, #7
 800865c:	4393      	bics	r3, r2
 800865e:	0019      	movs	r1, r3
 8008660:	4b70      	ldr	r3, [pc, #448]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 8008662:	683a      	ldr	r2, [r7, #0]
 8008664:	430a      	orrs	r2, r1
 8008666:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008668:	f7fe fb7e 	bl	8006d68 <HAL_GetTick>
 800866c:	0003      	movs	r3, r0
 800866e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008670:	e009      	b.n	8008686 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008672:	f7fe fb79 	bl	8006d68 <HAL_GetTick>
 8008676:	0002      	movs	r2, r0
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	4a6a      	ldr	r2, [pc, #424]	@ (8008828 <HAL_RCC_ClockConfig+0x1f4>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d901      	bls.n	8008686 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008682:	2303      	movs	r3, #3
 8008684:	e0ca      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008686:	4b67      	ldr	r3, [pc, #412]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2207      	movs	r2, #7
 800868c:	4013      	ands	r3, r2
 800868e:	683a      	ldr	r2, [r7, #0]
 8008690:	429a      	cmp	r2, r3
 8008692:	d1ee      	bne.n	8008672 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2202      	movs	r2, #2
 800869a:	4013      	ands	r3, r2
 800869c:	d015      	beq.n	80086ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2204      	movs	r2, #4
 80086a4:	4013      	ands	r3, r2
 80086a6:	d006      	beq.n	80086b6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80086a8:	4b60      	ldr	r3, [pc, #384]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80086aa:	689a      	ldr	r2, [r3, #8]
 80086ac:	4b5f      	ldr	r3, [pc, #380]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80086ae:	21e0      	movs	r1, #224	@ 0xe0
 80086b0:	01c9      	lsls	r1, r1, #7
 80086b2:	430a      	orrs	r2, r1
 80086b4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086b6:	4b5d      	ldr	r3, [pc, #372]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	4a5d      	ldr	r2, [pc, #372]	@ (8008830 <HAL_RCC_ClockConfig+0x1fc>)
 80086bc:	4013      	ands	r3, r2
 80086be:	0019      	movs	r1, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	689a      	ldr	r2, [r3, #8]
 80086c4:	4b59      	ldr	r3, [pc, #356]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80086c6:	430a      	orrs	r2, r1
 80086c8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2201      	movs	r2, #1
 80086d0:	4013      	ands	r3, r2
 80086d2:	d057      	beq.n	8008784 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d107      	bne.n	80086ec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80086dc:	4b53      	ldr	r3, [pc, #332]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	2380      	movs	r3, #128	@ 0x80
 80086e2:	029b      	lsls	r3, r3, #10
 80086e4:	4013      	ands	r3, r2
 80086e6:	d12b      	bne.n	8008740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	e097      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d107      	bne.n	8008704 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80086f4:	4b4d      	ldr	r3, [pc, #308]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	2380      	movs	r3, #128	@ 0x80
 80086fa:	049b      	lsls	r3, r3, #18
 80086fc:	4013      	ands	r3, r2
 80086fe:	d11f      	bne.n	8008740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e08b      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d107      	bne.n	800871c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800870c:	4b47      	ldr	r3, [pc, #284]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	2380      	movs	r3, #128	@ 0x80
 8008712:	00db      	lsls	r3, r3, #3
 8008714:	4013      	ands	r3, r2
 8008716:	d113      	bne.n	8008740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	e07f      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	2b03      	cmp	r3, #3
 8008722:	d106      	bne.n	8008732 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008724:	4b41      	ldr	r3, [pc, #260]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 8008726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008728:	2202      	movs	r2, #2
 800872a:	4013      	ands	r3, r2
 800872c:	d108      	bne.n	8008740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e074      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008732:	4b3e      	ldr	r3, [pc, #248]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 8008734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008736:	2202      	movs	r2, #2
 8008738:	4013      	ands	r3, r2
 800873a:	d101      	bne.n	8008740 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e06d      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008740:	4b3a      	ldr	r3, [pc, #232]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	2207      	movs	r2, #7
 8008746:	4393      	bics	r3, r2
 8008748:	0019      	movs	r1, r3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685a      	ldr	r2, [r3, #4]
 800874e:	4b37      	ldr	r3, [pc, #220]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 8008750:	430a      	orrs	r2, r1
 8008752:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008754:	f7fe fb08 	bl	8006d68 <HAL_GetTick>
 8008758:	0003      	movs	r3, r0
 800875a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800875c:	e009      	b.n	8008772 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800875e:	f7fe fb03 	bl	8006d68 <HAL_GetTick>
 8008762:	0002      	movs	r2, r0
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	1ad3      	subs	r3, r2, r3
 8008768:	4a2f      	ldr	r2, [pc, #188]	@ (8008828 <HAL_RCC_ClockConfig+0x1f4>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d901      	bls.n	8008772 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800876e:	2303      	movs	r3, #3
 8008770:	e054      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008772:	4b2e      	ldr	r3, [pc, #184]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	2238      	movs	r2, #56	@ 0x38
 8008778:	401a      	ands	r2, r3
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	00db      	lsls	r3, r3, #3
 8008780:	429a      	cmp	r2, r3
 8008782:	d1ec      	bne.n	800875e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008784:	4b27      	ldr	r3, [pc, #156]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2207      	movs	r2, #7
 800878a:	4013      	ands	r3, r2
 800878c:	683a      	ldr	r2, [r7, #0]
 800878e:	429a      	cmp	r2, r3
 8008790:	d21e      	bcs.n	80087d0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008792:	4b24      	ldr	r3, [pc, #144]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2207      	movs	r2, #7
 8008798:	4393      	bics	r3, r2
 800879a:	0019      	movs	r1, r3
 800879c:	4b21      	ldr	r3, [pc, #132]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 800879e:	683a      	ldr	r2, [r7, #0]
 80087a0:	430a      	orrs	r2, r1
 80087a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80087a4:	f7fe fae0 	bl	8006d68 <HAL_GetTick>
 80087a8:	0003      	movs	r3, r0
 80087aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80087ac:	e009      	b.n	80087c2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80087ae:	f7fe fadb 	bl	8006d68 <HAL_GetTick>
 80087b2:	0002      	movs	r2, r0
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	1ad3      	subs	r3, r2, r3
 80087b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008828 <HAL_RCC_ClockConfig+0x1f4>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d901      	bls.n	80087c2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80087be:	2303      	movs	r3, #3
 80087c0:	e02c      	b.n	800881c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80087c2:	4b18      	ldr	r3, [pc, #96]	@ (8008824 <HAL_RCC_ClockConfig+0x1f0>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2207      	movs	r2, #7
 80087c8:	4013      	ands	r3, r2
 80087ca:	683a      	ldr	r2, [r7, #0]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d1ee      	bne.n	80087ae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2204      	movs	r2, #4
 80087d6:	4013      	ands	r3, r2
 80087d8:	d009      	beq.n	80087ee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80087da:	4b14      	ldr	r3, [pc, #80]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	4a15      	ldr	r2, [pc, #84]	@ (8008834 <HAL_RCC_ClockConfig+0x200>)
 80087e0:	4013      	ands	r3, r2
 80087e2:	0019      	movs	r1, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	68da      	ldr	r2, [r3, #12]
 80087e8:	4b10      	ldr	r3, [pc, #64]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80087ea:	430a      	orrs	r2, r1
 80087ec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80087ee:	f000 f829 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 80087f2:	0001      	movs	r1, r0
 80087f4:	4b0d      	ldr	r3, [pc, #52]	@ (800882c <HAL_RCC_ClockConfig+0x1f8>)
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	0a1b      	lsrs	r3, r3, #8
 80087fa:	220f      	movs	r2, #15
 80087fc:	401a      	ands	r2, r3
 80087fe:	4b0e      	ldr	r3, [pc, #56]	@ (8008838 <HAL_RCC_ClockConfig+0x204>)
 8008800:	0092      	lsls	r2, r2, #2
 8008802:	58d3      	ldr	r3, [r2, r3]
 8008804:	221f      	movs	r2, #31
 8008806:	4013      	ands	r3, r2
 8008808:	000a      	movs	r2, r1
 800880a:	40da      	lsrs	r2, r3
 800880c:	4b0b      	ldr	r3, [pc, #44]	@ (800883c <HAL_RCC_ClockConfig+0x208>)
 800880e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008810:	4b0b      	ldr	r3, [pc, #44]	@ (8008840 <HAL_RCC_ClockConfig+0x20c>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	0018      	movs	r0, r3
 8008816:	f7fe fa4b 	bl	8006cb0 <HAL_InitTick>
 800881a:	0003      	movs	r3, r0
}
 800881c:	0018      	movs	r0, r3
 800881e:	46bd      	mov	sp, r7
 8008820:	b004      	add	sp, #16
 8008822:	bd80      	pop	{r7, pc}
 8008824:	40022000 	.word	0x40022000
 8008828:	00001388 	.word	0x00001388
 800882c:	40021000 	.word	0x40021000
 8008830:	fffff0ff 	.word	0xfffff0ff
 8008834:	ffff8fff 	.word	0xffff8fff
 8008838:	0800dbe0 	.word	0x0800dbe0
 800883c:	20000000 	.word	0x20000000
 8008840:	20000004 	.word	0x20000004

08008844 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b086      	sub	sp, #24
 8008848:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800884a:	4b3c      	ldr	r3, [pc, #240]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	2238      	movs	r2, #56	@ 0x38
 8008850:	4013      	ands	r3, r2
 8008852:	d10f      	bne.n	8008874 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008854:	4b39      	ldr	r3, [pc, #228]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	0adb      	lsrs	r3, r3, #11
 800885a:	2207      	movs	r2, #7
 800885c:	4013      	ands	r3, r2
 800885e:	2201      	movs	r2, #1
 8008860:	409a      	lsls	r2, r3
 8008862:	0013      	movs	r3, r2
 8008864:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8008866:	6839      	ldr	r1, [r7, #0]
 8008868:	4835      	ldr	r0, [pc, #212]	@ (8008940 <HAL_RCC_GetSysClockFreq+0xfc>)
 800886a:	f7f7 fc71 	bl	8000150 <__udivsi3>
 800886e:	0003      	movs	r3, r0
 8008870:	613b      	str	r3, [r7, #16]
 8008872:	e05d      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008874:	4b31      	ldr	r3, [pc, #196]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	2238      	movs	r2, #56	@ 0x38
 800887a:	4013      	ands	r3, r2
 800887c:	2b08      	cmp	r3, #8
 800887e:	d102      	bne.n	8008886 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008880:	4b30      	ldr	r3, [pc, #192]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x100>)
 8008882:	613b      	str	r3, [r7, #16]
 8008884:	e054      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008886:	4b2d      	ldr	r3, [pc, #180]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	2238      	movs	r2, #56	@ 0x38
 800888c:	4013      	ands	r3, r2
 800888e:	2b10      	cmp	r3, #16
 8008890:	d138      	bne.n	8008904 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008892:	4b2a      	ldr	r3, [pc, #168]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	2203      	movs	r2, #3
 8008898:	4013      	ands	r3, r2
 800889a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800889c:	4b27      	ldr	r3, [pc, #156]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	091b      	lsrs	r3, r3, #4
 80088a2:	2207      	movs	r2, #7
 80088a4:	4013      	ands	r3, r2
 80088a6:	3301      	adds	r3, #1
 80088a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2b03      	cmp	r3, #3
 80088ae:	d10d      	bne.n	80088cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80088b0:	68b9      	ldr	r1, [r7, #8]
 80088b2:	4824      	ldr	r0, [pc, #144]	@ (8008944 <HAL_RCC_GetSysClockFreq+0x100>)
 80088b4:	f7f7 fc4c 	bl	8000150 <__udivsi3>
 80088b8:	0003      	movs	r3, r0
 80088ba:	0019      	movs	r1, r3
 80088bc:	4b1f      	ldr	r3, [pc, #124]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	0a1b      	lsrs	r3, r3, #8
 80088c2:	227f      	movs	r2, #127	@ 0x7f
 80088c4:	4013      	ands	r3, r2
 80088c6:	434b      	muls	r3, r1
 80088c8:	617b      	str	r3, [r7, #20]
        break;
 80088ca:	e00d      	b.n	80088e8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80088cc:	68b9      	ldr	r1, [r7, #8]
 80088ce:	481c      	ldr	r0, [pc, #112]	@ (8008940 <HAL_RCC_GetSysClockFreq+0xfc>)
 80088d0:	f7f7 fc3e 	bl	8000150 <__udivsi3>
 80088d4:	0003      	movs	r3, r0
 80088d6:	0019      	movs	r1, r3
 80088d8:	4b18      	ldr	r3, [pc, #96]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	0a1b      	lsrs	r3, r3, #8
 80088de:	227f      	movs	r2, #127	@ 0x7f
 80088e0:	4013      	ands	r3, r2
 80088e2:	434b      	muls	r3, r1
 80088e4:	617b      	str	r3, [r7, #20]
        break;
 80088e6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80088e8:	4b14      	ldr	r3, [pc, #80]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	0f5b      	lsrs	r3, r3, #29
 80088ee:	2207      	movs	r2, #7
 80088f0:	4013      	ands	r3, r2
 80088f2:	3301      	adds	r3, #1
 80088f4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80088f6:	6879      	ldr	r1, [r7, #4]
 80088f8:	6978      	ldr	r0, [r7, #20]
 80088fa:	f7f7 fc29 	bl	8000150 <__udivsi3>
 80088fe:	0003      	movs	r3, r0
 8008900:	613b      	str	r3, [r7, #16]
 8008902:	e015      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008904:	4b0d      	ldr	r3, [pc, #52]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	2238      	movs	r2, #56	@ 0x38
 800890a:	4013      	ands	r3, r2
 800890c:	2b20      	cmp	r3, #32
 800890e:	d103      	bne.n	8008918 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8008910:	2380      	movs	r3, #128	@ 0x80
 8008912:	021b      	lsls	r3, r3, #8
 8008914:	613b      	str	r3, [r7, #16]
 8008916:	e00b      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008918:	4b08      	ldr	r3, [pc, #32]	@ (800893c <HAL_RCC_GetSysClockFreq+0xf8>)
 800891a:	689b      	ldr	r3, [r3, #8]
 800891c:	2238      	movs	r2, #56	@ 0x38
 800891e:	4013      	ands	r3, r2
 8008920:	2b18      	cmp	r3, #24
 8008922:	d103      	bne.n	800892c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8008924:	23fa      	movs	r3, #250	@ 0xfa
 8008926:	01db      	lsls	r3, r3, #7
 8008928:	613b      	str	r3, [r7, #16]
 800892a:	e001      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800892c:	2300      	movs	r3, #0
 800892e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008930:	693b      	ldr	r3, [r7, #16]
}
 8008932:	0018      	movs	r0, r3
 8008934:	46bd      	mov	sp, r7
 8008936:	b006      	add	sp, #24
 8008938:	bd80      	pop	{r7, pc}
 800893a:	46c0      	nop			@ (mov r8, r8)
 800893c:	40021000 	.word	0x40021000
 8008940:	00f42400 	.word	0x00f42400
 8008944:	007a1200 	.word	0x007a1200

08008948 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800894c:	4b02      	ldr	r3, [pc, #8]	@ (8008958 <HAL_RCC_GetHCLKFreq+0x10>)
 800894e:	681b      	ldr	r3, [r3, #0]
}
 8008950:	0018      	movs	r0, r3
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	46c0      	nop			@ (mov r8, r8)
 8008958:	20000000 	.word	0x20000000

0800895c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800895c:	b5b0      	push	{r4, r5, r7, lr}
 800895e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8008960:	f7ff fff2 	bl	8008948 <HAL_RCC_GetHCLKFreq>
 8008964:	0004      	movs	r4, r0
 8008966:	f7ff fb3f 	bl	8007fe8 <LL_RCC_GetAPB1Prescaler>
 800896a:	0003      	movs	r3, r0
 800896c:	0b1a      	lsrs	r2, r3, #12
 800896e:	4b05      	ldr	r3, [pc, #20]	@ (8008984 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008970:	0092      	lsls	r2, r2, #2
 8008972:	58d3      	ldr	r3, [r2, r3]
 8008974:	221f      	movs	r2, #31
 8008976:	4013      	ands	r3, r2
 8008978:	40dc      	lsrs	r4, r3
 800897a:	0023      	movs	r3, r4
}
 800897c:	0018      	movs	r0, r3
 800897e:	46bd      	mov	sp, r7
 8008980:	bdb0      	pop	{r4, r5, r7, pc}
 8008982:	46c0      	nop			@ (mov r8, r8)
 8008984:	0800dc20 	.word	0x0800dc20

08008988 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b086      	sub	sp, #24
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8008990:	2313      	movs	r3, #19
 8008992:	18fb      	adds	r3, r7, r3
 8008994:	2200      	movs	r2, #0
 8008996:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008998:	2312      	movs	r3, #18
 800899a:	18fb      	adds	r3, r7, r3
 800899c:	2200      	movs	r2, #0
 800899e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	2380      	movs	r3, #128	@ 0x80
 80089a6:	029b      	lsls	r3, r3, #10
 80089a8:	4013      	ands	r3, r2
 80089aa:	d100      	bne.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0x26>
 80089ac:	e0a3      	b.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089ae:	2011      	movs	r0, #17
 80089b0:	183b      	adds	r3, r7, r0
 80089b2:	2200      	movs	r2, #0
 80089b4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089b6:	4bc3      	ldr	r3, [pc, #780]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089ba:	2380      	movs	r3, #128	@ 0x80
 80089bc:	055b      	lsls	r3, r3, #21
 80089be:	4013      	ands	r3, r2
 80089c0:	d110      	bne.n	80089e4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80089c2:	4bc0      	ldr	r3, [pc, #768]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089c6:	4bbf      	ldr	r3, [pc, #764]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089c8:	2180      	movs	r1, #128	@ 0x80
 80089ca:	0549      	lsls	r1, r1, #21
 80089cc:	430a      	orrs	r2, r1
 80089ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80089d0:	4bbc      	ldr	r3, [pc, #752]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80089d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089d4:	2380      	movs	r3, #128	@ 0x80
 80089d6:	055b      	lsls	r3, r3, #21
 80089d8:	4013      	ands	r3, r2
 80089da:	60bb      	str	r3, [r7, #8]
 80089dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80089de:	183b      	adds	r3, r7, r0
 80089e0:	2201      	movs	r2, #1
 80089e2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80089e4:	4bb8      	ldr	r3, [pc, #736]	@ (8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	4bb7      	ldr	r3, [pc, #732]	@ (8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80089ea:	2180      	movs	r1, #128	@ 0x80
 80089ec:	0049      	lsls	r1, r1, #1
 80089ee:	430a      	orrs	r2, r1
 80089f0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80089f2:	f7fe f9b9 	bl	8006d68 <HAL_GetTick>
 80089f6:	0003      	movs	r3, r0
 80089f8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80089fa:	e00b      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80089fc:	f7fe f9b4 	bl	8006d68 <HAL_GetTick>
 8008a00:	0002      	movs	r2, r0
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	1ad3      	subs	r3, r2, r3
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d904      	bls.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8008a0a:	2313      	movs	r3, #19
 8008a0c:	18fb      	adds	r3, r7, r3
 8008a0e:	2203      	movs	r2, #3
 8008a10:	701a      	strb	r2, [r3, #0]
        break;
 8008a12:	e005      	b.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008a14:	4bac      	ldr	r3, [pc, #688]	@ (8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	2380      	movs	r3, #128	@ 0x80
 8008a1a:	005b      	lsls	r3, r3, #1
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	d0ed      	beq.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8008a20:	2313      	movs	r3, #19
 8008a22:	18fb      	adds	r3, r7, r3
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d154      	bne.n	8008ad4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008a2a:	4ba6      	ldr	r3, [pc, #664]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a2e:	23c0      	movs	r3, #192	@ 0xc0
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	4013      	ands	r3, r2
 8008a34:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d019      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a40:	697a      	ldr	r2, [r7, #20]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d014      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008a46:	4b9f      	ldr	r3, [pc, #636]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a4a:	4aa0      	ldr	r2, [pc, #640]	@ (8008ccc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8008a4c:	4013      	ands	r3, r2
 8008a4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008a50:	4b9c      	ldr	r3, [pc, #624]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a52:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a54:	4b9b      	ldr	r3, [pc, #620]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a56:	2180      	movs	r1, #128	@ 0x80
 8008a58:	0249      	lsls	r1, r1, #9
 8008a5a:	430a      	orrs	r2, r1
 8008a5c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008a5e:	4b99      	ldr	r3, [pc, #612]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a62:	4b98      	ldr	r3, [pc, #608]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a64:	499a      	ldr	r1, [pc, #616]	@ (8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8008a66:	400a      	ands	r2, r1
 8008a68:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008a6a:	4b96      	ldr	r3, [pc, #600]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a6c:	697a      	ldr	r2, [r7, #20]
 8008a6e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	2201      	movs	r2, #1
 8008a74:	4013      	ands	r3, r2
 8008a76:	d016      	beq.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a78:	f7fe f976 	bl	8006d68 <HAL_GetTick>
 8008a7c:	0003      	movs	r3, r0
 8008a7e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a80:	e00c      	b.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a82:	f7fe f971 	bl	8006d68 <HAL_GetTick>
 8008a86:	0002      	movs	r2, r0
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	4a91      	ldr	r2, [pc, #580]	@ (8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d904      	bls.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8008a92:	2313      	movs	r3, #19
 8008a94:	18fb      	adds	r3, r7, r3
 8008a96:	2203      	movs	r2, #3
 8008a98:	701a      	strb	r2, [r3, #0]
            break;
 8008a9a:	e004      	b.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a9c:	4b89      	ldr	r3, [pc, #548]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aa0:	2202      	movs	r2, #2
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	d0ed      	beq.n	8008a82 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8008aa6:	2313      	movs	r3, #19
 8008aa8:	18fb      	adds	r3, r7, r3
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d10a      	bne.n	8008ac6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ab0:	4b84      	ldr	r3, [pc, #528]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ab4:	4a85      	ldr	r2, [pc, #532]	@ (8008ccc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	0019      	movs	r1, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008abe:	4b81      	ldr	r3, [pc, #516]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ac0:	430a      	orrs	r2, r1
 8008ac2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ac4:	e00c      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008ac6:	2312      	movs	r3, #18
 8008ac8:	18fb      	adds	r3, r7, r3
 8008aca:	2213      	movs	r2, #19
 8008acc:	18ba      	adds	r2, r7, r2
 8008ace:	7812      	ldrb	r2, [r2, #0]
 8008ad0:	701a      	strb	r2, [r3, #0]
 8008ad2:	e005      	b.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ad4:	2312      	movs	r3, #18
 8008ad6:	18fb      	adds	r3, r7, r3
 8008ad8:	2213      	movs	r2, #19
 8008ada:	18ba      	adds	r2, r7, r2
 8008adc:	7812      	ldrb	r2, [r2, #0]
 8008ade:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008ae0:	2311      	movs	r3, #17
 8008ae2:	18fb      	adds	r3, r7, r3
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d105      	bne.n	8008af6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008aea:	4b76      	ldr	r3, [pc, #472]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008aec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008aee:	4b75      	ldr	r3, [pc, #468]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008af0:	4979      	ldr	r1, [pc, #484]	@ (8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8008af2:	400a      	ands	r2, r1
 8008af4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2201      	movs	r2, #1
 8008afc:	4013      	ands	r3, r2
 8008afe:	d009      	beq.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008b00:	4b70      	ldr	r3, [pc, #448]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b04:	2203      	movs	r2, #3
 8008b06:	4393      	bics	r3, r2
 8008b08:	0019      	movs	r1, r3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685a      	ldr	r2, [r3, #4]
 8008b0e:	4b6d      	ldr	r3, [pc, #436]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b10:	430a      	orrs	r2, r1
 8008b12:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	2202      	movs	r2, #2
 8008b1a:	4013      	ands	r3, r2
 8008b1c:	d009      	beq.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008b1e:	4b69      	ldr	r3, [pc, #420]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b22:	220c      	movs	r2, #12
 8008b24:	4393      	bics	r3, r2
 8008b26:	0019      	movs	r1, r3
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	689a      	ldr	r2, [r3, #8]
 8008b2c:	4b65      	ldr	r3, [pc, #404]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2210      	movs	r2, #16
 8008b38:	4013      	ands	r3, r2
 8008b3a:	d009      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008b3c:	4b61      	ldr	r3, [pc, #388]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b40:	4a66      	ldr	r2, [pc, #408]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8008b42:	4013      	ands	r3, r2
 8008b44:	0019      	movs	r1, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	68da      	ldr	r2, [r3, #12]
 8008b4a:	4b5e      	ldr	r3, [pc, #376]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	2380      	movs	r3, #128	@ 0x80
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4013      	ands	r3, r2
 8008b5a:	d009      	beq.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008b5c:	4b59      	ldr	r3, [pc, #356]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b60:	4a5f      	ldr	r2, [pc, #380]	@ (8008ce0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8008b62:	4013      	ands	r3, r2
 8008b64:	0019      	movs	r1, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	699a      	ldr	r2, [r3, #24]
 8008b6a:	4b56      	ldr	r3, [pc, #344]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b6c:	430a      	orrs	r2, r1
 8008b6e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681a      	ldr	r2, [r3, #0]
 8008b74:	2380      	movs	r3, #128	@ 0x80
 8008b76:	00db      	lsls	r3, r3, #3
 8008b78:	4013      	ands	r3, r2
 8008b7a:	d009      	beq.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008b7c:	4b51      	ldr	r3, [pc, #324]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b80:	4a58      	ldr	r2, [pc, #352]	@ (8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008b82:	4013      	ands	r3, r2
 8008b84:	0019      	movs	r1, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	69da      	ldr	r2, [r3, #28]
 8008b8a:	4b4e      	ldr	r3, [pc, #312]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2220      	movs	r2, #32
 8008b96:	4013      	ands	r3, r2
 8008b98:	d009      	beq.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008b9a:	4b4a      	ldr	r3, [pc, #296]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b9e:	4a52      	ldr	r2, [pc, #328]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	0019      	movs	r1, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	691a      	ldr	r2, [r3, #16]
 8008ba8:	4b46      	ldr	r3, [pc, #280]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008baa:	430a      	orrs	r2, r1
 8008bac:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681a      	ldr	r2, [r3, #0]
 8008bb2:	2380      	movs	r3, #128	@ 0x80
 8008bb4:	01db      	lsls	r3, r3, #7
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	d015      	beq.n	8008be6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008bba:	4b42      	ldr	r3, [pc, #264]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	0899      	lsrs	r1, r3, #2
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a1a      	ldr	r2, [r3, #32]
 8008bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008bc8:	430a      	orrs	r2, r1
 8008bca:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6a1a      	ldr	r2, [r3, #32]
 8008bd0:	2380      	movs	r3, #128	@ 0x80
 8008bd2:	05db      	lsls	r3, r3, #23
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d106      	bne.n	8008be6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008bd8:	4b3a      	ldr	r3, [pc, #232]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008bda:	68da      	ldr	r2, [r3, #12]
 8008bdc:	4b39      	ldr	r3, [pc, #228]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008bde:	2180      	movs	r1, #128	@ 0x80
 8008be0:	0249      	lsls	r1, r1, #9
 8008be2:	430a      	orrs	r2, r1
 8008be4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	2380      	movs	r3, #128	@ 0x80
 8008bec:	031b      	lsls	r3, r3, #12
 8008bee:	4013      	ands	r3, r2
 8008bf0:	d009      	beq.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008bf2:	4b34      	ldr	r3, [pc, #208]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bf6:	2240      	movs	r2, #64	@ 0x40
 8008bf8:	4393      	bics	r3, r2
 8008bfa:	0019      	movs	r1, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c00:	4b30      	ldr	r3, [pc, #192]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c02:	430a      	orrs	r2, r1
 8008c04:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	2380      	movs	r3, #128	@ 0x80
 8008c0c:	039b      	lsls	r3, r3, #14
 8008c0e:	4013      	ands	r3, r2
 8008c10:	d016      	beq.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008c12:	4b2c      	ldr	r3, [pc, #176]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c16:	4a35      	ldr	r2, [pc, #212]	@ (8008cec <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8008c18:	4013      	ands	r3, r2
 8008c1a:	0019      	movs	r1, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c20:	4b28      	ldr	r3, [pc, #160]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c22:	430a      	orrs	r2, r1
 8008c24:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c2a:	2380      	movs	r3, #128	@ 0x80
 8008c2c:	03db      	lsls	r3, r3, #15
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d106      	bne.n	8008c40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008c32:	4b24      	ldr	r3, [pc, #144]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c34:	68da      	ldr	r2, [r3, #12]
 8008c36:	4b23      	ldr	r3, [pc, #140]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c38:	2180      	movs	r1, #128	@ 0x80
 8008c3a:	0449      	lsls	r1, r1, #17
 8008c3c:	430a      	orrs	r2, r1
 8008c3e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	2380      	movs	r3, #128	@ 0x80
 8008c46:	03db      	lsls	r3, r3, #15
 8008c48:	4013      	ands	r3, r2
 8008c4a:	d016      	beq.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c50:	4a27      	ldr	r2, [pc, #156]	@ (8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8008c52:	4013      	ands	r3, r2
 8008c54:	0019      	movs	r1, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c5c:	430a      	orrs	r2, r1
 8008c5e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c64:	2380      	movs	r3, #128	@ 0x80
 8008c66:	045b      	lsls	r3, r3, #17
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d106      	bne.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008c6c:	4b15      	ldr	r3, [pc, #84]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c6e:	68da      	ldr	r2, [r3, #12]
 8008c70:	4b14      	ldr	r3, [pc, #80]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c72:	2180      	movs	r1, #128	@ 0x80
 8008c74:	0449      	lsls	r1, r1, #17
 8008c76:	430a      	orrs	r2, r1
 8008c78:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	2380      	movs	r3, #128	@ 0x80
 8008c80:	011b      	lsls	r3, r3, #4
 8008c82:	4013      	ands	r3, r2
 8008c84:	d016      	beq.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8008c86:	4b0f      	ldr	r3, [pc, #60]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c8a:	4a1a      	ldr	r2, [pc, #104]	@ (8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	0019      	movs	r1, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	695a      	ldr	r2, [r3, #20]
 8008c94:	4b0b      	ldr	r3, [pc, #44]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008c96:	430a      	orrs	r2, r1
 8008c98:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	695a      	ldr	r2, [r3, #20]
 8008c9e:	2380      	movs	r3, #128	@ 0x80
 8008ca0:	01db      	lsls	r3, r3, #7
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d106      	bne.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008ca6:	4b07      	ldr	r3, [pc, #28]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008ca8:	68da      	ldr	r2, [r3, #12]
 8008caa:	4b06      	ldr	r3, [pc, #24]	@ (8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008cac:	2180      	movs	r1, #128	@ 0x80
 8008cae:	0249      	lsls	r1, r1, #9
 8008cb0:	430a      	orrs	r2, r1
 8008cb2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008cb4:	2312      	movs	r3, #18
 8008cb6:	18fb      	adds	r3, r7, r3
 8008cb8:	781b      	ldrb	r3, [r3, #0]
}
 8008cba:	0018      	movs	r0, r3
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	b006      	add	sp, #24
 8008cc0:	bd80      	pop	{r7, pc}
 8008cc2:	46c0      	nop			@ (mov r8, r8)
 8008cc4:	40021000 	.word	0x40021000
 8008cc8:	40007000 	.word	0x40007000
 8008ccc:	fffffcff 	.word	0xfffffcff
 8008cd0:	fffeffff 	.word	0xfffeffff
 8008cd4:	00001388 	.word	0x00001388
 8008cd8:	efffffff 	.word	0xefffffff
 8008cdc:	fffff3ff 	.word	0xfffff3ff
 8008ce0:	fff3ffff 	.word	0xfff3ffff
 8008ce4:	ffcfffff 	.word	0xffcfffff
 8008ce8:	ffffcfff 	.word	0xffffcfff
 8008cec:	ffbfffff 	.word	0xffbfffff
 8008cf0:	feffffff 	.word	0xfeffffff
 8008cf4:	ffff3fff 	.word	0xffff3fff

08008cf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d101      	bne.n	8008d0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008d06:	2301      	movs	r3, #1
 8008d08:	e0a8      	b.n	8008e5c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d109      	bne.n	8008d26 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	685a      	ldr	r2, [r3, #4]
 8008d16:	2382      	movs	r3, #130	@ 0x82
 8008d18:	005b      	lsls	r3, r3, #1
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d009      	beq.n	8008d32 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	61da      	str	r2, [r3, #28]
 8008d24:	e005      	b.n	8008d32 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	225d      	movs	r2, #93	@ 0x5d
 8008d3c:	5c9b      	ldrb	r3, [r3, r2]
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d107      	bne.n	8008d54 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	225c      	movs	r2, #92	@ 0x5c
 8008d48:	2100      	movs	r1, #0
 8008d4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	0018      	movs	r0, r3
 8008d50:	f7fd fddc 	bl	800690c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	225d      	movs	r2, #93	@ 0x5d
 8008d58:	2102      	movs	r1, #2
 8008d5a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681a      	ldr	r2, [r3, #0]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2140      	movs	r1, #64	@ 0x40
 8008d68:	438a      	bics	r2, r1
 8008d6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	68da      	ldr	r2, [r3, #12]
 8008d70:	23e0      	movs	r3, #224	@ 0xe0
 8008d72:	00db      	lsls	r3, r3, #3
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d902      	bls.n	8008d7e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	60fb      	str	r3, [r7, #12]
 8008d7c:	e002      	b.n	8008d84 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008d7e:	2380      	movs	r3, #128	@ 0x80
 8008d80:	015b      	lsls	r3, r3, #5
 8008d82:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	68da      	ldr	r2, [r3, #12]
 8008d88:	23f0      	movs	r3, #240	@ 0xf0
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d008      	beq.n	8008da2 <HAL_SPI_Init+0xaa>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	68da      	ldr	r2, [r3, #12]
 8008d94:	23e0      	movs	r3, #224	@ 0xe0
 8008d96:	00db      	lsls	r3, r3, #3
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d002      	beq.n	8008da2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	685a      	ldr	r2, [r3, #4]
 8008da6:	2382      	movs	r3, #130	@ 0x82
 8008da8:	005b      	lsls	r3, r3, #1
 8008daa:	401a      	ands	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6899      	ldr	r1, [r3, #8]
 8008db0:	2384      	movs	r3, #132	@ 0x84
 8008db2:	021b      	lsls	r3, r3, #8
 8008db4:	400b      	ands	r3, r1
 8008db6:	431a      	orrs	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	691b      	ldr	r3, [r3, #16]
 8008dbc:	2102      	movs	r1, #2
 8008dbe:	400b      	ands	r3, r1
 8008dc0:	431a      	orrs	r2, r3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	695b      	ldr	r3, [r3, #20]
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	400b      	ands	r3, r1
 8008dca:	431a      	orrs	r2, r3
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6999      	ldr	r1, [r3, #24]
 8008dd0:	2380      	movs	r3, #128	@ 0x80
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	400b      	ands	r3, r1
 8008dd6:	431a      	orrs	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	69db      	ldr	r3, [r3, #28]
 8008ddc:	2138      	movs	r1, #56	@ 0x38
 8008dde:	400b      	ands	r3, r1
 8008de0:	431a      	orrs	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a1b      	ldr	r3, [r3, #32]
 8008de6:	2180      	movs	r1, #128	@ 0x80
 8008de8:	400b      	ands	r3, r1
 8008dea:	431a      	orrs	r2, r3
 8008dec:	0011      	movs	r1, r2
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008df2:	2380      	movs	r3, #128	@ 0x80
 8008df4:	019b      	lsls	r3, r3, #6
 8008df6:	401a      	ands	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	430a      	orrs	r2, r1
 8008dfe:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	699b      	ldr	r3, [r3, #24]
 8008e04:	0c1b      	lsrs	r3, r3, #16
 8008e06:	2204      	movs	r2, #4
 8008e08:	401a      	ands	r2, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0e:	2110      	movs	r1, #16
 8008e10:	400b      	ands	r3, r1
 8008e12:	431a      	orrs	r2, r3
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e18:	2108      	movs	r1, #8
 8008e1a:	400b      	ands	r3, r1
 8008e1c:	431a      	orrs	r2, r3
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68d9      	ldr	r1, [r3, #12]
 8008e22:	23f0      	movs	r3, #240	@ 0xf0
 8008e24:	011b      	lsls	r3, r3, #4
 8008e26:	400b      	ands	r3, r1
 8008e28:	431a      	orrs	r2, r3
 8008e2a:	0011      	movs	r1, r2
 8008e2c:	68fa      	ldr	r2, [r7, #12]
 8008e2e:	2380      	movs	r3, #128	@ 0x80
 8008e30:	015b      	lsls	r3, r3, #5
 8008e32:	401a      	ands	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	430a      	orrs	r2, r1
 8008e3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	69da      	ldr	r2, [r3, #28]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4907      	ldr	r1, [pc, #28]	@ (8008e64 <HAL_SPI_Init+0x16c>)
 8008e48:	400a      	ands	r2, r1
 8008e4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	225d      	movs	r2, #93	@ 0x5d
 8008e56:	2101      	movs	r1, #1
 8008e58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008e5a:	2300      	movs	r3, #0
}
 8008e5c:	0018      	movs	r0, r3
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	b004      	add	sp, #16
 8008e62:	bd80      	pop	{r7, pc}
 8008e64:	fffff7ff 	.word	0xfffff7ff

08008e68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d101      	bne.n	8008e7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e76:	2301      	movs	r3, #1
 8008e78:	e046      	b.n	8008f08 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2288      	movs	r2, #136	@ 0x88
 8008e7e:	589b      	ldr	r3, [r3, r2]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d107      	bne.n	8008e94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2284      	movs	r2, #132	@ 0x84
 8008e88:	2100      	movs	r1, #0
 8008e8a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	0018      	movs	r0, r3
 8008e90:	f7fd fd86 	bl	80069a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2288      	movs	r2, #136	@ 0x88
 8008e98:	2124      	movs	r1, #36	@ 0x24
 8008e9a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2101      	movs	r1, #1
 8008ea8:	438a      	bics	r2, r1
 8008eaa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d003      	beq.n	8008ebc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	0018      	movs	r0, r3
 8008eb8:	f000 fc74 	bl	80097a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	0018      	movs	r0, r3
 8008ec0:	f000 f9b2 	bl	8009228 <UART_SetConfig>
 8008ec4:	0003      	movs	r3, r0
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d101      	bne.n	8008ece <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e01c      	b.n	8008f08 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	490d      	ldr	r1, [pc, #52]	@ (8008f10 <HAL_UART_Init+0xa8>)
 8008eda:	400a      	ands	r2, r1
 8008edc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	689a      	ldr	r2, [r3, #8]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	212a      	movs	r1, #42	@ 0x2a
 8008eea:	438a      	bics	r2, r1
 8008eec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2101      	movs	r1, #1
 8008efa:	430a      	orrs	r2, r1
 8008efc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	0018      	movs	r0, r3
 8008f02:	f000 fd03 	bl	800990c <UART_CheckIdleState>
 8008f06:	0003      	movs	r3, r0
}
 8008f08:	0018      	movs	r0, r3
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	b002      	add	sp, #8
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	ffffb7ff 	.word	0xffffb7ff

08008f14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08a      	sub	sp, #40	@ 0x28
 8008f18:	af02      	add	r7, sp, #8
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	603b      	str	r3, [r7, #0]
 8008f20:	1dbb      	adds	r3, r7, #6
 8008f22:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2288      	movs	r2, #136	@ 0x88
 8008f28:	589b      	ldr	r3, [r3, r2]
 8008f2a:	2b20      	cmp	r3, #32
 8008f2c:	d000      	beq.n	8008f30 <HAL_UART_Transmit+0x1c>
 8008f2e:	e090      	b.n	8009052 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d003      	beq.n	8008f3e <HAL_UART_Transmit+0x2a>
 8008f36:	1dbb      	adds	r3, r7, #6
 8008f38:	881b      	ldrh	r3, [r3, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d101      	bne.n	8008f42 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e088      	b.n	8009054 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	689a      	ldr	r2, [r3, #8]
 8008f46:	2380      	movs	r3, #128	@ 0x80
 8008f48:	015b      	lsls	r3, r3, #5
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d109      	bne.n	8008f62 <HAL_UART_Transmit+0x4e>
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d105      	bne.n	8008f62 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	d001      	beq.n	8008f62 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e078      	b.n	8009054 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2290      	movs	r2, #144	@ 0x90
 8008f66:	2100      	movs	r1, #0
 8008f68:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2288      	movs	r2, #136	@ 0x88
 8008f6e:	2121      	movs	r1, #33	@ 0x21
 8008f70:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008f72:	f7fd fef9 	bl	8006d68 <HAL_GetTick>
 8008f76:	0003      	movs	r3, r0
 8008f78:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	1dba      	adds	r2, r7, #6
 8008f7e:	2154      	movs	r1, #84	@ 0x54
 8008f80:	8812      	ldrh	r2, [r2, #0]
 8008f82:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	1dba      	adds	r2, r7, #6
 8008f88:	2156      	movs	r1, #86	@ 0x56
 8008f8a:	8812      	ldrh	r2, [r2, #0]
 8008f8c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	689a      	ldr	r2, [r3, #8]
 8008f92:	2380      	movs	r3, #128	@ 0x80
 8008f94:	015b      	lsls	r3, r3, #5
 8008f96:	429a      	cmp	r2, r3
 8008f98:	d108      	bne.n	8008fac <HAL_UART_Transmit+0x98>
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	691b      	ldr	r3, [r3, #16]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d104      	bne.n	8008fac <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	61bb      	str	r3, [r7, #24]
 8008faa:	e003      	b.n	8008fb4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008fb4:	e030      	b.n	8009018 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008fb6:	697a      	ldr	r2, [r7, #20]
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	0013      	movs	r3, r2
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	2180      	movs	r1, #128	@ 0x80
 8008fc4:	f000 fd4c 	bl	8009a60 <UART_WaitOnFlagUntilTimeout>
 8008fc8:	1e03      	subs	r3, r0, #0
 8008fca:	d005      	beq.n	8008fd8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2288      	movs	r2, #136	@ 0x88
 8008fd0:	2120      	movs	r1, #32
 8008fd2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008fd4:	2303      	movs	r3, #3
 8008fd6:	e03d      	b.n	8009054 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10b      	bne.n	8008ff6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	881b      	ldrh	r3, [r3, #0]
 8008fe2:	001a      	movs	r2, r3
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	05d2      	lsls	r2, r2, #23
 8008fea:	0dd2      	lsrs	r2, r2, #23
 8008fec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	3302      	adds	r3, #2
 8008ff2:	61bb      	str	r3, [r7, #24]
 8008ff4:	e007      	b.n	8009006 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	781a      	ldrb	r2, [r3, #0]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009000:	69fb      	ldr	r3, [r7, #28]
 8009002:	3301      	adds	r3, #1
 8009004:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2256      	movs	r2, #86	@ 0x56
 800900a:	5a9b      	ldrh	r3, [r3, r2]
 800900c:	b29b      	uxth	r3, r3
 800900e:	3b01      	subs	r3, #1
 8009010:	b299      	uxth	r1, r3
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2256      	movs	r2, #86	@ 0x56
 8009016:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2256      	movs	r2, #86	@ 0x56
 800901c:	5a9b      	ldrh	r3, [r3, r2]
 800901e:	b29b      	uxth	r3, r3
 8009020:	2b00      	cmp	r3, #0
 8009022:	d1c8      	bne.n	8008fb6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	0013      	movs	r3, r2
 800902e:	2200      	movs	r2, #0
 8009030:	2140      	movs	r1, #64	@ 0x40
 8009032:	f000 fd15 	bl	8009a60 <UART_WaitOnFlagUntilTimeout>
 8009036:	1e03      	subs	r3, r0, #0
 8009038:	d005      	beq.n	8009046 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2288      	movs	r2, #136	@ 0x88
 800903e:	2120      	movs	r1, #32
 8009040:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8009042:	2303      	movs	r3, #3
 8009044:	e006      	b.n	8009054 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2288      	movs	r2, #136	@ 0x88
 800904a:	2120      	movs	r1, #32
 800904c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800904e:	2300      	movs	r3, #0
 8009050:	e000      	b.n	8009054 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8009052:	2302      	movs	r3, #2
  }
}
 8009054:	0018      	movs	r0, r3
 8009056:	46bd      	mov	sp, r7
 8009058:	b008      	add	sp, #32
 800905a:	bd80      	pop	{r7, pc}

0800905c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b08a      	sub	sp, #40	@ 0x28
 8009060:	af02      	add	r7, sp, #8
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	603b      	str	r3, [r7, #0]
 8009068:	1dbb      	adds	r3, r7, #6
 800906a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	228c      	movs	r2, #140	@ 0x8c
 8009070:	589b      	ldr	r3, [r3, r2]
 8009072:	2b20      	cmp	r3, #32
 8009074:	d000      	beq.n	8009078 <HAL_UART_Receive+0x1c>
 8009076:	e0d0      	b.n	800921a <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d003      	beq.n	8009086 <HAL_UART_Receive+0x2a>
 800907e:	1dbb      	adds	r3, r7, #6
 8009080:	881b      	ldrh	r3, [r3, #0]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	e0c8      	b.n	800921c <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	689a      	ldr	r2, [r3, #8]
 800908e:	2380      	movs	r3, #128	@ 0x80
 8009090:	015b      	lsls	r3, r3, #5
 8009092:	429a      	cmp	r2, r3
 8009094:	d109      	bne.n	80090aa <HAL_UART_Receive+0x4e>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d105      	bne.n	80090aa <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	2201      	movs	r2, #1
 80090a2:	4013      	ands	r3, r2
 80090a4:	d001      	beq.n	80090aa <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e0b8      	b.n	800921c <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2290      	movs	r2, #144	@ 0x90
 80090ae:	2100      	movs	r1, #0
 80090b0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	228c      	movs	r2, #140	@ 0x8c
 80090b6:	2122      	movs	r1, #34	@ 0x22
 80090b8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090c0:	f7fd fe52 	bl	8006d68 <HAL_GetTick>
 80090c4:	0003      	movs	r3, r0
 80090c6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	1dba      	adds	r2, r7, #6
 80090cc:	215c      	movs	r1, #92	@ 0x5c
 80090ce:	8812      	ldrh	r2, [r2, #0]
 80090d0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	1dba      	adds	r2, r7, #6
 80090d6:	215e      	movs	r1, #94	@ 0x5e
 80090d8:	8812      	ldrh	r2, [r2, #0]
 80090da:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	689a      	ldr	r2, [r3, #8]
 80090e0:	2380      	movs	r3, #128	@ 0x80
 80090e2:	015b      	lsls	r3, r3, #5
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d10d      	bne.n	8009104 <HAL_UART_Receive+0xa8>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	691b      	ldr	r3, [r3, #16]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d104      	bne.n	80090fa <HAL_UART_Receive+0x9e>
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2260      	movs	r2, #96	@ 0x60
 80090f4:	494b      	ldr	r1, [pc, #300]	@ (8009224 <HAL_UART_Receive+0x1c8>)
 80090f6:	5299      	strh	r1, [r3, r2]
 80090f8:	e02e      	b.n	8009158 <HAL_UART_Receive+0xfc>
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2260      	movs	r2, #96	@ 0x60
 80090fe:	21ff      	movs	r1, #255	@ 0xff
 8009100:	5299      	strh	r1, [r3, r2]
 8009102:	e029      	b.n	8009158 <HAL_UART_Receive+0xfc>
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10d      	bne.n	8009128 <HAL_UART_Receive+0xcc>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	691b      	ldr	r3, [r3, #16]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d104      	bne.n	800911e <HAL_UART_Receive+0xc2>
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	2260      	movs	r2, #96	@ 0x60
 8009118:	21ff      	movs	r1, #255	@ 0xff
 800911a:	5299      	strh	r1, [r3, r2]
 800911c:	e01c      	b.n	8009158 <HAL_UART_Receive+0xfc>
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2260      	movs	r2, #96	@ 0x60
 8009122:	217f      	movs	r1, #127	@ 0x7f
 8009124:	5299      	strh	r1, [r3, r2]
 8009126:	e017      	b.n	8009158 <HAL_UART_Receive+0xfc>
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	689a      	ldr	r2, [r3, #8]
 800912c:	2380      	movs	r3, #128	@ 0x80
 800912e:	055b      	lsls	r3, r3, #21
 8009130:	429a      	cmp	r2, r3
 8009132:	d10d      	bne.n	8009150 <HAL_UART_Receive+0xf4>
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	691b      	ldr	r3, [r3, #16]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d104      	bne.n	8009146 <HAL_UART_Receive+0xea>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2260      	movs	r2, #96	@ 0x60
 8009140:	217f      	movs	r1, #127	@ 0x7f
 8009142:	5299      	strh	r1, [r3, r2]
 8009144:	e008      	b.n	8009158 <HAL_UART_Receive+0xfc>
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2260      	movs	r2, #96	@ 0x60
 800914a:	213f      	movs	r1, #63	@ 0x3f
 800914c:	5299      	strh	r1, [r3, r2]
 800914e:	e003      	b.n	8009158 <HAL_UART_Receive+0xfc>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2260      	movs	r2, #96	@ 0x60
 8009154:	2100      	movs	r1, #0
 8009156:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8009158:	2312      	movs	r3, #18
 800915a:	18fb      	adds	r3, r7, r3
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	2160      	movs	r1, #96	@ 0x60
 8009160:	5a52      	ldrh	r2, [r2, r1]
 8009162:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	689a      	ldr	r2, [r3, #8]
 8009168:	2380      	movs	r3, #128	@ 0x80
 800916a:	015b      	lsls	r3, r3, #5
 800916c:	429a      	cmp	r2, r3
 800916e:	d108      	bne.n	8009182 <HAL_UART_Receive+0x126>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d104      	bne.n	8009182 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8009178:	2300      	movs	r3, #0
 800917a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	61bb      	str	r3, [r7, #24]
 8009180:	e003      	b.n	800918a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009186:	2300      	movs	r3, #0
 8009188:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800918a:	e03a      	b.n	8009202 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800918c:	697a      	ldr	r2, [r7, #20]
 800918e:	68f8      	ldr	r0, [r7, #12]
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	9300      	str	r3, [sp, #0]
 8009194:	0013      	movs	r3, r2
 8009196:	2200      	movs	r2, #0
 8009198:	2120      	movs	r1, #32
 800919a:	f000 fc61 	bl	8009a60 <UART_WaitOnFlagUntilTimeout>
 800919e:	1e03      	subs	r3, r0, #0
 80091a0:	d005      	beq.n	80091ae <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	228c      	movs	r2, #140	@ 0x8c
 80091a6:	2120      	movs	r1, #32
 80091a8:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80091aa:	2303      	movs	r3, #3
 80091ac:	e036      	b.n	800921c <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10e      	bne.n	80091d2 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	2212      	movs	r2, #18
 80091be:	18ba      	adds	r2, r7, r2
 80091c0:	8812      	ldrh	r2, [r2, #0]
 80091c2:	4013      	ands	r3, r2
 80091c4:	b29a      	uxth	r2, r3
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	3302      	adds	r3, #2
 80091ce:	61bb      	str	r3, [r7, #24]
 80091d0:	e00e      	b.n	80091f0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	2212      	movs	r2, #18
 80091dc:	18ba      	adds	r2, r7, r2
 80091de:	8812      	ldrh	r2, [r2, #0]
 80091e0:	b2d2      	uxtb	r2, r2
 80091e2:	4013      	ands	r3, r2
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	69fb      	ldr	r3, [r7, #28]
 80091e8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80091ea:	69fb      	ldr	r3, [r7, #28]
 80091ec:	3301      	adds	r3, #1
 80091ee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	225e      	movs	r2, #94	@ 0x5e
 80091f4:	5a9b      	ldrh	r3, [r3, r2]
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	3b01      	subs	r3, #1
 80091fa:	b299      	uxth	r1, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	225e      	movs	r2, #94	@ 0x5e
 8009200:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	225e      	movs	r2, #94	@ 0x5e
 8009206:	5a9b      	ldrh	r3, [r3, r2]
 8009208:	b29b      	uxth	r3, r3
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1be      	bne.n	800918c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	228c      	movs	r2, #140	@ 0x8c
 8009212:	2120      	movs	r1, #32
 8009214:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	e000      	b.n	800921c <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800921a:	2302      	movs	r3, #2
  }
}
 800921c:	0018      	movs	r0, r3
 800921e:	46bd      	mov	sp, r7
 8009220:	b008      	add	sp, #32
 8009222:	bd80      	pop	{r7, pc}
 8009224:	000001ff 	.word	0x000001ff

08009228 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009228:	b5b0      	push	{r4, r5, r7, lr}
 800922a:	b090      	sub	sp, #64	@ 0x40
 800922c:	af00      	add	r7, sp, #0
 800922e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009230:	231a      	movs	r3, #26
 8009232:	2220      	movs	r2, #32
 8009234:	189b      	adds	r3, r3, r2
 8009236:	19db      	adds	r3, r3, r7
 8009238:	2200      	movs	r2, #0
 800923a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800923c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923e:	689a      	ldr	r2, [r3, #8]
 8009240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009242:	691b      	ldr	r3, [r3, #16]
 8009244:	431a      	orrs	r2, r3
 8009246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009248:	695b      	ldr	r3, [r3, #20]
 800924a:	431a      	orrs	r2, r3
 800924c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924e:	69db      	ldr	r3, [r3, #28]
 8009250:	4313      	orrs	r3, r2
 8009252:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4aaf      	ldr	r2, [pc, #700]	@ (8009518 <UART_SetConfig+0x2f0>)
 800925c:	4013      	ands	r3, r2
 800925e:	0019      	movs	r1, r3
 8009260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009266:	430b      	orrs	r3, r1
 8009268:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800926a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	4aaa      	ldr	r2, [pc, #680]	@ (800951c <UART_SetConfig+0x2f4>)
 8009272:	4013      	ands	r3, r2
 8009274:	0018      	movs	r0, r3
 8009276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009278:	68d9      	ldr	r1, [r3, #12]
 800927a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	0003      	movs	r3, r0
 8009280:	430b      	orrs	r3, r1
 8009282:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009286:	699b      	ldr	r3, [r3, #24]
 8009288:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800928a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4aa4      	ldr	r2, [pc, #656]	@ (8009520 <UART_SetConfig+0x2f8>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d004      	beq.n	800929e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009296:	6a1b      	ldr	r3, [r3, #32]
 8009298:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800929a:	4313      	orrs	r3, r2
 800929c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800929e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	4a9f      	ldr	r2, [pc, #636]	@ (8009524 <UART_SetConfig+0x2fc>)
 80092a6:	4013      	ands	r3, r2
 80092a8:	0019      	movs	r1, r3
 80092aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b0:	430b      	orrs	r3, r1
 80092b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ba:	220f      	movs	r2, #15
 80092bc:	4393      	bics	r3, r2
 80092be:	0018      	movs	r0, r3
 80092c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80092c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	0003      	movs	r3, r0
 80092ca:	430b      	orrs	r3, r1
 80092cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a95      	ldr	r2, [pc, #596]	@ (8009528 <UART_SetConfig+0x300>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d131      	bne.n	800933c <UART_SetConfig+0x114>
 80092d8:	4b94      	ldr	r3, [pc, #592]	@ (800952c <UART_SetConfig+0x304>)
 80092da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092dc:	2203      	movs	r2, #3
 80092de:	4013      	ands	r3, r2
 80092e0:	2b03      	cmp	r3, #3
 80092e2:	d01d      	beq.n	8009320 <UART_SetConfig+0xf8>
 80092e4:	d823      	bhi.n	800932e <UART_SetConfig+0x106>
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	d00c      	beq.n	8009304 <UART_SetConfig+0xdc>
 80092ea:	d820      	bhi.n	800932e <UART_SetConfig+0x106>
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d002      	beq.n	80092f6 <UART_SetConfig+0xce>
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d00e      	beq.n	8009312 <UART_SetConfig+0xea>
 80092f4:	e01b      	b.n	800932e <UART_SetConfig+0x106>
 80092f6:	231b      	movs	r3, #27
 80092f8:	2220      	movs	r2, #32
 80092fa:	189b      	adds	r3, r3, r2
 80092fc:	19db      	adds	r3, r3, r7
 80092fe:	2200      	movs	r2, #0
 8009300:	701a      	strb	r2, [r3, #0]
 8009302:	e0b4      	b.n	800946e <UART_SetConfig+0x246>
 8009304:	231b      	movs	r3, #27
 8009306:	2220      	movs	r2, #32
 8009308:	189b      	adds	r3, r3, r2
 800930a:	19db      	adds	r3, r3, r7
 800930c:	2202      	movs	r2, #2
 800930e:	701a      	strb	r2, [r3, #0]
 8009310:	e0ad      	b.n	800946e <UART_SetConfig+0x246>
 8009312:	231b      	movs	r3, #27
 8009314:	2220      	movs	r2, #32
 8009316:	189b      	adds	r3, r3, r2
 8009318:	19db      	adds	r3, r3, r7
 800931a:	2204      	movs	r2, #4
 800931c:	701a      	strb	r2, [r3, #0]
 800931e:	e0a6      	b.n	800946e <UART_SetConfig+0x246>
 8009320:	231b      	movs	r3, #27
 8009322:	2220      	movs	r2, #32
 8009324:	189b      	adds	r3, r3, r2
 8009326:	19db      	adds	r3, r3, r7
 8009328:	2208      	movs	r2, #8
 800932a:	701a      	strb	r2, [r3, #0]
 800932c:	e09f      	b.n	800946e <UART_SetConfig+0x246>
 800932e:	231b      	movs	r3, #27
 8009330:	2220      	movs	r2, #32
 8009332:	189b      	adds	r3, r3, r2
 8009334:	19db      	adds	r3, r3, r7
 8009336:	2210      	movs	r2, #16
 8009338:	701a      	strb	r2, [r3, #0]
 800933a:	e098      	b.n	800946e <UART_SetConfig+0x246>
 800933c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a7b      	ldr	r2, [pc, #492]	@ (8009530 <UART_SetConfig+0x308>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d131      	bne.n	80093aa <UART_SetConfig+0x182>
 8009346:	4b79      	ldr	r3, [pc, #484]	@ (800952c <UART_SetConfig+0x304>)
 8009348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800934a:	220c      	movs	r2, #12
 800934c:	4013      	ands	r3, r2
 800934e:	2b0c      	cmp	r3, #12
 8009350:	d01d      	beq.n	800938e <UART_SetConfig+0x166>
 8009352:	d823      	bhi.n	800939c <UART_SetConfig+0x174>
 8009354:	2b08      	cmp	r3, #8
 8009356:	d00c      	beq.n	8009372 <UART_SetConfig+0x14a>
 8009358:	d820      	bhi.n	800939c <UART_SetConfig+0x174>
 800935a:	2b00      	cmp	r3, #0
 800935c:	d002      	beq.n	8009364 <UART_SetConfig+0x13c>
 800935e:	2b04      	cmp	r3, #4
 8009360:	d00e      	beq.n	8009380 <UART_SetConfig+0x158>
 8009362:	e01b      	b.n	800939c <UART_SetConfig+0x174>
 8009364:	231b      	movs	r3, #27
 8009366:	2220      	movs	r2, #32
 8009368:	189b      	adds	r3, r3, r2
 800936a:	19db      	adds	r3, r3, r7
 800936c:	2200      	movs	r2, #0
 800936e:	701a      	strb	r2, [r3, #0]
 8009370:	e07d      	b.n	800946e <UART_SetConfig+0x246>
 8009372:	231b      	movs	r3, #27
 8009374:	2220      	movs	r2, #32
 8009376:	189b      	adds	r3, r3, r2
 8009378:	19db      	adds	r3, r3, r7
 800937a:	2202      	movs	r2, #2
 800937c:	701a      	strb	r2, [r3, #0]
 800937e:	e076      	b.n	800946e <UART_SetConfig+0x246>
 8009380:	231b      	movs	r3, #27
 8009382:	2220      	movs	r2, #32
 8009384:	189b      	adds	r3, r3, r2
 8009386:	19db      	adds	r3, r3, r7
 8009388:	2204      	movs	r2, #4
 800938a:	701a      	strb	r2, [r3, #0]
 800938c:	e06f      	b.n	800946e <UART_SetConfig+0x246>
 800938e:	231b      	movs	r3, #27
 8009390:	2220      	movs	r2, #32
 8009392:	189b      	adds	r3, r3, r2
 8009394:	19db      	adds	r3, r3, r7
 8009396:	2208      	movs	r2, #8
 8009398:	701a      	strb	r2, [r3, #0]
 800939a:	e068      	b.n	800946e <UART_SetConfig+0x246>
 800939c:	231b      	movs	r3, #27
 800939e:	2220      	movs	r2, #32
 80093a0:	189b      	adds	r3, r3, r2
 80093a2:	19db      	adds	r3, r3, r7
 80093a4:	2210      	movs	r2, #16
 80093a6:	701a      	strb	r2, [r3, #0]
 80093a8:	e061      	b.n	800946e <UART_SetConfig+0x246>
 80093aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a61      	ldr	r2, [pc, #388]	@ (8009534 <UART_SetConfig+0x30c>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d106      	bne.n	80093c2 <UART_SetConfig+0x19a>
 80093b4:	231b      	movs	r3, #27
 80093b6:	2220      	movs	r2, #32
 80093b8:	189b      	adds	r3, r3, r2
 80093ba:	19db      	adds	r3, r3, r7
 80093bc:	2200      	movs	r2, #0
 80093be:	701a      	strb	r2, [r3, #0]
 80093c0:	e055      	b.n	800946e <UART_SetConfig+0x246>
 80093c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a5c      	ldr	r2, [pc, #368]	@ (8009538 <UART_SetConfig+0x310>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d106      	bne.n	80093da <UART_SetConfig+0x1b2>
 80093cc:	231b      	movs	r3, #27
 80093ce:	2220      	movs	r2, #32
 80093d0:	189b      	adds	r3, r3, r2
 80093d2:	19db      	adds	r3, r3, r7
 80093d4:	2200      	movs	r2, #0
 80093d6:	701a      	strb	r2, [r3, #0]
 80093d8:	e049      	b.n	800946e <UART_SetConfig+0x246>
 80093da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a50      	ldr	r2, [pc, #320]	@ (8009520 <UART_SetConfig+0x2f8>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d13e      	bne.n	8009462 <UART_SetConfig+0x23a>
 80093e4:	4b51      	ldr	r3, [pc, #324]	@ (800952c <UART_SetConfig+0x304>)
 80093e6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80093e8:	23c0      	movs	r3, #192	@ 0xc0
 80093ea:	011b      	lsls	r3, r3, #4
 80093ec:	4013      	ands	r3, r2
 80093ee:	22c0      	movs	r2, #192	@ 0xc0
 80093f0:	0112      	lsls	r2, r2, #4
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d027      	beq.n	8009446 <UART_SetConfig+0x21e>
 80093f6:	22c0      	movs	r2, #192	@ 0xc0
 80093f8:	0112      	lsls	r2, r2, #4
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d82a      	bhi.n	8009454 <UART_SetConfig+0x22c>
 80093fe:	2280      	movs	r2, #128	@ 0x80
 8009400:	0112      	lsls	r2, r2, #4
 8009402:	4293      	cmp	r3, r2
 8009404:	d011      	beq.n	800942a <UART_SetConfig+0x202>
 8009406:	2280      	movs	r2, #128	@ 0x80
 8009408:	0112      	lsls	r2, r2, #4
 800940a:	4293      	cmp	r3, r2
 800940c:	d822      	bhi.n	8009454 <UART_SetConfig+0x22c>
 800940e:	2b00      	cmp	r3, #0
 8009410:	d004      	beq.n	800941c <UART_SetConfig+0x1f4>
 8009412:	2280      	movs	r2, #128	@ 0x80
 8009414:	00d2      	lsls	r2, r2, #3
 8009416:	4293      	cmp	r3, r2
 8009418:	d00e      	beq.n	8009438 <UART_SetConfig+0x210>
 800941a:	e01b      	b.n	8009454 <UART_SetConfig+0x22c>
 800941c:	231b      	movs	r3, #27
 800941e:	2220      	movs	r2, #32
 8009420:	189b      	adds	r3, r3, r2
 8009422:	19db      	adds	r3, r3, r7
 8009424:	2200      	movs	r2, #0
 8009426:	701a      	strb	r2, [r3, #0]
 8009428:	e021      	b.n	800946e <UART_SetConfig+0x246>
 800942a:	231b      	movs	r3, #27
 800942c:	2220      	movs	r2, #32
 800942e:	189b      	adds	r3, r3, r2
 8009430:	19db      	adds	r3, r3, r7
 8009432:	2202      	movs	r2, #2
 8009434:	701a      	strb	r2, [r3, #0]
 8009436:	e01a      	b.n	800946e <UART_SetConfig+0x246>
 8009438:	231b      	movs	r3, #27
 800943a:	2220      	movs	r2, #32
 800943c:	189b      	adds	r3, r3, r2
 800943e:	19db      	adds	r3, r3, r7
 8009440:	2204      	movs	r2, #4
 8009442:	701a      	strb	r2, [r3, #0]
 8009444:	e013      	b.n	800946e <UART_SetConfig+0x246>
 8009446:	231b      	movs	r3, #27
 8009448:	2220      	movs	r2, #32
 800944a:	189b      	adds	r3, r3, r2
 800944c:	19db      	adds	r3, r3, r7
 800944e:	2208      	movs	r2, #8
 8009450:	701a      	strb	r2, [r3, #0]
 8009452:	e00c      	b.n	800946e <UART_SetConfig+0x246>
 8009454:	231b      	movs	r3, #27
 8009456:	2220      	movs	r2, #32
 8009458:	189b      	adds	r3, r3, r2
 800945a:	19db      	adds	r3, r3, r7
 800945c:	2210      	movs	r2, #16
 800945e:	701a      	strb	r2, [r3, #0]
 8009460:	e005      	b.n	800946e <UART_SetConfig+0x246>
 8009462:	231b      	movs	r3, #27
 8009464:	2220      	movs	r2, #32
 8009466:	189b      	adds	r3, r3, r2
 8009468:	19db      	adds	r3, r3, r7
 800946a:	2210      	movs	r2, #16
 800946c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800946e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a2b      	ldr	r2, [pc, #172]	@ (8009520 <UART_SetConfig+0x2f8>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d000      	beq.n	800947a <UART_SetConfig+0x252>
 8009478:	e0a9      	b.n	80095ce <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800947a:	231b      	movs	r3, #27
 800947c:	2220      	movs	r2, #32
 800947e:	189b      	adds	r3, r3, r2
 8009480:	19db      	adds	r3, r3, r7
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	2b08      	cmp	r3, #8
 8009486:	d015      	beq.n	80094b4 <UART_SetConfig+0x28c>
 8009488:	dc18      	bgt.n	80094bc <UART_SetConfig+0x294>
 800948a:	2b04      	cmp	r3, #4
 800948c:	d00d      	beq.n	80094aa <UART_SetConfig+0x282>
 800948e:	dc15      	bgt.n	80094bc <UART_SetConfig+0x294>
 8009490:	2b00      	cmp	r3, #0
 8009492:	d002      	beq.n	800949a <UART_SetConfig+0x272>
 8009494:	2b02      	cmp	r3, #2
 8009496:	d005      	beq.n	80094a4 <UART_SetConfig+0x27c>
 8009498:	e010      	b.n	80094bc <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800949a:	f7ff fa5f 	bl	800895c <HAL_RCC_GetPCLK1Freq>
 800949e:	0003      	movs	r3, r0
 80094a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094a2:	e014      	b.n	80094ce <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094a4:	4b25      	ldr	r3, [pc, #148]	@ (800953c <UART_SetConfig+0x314>)
 80094a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094a8:	e011      	b.n	80094ce <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094aa:	f7ff f9cb 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 80094ae:	0003      	movs	r3, r0
 80094b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094b2:	e00c      	b.n	80094ce <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094b4:	2380      	movs	r3, #128	@ 0x80
 80094b6:	021b      	lsls	r3, r3, #8
 80094b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80094ba:	e008      	b.n	80094ce <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80094bc:	2300      	movs	r3, #0
 80094be:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80094c0:	231a      	movs	r3, #26
 80094c2:	2220      	movs	r2, #32
 80094c4:	189b      	adds	r3, r3, r2
 80094c6:	19db      	adds	r3, r3, r7
 80094c8:	2201      	movs	r2, #1
 80094ca:	701a      	strb	r2, [r3, #0]
        break;
 80094cc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80094ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d100      	bne.n	80094d6 <UART_SetConfig+0x2ae>
 80094d4:	e14b      	b.n	800976e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80094d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094da:	4b19      	ldr	r3, [pc, #100]	@ (8009540 <UART_SetConfig+0x318>)
 80094dc:	0052      	lsls	r2, r2, #1
 80094de:	5ad3      	ldrh	r3, [r2, r3]
 80094e0:	0019      	movs	r1, r3
 80094e2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80094e4:	f7f6 fe34 	bl	8000150 <__udivsi3>
 80094e8:	0003      	movs	r3, r0
 80094ea:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80094ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ee:	685a      	ldr	r2, [r3, #4]
 80094f0:	0013      	movs	r3, r2
 80094f2:	005b      	lsls	r3, r3, #1
 80094f4:	189b      	adds	r3, r3, r2
 80094f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d305      	bcc.n	8009508 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80094fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009502:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009504:	429a      	cmp	r2, r3
 8009506:	d91d      	bls.n	8009544 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8009508:	231a      	movs	r3, #26
 800950a:	2220      	movs	r2, #32
 800950c:	189b      	adds	r3, r3, r2
 800950e:	19db      	adds	r3, r3, r7
 8009510:	2201      	movs	r2, #1
 8009512:	701a      	strb	r2, [r3, #0]
 8009514:	e12b      	b.n	800976e <UART_SetConfig+0x546>
 8009516:	46c0      	nop			@ (mov r8, r8)
 8009518:	cfff69f3 	.word	0xcfff69f3
 800951c:	ffffcfff 	.word	0xffffcfff
 8009520:	40008000 	.word	0x40008000
 8009524:	11fff4ff 	.word	0x11fff4ff
 8009528:	40013800 	.word	0x40013800
 800952c:	40021000 	.word	0x40021000
 8009530:	40004400 	.word	0x40004400
 8009534:	40004800 	.word	0x40004800
 8009538:	40004c00 	.word	0x40004c00
 800953c:	00f42400 	.word	0x00f42400
 8009540:	0800dc40 	.word	0x0800dc40
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009546:	61bb      	str	r3, [r7, #24]
 8009548:	2300      	movs	r3, #0
 800954a:	61fb      	str	r3, [r7, #28]
 800954c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009550:	4b92      	ldr	r3, [pc, #584]	@ (800979c <UART_SetConfig+0x574>)
 8009552:	0052      	lsls	r2, r2, #1
 8009554:	5ad3      	ldrh	r3, [r2, r3]
 8009556:	613b      	str	r3, [r7, #16]
 8009558:	2300      	movs	r3, #0
 800955a:	617b      	str	r3, [r7, #20]
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	69b8      	ldr	r0, [r7, #24]
 8009562:	69f9      	ldr	r1, [r7, #28]
 8009564:	f7f6 ffe2 	bl	800052c <__aeabi_uldivmod>
 8009568:	0002      	movs	r2, r0
 800956a:	000b      	movs	r3, r1
 800956c:	0e11      	lsrs	r1, r2, #24
 800956e:	021d      	lsls	r5, r3, #8
 8009570:	430d      	orrs	r5, r1
 8009572:	0214      	lsls	r4, r2, #8
 8009574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009576:	685b      	ldr	r3, [r3, #4]
 8009578:	085b      	lsrs	r3, r3, #1
 800957a:	60bb      	str	r3, [r7, #8]
 800957c:	2300      	movs	r3, #0
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	68b8      	ldr	r0, [r7, #8]
 8009582:	68f9      	ldr	r1, [r7, #12]
 8009584:	1900      	adds	r0, r0, r4
 8009586:	4169      	adcs	r1, r5
 8009588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	603b      	str	r3, [r7, #0]
 800958e:	2300      	movs	r3, #0
 8009590:	607b      	str	r3, [r7, #4]
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f7f6 ffc9 	bl	800052c <__aeabi_uldivmod>
 800959a:	0002      	movs	r2, r0
 800959c:	000b      	movs	r3, r1
 800959e:	0013      	movs	r3, r2
 80095a0:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80095a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095a4:	23c0      	movs	r3, #192	@ 0xc0
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d309      	bcc.n	80095c0 <UART_SetConfig+0x398>
 80095ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ae:	2380      	movs	r3, #128	@ 0x80
 80095b0:	035b      	lsls	r3, r3, #13
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d204      	bcs.n	80095c0 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80095b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095bc:	60da      	str	r2, [r3, #12]
 80095be:	e0d6      	b.n	800976e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80095c0:	231a      	movs	r3, #26
 80095c2:	2220      	movs	r2, #32
 80095c4:	189b      	adds	r3, r3, r2
 80095c6:	19db      	adds	r3, r3, r7
 80095c8:	2201      	movs	r2, #1
 80095ca:	701a      	strb	r2, [r3, #0]
 80095cc:	e0cf      	b.n	800976e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d0:	69da      	ldr	r2, [r3, #28]
 80095d2:	2380      	movs	r3, #128	@ 0x80
 80095d4:	021b      	lsls	r3, r3, #8
 80095d6:	429a      	cmp	r2, r3
 80095d8:	d000      	beq.n	80095dc <UART_SetConfig+0x3b4>
 80095da:	e070      	b.n	80096be <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80095dc:	231b      	movs	r3, #27
 80095de:	2220      	movs	r2, #32
 80095e0:	189b      	adds	r3, r3, r2
 80095e2:	19db      	adds	r3, r3, r7
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	2b08      	cmp	r3, #8
 80095e8:	d015      	beq.n	8009616 <UART_SetConfig+0x3ee>
 80095ea:	dc18      	bgt.n	800961e <UART_SetConfig+0x3f6>
 80095ec:	2b04      	cmp	r3, #4
 80095ee:	d00d      	beq.n	800960c <UART_SetConfig+0x3e4>
 80095f0:	dc15      	bgt.n	800961e <UART_SetConfig+0x3f6>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d002      	beq.n	80095fc <UART_SetConfig+0x3d4>
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	d005      	beq.n	8009606 <UART_SetConfig+0x3de>
 80095fa:	e010      	b.n	800961e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095fc:	f7ff f9ae 	bl	800895c <HAL_RCC_GetPCLK1Freq>
 8009600:	0003      	movs	r3, r0
 8009602:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009604:	e014      	b.n	8009630 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009606:	4b66      	ldr	r3, [pc, #408]	@ (80097a0 <UART_SetConfig+0x578>)
 8009608:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800960a:	e011      	b.n	8009630 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800960c:	f7ff f91a 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 8009610:	0003      	movs	r3, r0
 8009612:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009614:	e00c      	b.n	8009630 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009616:	2380      	movs	r3, #128	@ 0x80
 8009618:	021b      	lsls	r3, r3, #8
 800961a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800961c:	e008      	b.n	8009630 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800961e:	2300      	movs	r3, #0
 8009620:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009622:	231a      	movs	r3, #26
 8009624:	2220      	movs	r2, #32
 8009626:	189b      	adds	r3, r3, r2
 8009628:	19db      	adds	r3, r3, r7
 800962a:	2201      	movs	r2, #1
 800962c:	701a      	strb	r2, [r3, #0]
        break;
 800962e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009632:	2b00      	cmp	r3, #0
 8009634:	d100      	bne.n	8009638 <UART_SetConfig+0x410>
 8009636:	e09a      	b.n	800976e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800963c:	4b57      	ldr	r3, [pc, #348]	@ (800979c <UART_SetConfig+0x574>)
 800963e:	0052      	lsls	r2, r2, #1
 8009640:	5ad3      	ldrh	r3, [r2, r3]
 8009642:	0019      	movs	r1, r3
 8009644:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009646:	f7f6 fd83 	bl	8000150 <__udivsi3>
 800964a:	0003      	movs	r3, r0
 800964c:	005a      	lsls	r2, r3, #1
 800964e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	085b      	lsrs	r3, r3, #1
 8009654:	18d2      	adds	r2, r2, r3
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	0019      	movs	r1, r3
 800965c:	0010      	movs	r0, r2
 800965e:	f7f6 fd77 	bl	8000150 <__udivsi3>
 8009662:	0003      	movs	r3, r0
 8009664:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009668:	2b0f      	cmp	r3, #15
 800966a:	d921      	bls.n	80096b0 <UART_SetConfig+0x488>
 800966c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800966e:	2380      	movs	r3, #128	@ 0x80
 8009670:	025b      	lsls	r3, r3, #9
 8009672:	429a      	cmp	r2, r3
 8009674:	d21c      	bcs.n	80096b0 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009678:	b29a      	uxth	r2, r3
 800967a:	200e      	movs	r0, #14
 800967c:	2420      	movs	r4, #32
 800967e:	1903      	adds	r3, r0, r4
 8009680:	19db      	adds	r3, r3, r7
 8009682:	210f      	movs	r1, #15
 8009684:	438a      	bics	r2, r1
 8009686:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968a:	085b      	lsrs	r3, r3, #1
 800968c:	b29b      	uxth	r3, r3
 800968e:	2207      	movs	r2, #7
 8009690:	4013      	ands	r3, r2
 8009692:	b299      	uxth	r1, r3
 8009694:	1903      	adds	r3, r0, r4
 8009696:	19db      	adds	r3, r3, r7
 8009698:	1902      	adds	r2, r0, r4
 800969a:	19d2      	adds	r2, r2, r7
 800969c:	8812      	ldrh	r2, [r2, #0]
 800969e:	430a      	orrs	r2, r1
 80096a0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80096a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	1902      	adds	r2, r0, r4
 80096a8:	19d2      	adds	r2, r2, r7
 80096aa:	8812      	ldrh	r2, [r2, #0]
 80096ac:	60da      	str	r2, [r3, #12]
 80096ae:	e05e      	b.n	800976e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80096b0:	231a      	movs	r3, #26
 80096b2:	2220      	movs	r2, #32
 80096b4:	189b      	adds	r3, r3, r2
 80096b6:	19db      	adds	r3, r3, r7
 80096b8:	2201      	movs	r2, #1
 80096ba:	701a      	strb	r2, [r3, #0]
 80096bc:	e057      	b.n	800976e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80096be:	231b      	movs	r3, #27
 80096c0:	2220      	movs	r2, #32
 80096c2:	189b      	adds	r3, r3, r2
 80096c4:	19db      	adds	r3, r3, r7
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	2b08      	cmp	r3, #8
 80096ca:	d015      	beq.n	80096f8 <UART_SetConfig+0x4d0>
 80096cc:	dc18      	bgt.n	8009700 <UART_SetConfig+0x4d8>
 80096ce:	2b04      	cmp	r3, #4
 80096d0:	d00d      	beq.n	80096ee <UART_SetConfig+0x4c6>
 80096d2:	dc15      	bgt.n	8009700 <UART_SetConfig+0x4d8>
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d002      	beq.n	80096de <UART_SetConfig+0x4b6>
 80096d8:	2b02      	cmp	r3, #2
 80096da:	d005      	beq.n	80096e8 <UART_SetConfig+0x4c0>
 80096dc:	e010      	b.n	8009700 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096de:	f7ff f93d 	bl	800895c <HAL_RCC_GetPCLK1Freq>
 80096e2:	0003      	movs	r3, r0
 80096e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096e6:	e014      	b.n	8009712 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096e8:	4b2d      	ldr	r3, [pc, #180]	@ (80097a0 <UART_SetConfig+0x578>)
 80096ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096ec:	e011      	b.n	8009712 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80096ee:	f7ff f8a9 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 80096f2:	0003      	movs	r3, r0
 80096f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096f6:	e00c      	b.n	8009712 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096f8:	2380      	movs	r3, #128	@ 0x80
 80096fa:	021b      	lsls	r3, r3, #8
 80096fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80096fe:	e008      	b.n	8009712 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8009700:	2300      	movs	r3, #0
 8009702:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8009704:	231a      	movs	r3, #26
 8009706:	2220      	movs	r2, #32
 8009708:	189b      	adds	r3, r3, r2
 800970a:	19db      	adds	r3, r3, r7
 800970c:	2201      	movs	r2, #1
 800970e:	701a      	strb	r2, [r3, #0]
        break;
 8009710:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8009712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009714:	2b00      	cmp	r3, #0
 8009716:	d02a      	beq.n	800976e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800971c:	4b1f      	ldr	r3, [pc, #124]	@ (800979c <UART_SetConfig+0x574>)
 800971e:	0052      	lsls	r2, r2, #1
 8009720:	5ad3      	ldrh	r3, [r2, r3]
 8009722:	0019      	movs	r1, r3
 8009724:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009726:	f7f6 fd13 	bl	8000150 <__udivsi3>
 800972a:	0003      	movs	r3, r0
 800972c:	001a      	movs	r2, r3
 800972e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	085b      	lsrs	r3, r3, #1
 8009734:	18d2      	adds	r2, r2, r3
 8009736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	0019      	movs	r1, r3
 800973c:	0010      	movs	r0, r2
 800973e:	f7f6 fd07 	bl	8000150 <__udivsi3>
 8009742:	0003      	movs	r3, r0
 8009744:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009748:	2b0f      	cmp	r3, #15
 800974a:	d90a      	bls.n	8009762 <UART_SetConfig+0x53a>
 800974c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800974e:	2380      	movs	r3, #128	@ 0x80
 8009750:	025b      	lsls	r3, r3, #9
 8009752:	429a      	cmp	r2, r3
 8009754:	d205      	bcs.n	8009762 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009758:	b29a      	uxth	r2, r3
 800975a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	60da      	str	r2, [r3, #12]
 8009760:	e005      	b.n	800976e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8009762:	231a      	movs	r3, #26
 8009764:	2220      	movs	r2, #32
 8009766:	189b      	adds	r3, r3, r2
 8009768:	19db      	adds	r3, r3, r7
 800976a:	2201      	movs	r2, #1
 800976c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800976e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009770:	226a      	movs	r2, #106	@ 0x6a
 8009772:	2101      	movs	r1, #1
 8009774:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009778:	2268      	movs	r2, #104	@ 0x68
 800977a:	2101      	movs	r1, #1
 800977c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800977e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009780:	2200      	movs	r2, #0
 8009782:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009786:	2200      	movs	r2, #0
 8009788:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800978a:	231a      	movs	r3, #26
 800978c:	2220      	movs	r2, #32
 800978e:	189b      	adds	r3, r3, r2
 8009790:	19db      	adds	r3, r3, r7
 8009792:	781b      	ldrb	r3, [r3, #0]
}
 8009794:	0018      	movs	r0, r3
 8009796:	46bd      	mov	sp, r7
 8009798:	b010      	add	sp, #64	@ 0x40
 800979a:	bdb0      	pop	{r4, r5, r7, pc}
 800979c:	0800dc40 	.word	0x0800dc40
 80097a0:	00f42400 	.word	0x00f42400

080097a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b0:	2208      	movs	r2, #8
 80097b2:	4013      	ands	r3, r2
 80097b4:	d00b      	beq.n	80097ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	4a4a      	ldr	r2, [pc, #296]	@ (80098e8 <UART_AdvFeatureConfig+0x144>)
 80097be:	4013      	ands	r3, r2
 80097c0:	0019      	movs	r1, r3
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	430a      	orrs	r2, r1
 80097cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097d2:	2201      	movs	r2, #1
 80097d4:	4013      	ands	r3, r2
 80097d6:	d00b      	beq.n	80097f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	4a43      	ldr	r2, [pc, #268]	@ (80098ec <UART_AdvFeatureConfig+0x148>)
 80097e0:	4013      	ands	r3, r2
 80097e2:	0019      	movs	r1, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	430a      	orrs	r2, r1
 80097ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f4:	2202      	movs	r2, #2
 80097f6:	4013      	ands	r3, r2
 80097f8:	d00b      	beq.n	8009812 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	4a3b      	ldr	r2, [pc, #236]	@ (80098f0 <UART_AdvFeatureConfig+0x14c>)
 8009802:	4013      	ands	r3, r2
 8009804:	0019      	movs	r1, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	430a      	orrs	r2, r1
 8009810:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009816:	2204      	movs	r2, #4
 8009818:	4013      	ands	r3, r2
 800981a:	d00b      	beq.n	8009834 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	4a34      	ldr	r2, [pc, #208]	@ (80098f4 <UART_AdvFeatureConfig+0x150>)
 8009824:	4013      	ands	r3, r2
 8009826:	0019      	movs	r1, r3
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	430a      	orrs	r2, r1
 8009832:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009838:	2210      	movs	r2, #16
 800983a:	4013      	ands	r3, r2
 800983c:	d00b      	beq.n	8009856 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	4a2c      	ldr	r2, [pc, #176]	@ (80098f8 <UART_AdvFeatureConfig+0x154>)
 8009846:	4013      	ands	r3, r2
 8009848:	0019      	movs	r1, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	430a      	orrs	r2, r1
 8009854:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800985a:	2220      	movs	r2, #32
 800985c:	4013      	ands	r3, r2
 800985e:	d00b      	beq.n	8009878 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	4a25      	ldr	r2, [pc, #148]	@ (80098fc <UART_AdvFeatureConfig+0x158>)
 8009868:	4013      	ands	r3, r2
 800986a:	0019      	movs	r1, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	430a      	orrs	r2, r1
 8009876:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987c:	2240      	movs	r2, #64	@ 0x40
 800987e:	4013      	ands	r3, r2
 8009880:	d01d      	beq.n	80098be <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	4a1d      	ldr	r2, [pc, #116]	@ (8009900 <UART_AdvFeatureConfig+0x15c>)
 800988a:	4013      	ands	r3, r2
 800988c:	0019      	movs	r1, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800989e:	2380      	movs	r3, #128	@ 0x80
 80098a0:	035b      	lsls	r3, r3, #13
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d10b      	bne.n	80098be <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	4a15      	ldr	r2, [pc, #84]	@ (8009904 <UART_AdvFeatureConfig+0x160>)
 80098ae:	4013      	ands	r3, r2
 80098b0:	0019      	movs	r1, r3
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	430a      	orrs	r2, r1
 80098bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c2:	2280      	movs	r2, #128	@ 0x80
 80098c4:	4013      	ands	r3, r2
 80098c6:	d00b      	beq.n	80098e0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	4a0e      	ldr	r2, [pc, #56]	@ (8009908 <UART_AdvFeatureConfig+0x164>)
 80098d0:	4013      	ands	r3, r2
 80098d2:	0019      	movs	r1, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	430a      	orrs	r2, r1
 80098de:	605a      	str	r2, [r3, #4]
  }
}
 80098e0:	46c0      	nop			@ (mov r8, r8)
 80098e2:	46bd      	mov	sp, r7
 80098e4:	b002      	add	sp, #8
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	ffff7fff 	.word	0xffff7fff
 80098ec:	fffdffff 	.word	0xfffdffff
 80098f0:	fffeffff 	.word	0xfffeffff
 80098f4:	fffbffff 	.word	0xfffbffff
 80098f8:	ffffefff 	.word	0xffffefff
 80098fc:	ffffdfff 	.word	0xffffdfff
 8009900:	ffefffff 	.word	0xffefffff
 8009904:	ff9fffff 	.word	0xff9fffff
 8009908:	fff7ffff 	.word	0xfff7ffff

0800990c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b092      	sub	sp, #72	@ 0x48
 8009910:	af02      	add	r7, sp, #8
 8009912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2290      	movs	r2, #144	@ 0x90
 8009918:	2100      	movs	r1, #0
 800991a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800991c:	f7fd fa24 	bl	8006d68 <HAL_GetTick>
 8009920:	0003      	movs	r3, r0
 8009922:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	2208      	movs	r2, #8
 800992c:	4013      	ands	r3, r2
 800992e:	2b08      	cmp	r3, #8
 8009930:	d12d      	bne.n	800998e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009934:	2280      	movs	r2, #128	@ 0x80
 8009936:	0391      	lsls	r1, r2, #14
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	4a47      	ldr	r2, [pc, #284]	@ (8009a58 <UART_CheckIdleState+0x14c>)
 800993c:	9200      	str	r2, [sp, #0]
 800993e:	2200      	movs	r2, #0
 8009940:	f000 f88e 	bl	8009a60 <UART_WaitOnFlagUntilTimeout>
 8009944:	1e03      	subs	r3, r0, #0
 8009946:	d022      	beq.n	800998e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009948:	f3ef 8310 	mrs	r3, PRIMASK
 800994c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800994e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009950:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009952:	2301      	movs	r3, #1
 8009954:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009958:	f383 8810 	msr	PRIMASK, r3
}
 800995c:	46c0      	nop			@ (mov r8, r8)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	2180      	movs	r1, #128	@ 0x80
 800996a:	438a      	bics	r2, r1
 800996c:	601a      	str	r2, [r3, #0]
 800996e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009970:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009974:	f383 8810 	msr	PRIMASK, r3
}
 8009978:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2288      	movs	r2, #136	@ 0x88
 800997e:	2120      	movs	r1, #32
 8009980:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2284      	movs	r2, #132	@ 0x84
 8009986:	2100      	movs	r1, #0
 8009988:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800998a:	2303      	movs	r3, #3
 800998c:	e060      	b.n	8009a50 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2204      	movs	r2, #4
 8009996:	4013      	ands	r3, r2
 8009998:	2b04      	cmp	r3, #4
 800999a:	d146      	bne.n	8009a2a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800999c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800999e:	2280      	movs	r2, #128	@ 0x80
 80099a0:	03d1      	lsls	r1, r2, #15
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	4a2c      	ldr	r2, [pc, #176]	@ (8009a58 <UART_CheckIdleState+0x14c>)
 80099a6:	9200      	str	r2, [sp, #0]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f000 f859 	bl	8009a60 <UART_WaitOnFlagUntilTimeout>
 80099ae:	1e03      	subs	r3, r0, #0
 80099b0:	d03b      	beq.n	8009a2a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099b2:	f3ef 8310 	mrs	r3, PRIMASK
 80099b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80099b8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80099bc:	2301      	movs	r3, #1
 80099be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	f383 8810 	msr	PRIMASK, r3
}
 80099c6:	46c0      	nop			@ (mov r8, r8)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4922      	ldr	r1, [pc, #136]	@ (8009a5c <UART_CheckIdleState+0x150>)
 80099d4:	400a      	ands	r2, r1
 80099d6:	601a      	str	r2, [r3, #0]
 80099d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	f383 8810 	msr	PRIMASK, r3
}
 80099e2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099e4:	f3ef 8310 	mrs	r3, PRIMASK
 80099e8:	61bb      	str	r3, [r7, #24]
  return(result);
 80099ea:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80099ee:	2301      	movs	r3, #1
 80099f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	f383 8810 	msr	PRIMASK, r3
}
 80099f8:	46c0      	nop			@ (mov r8, r8)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	689a      	ldr	r2, [r3, #8]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2101      	movs	r1, #1
 8009a06:	438a      	bics	r2, r1
 8009a08:	609a      	str	r2, [r3, #8]
 8009a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a0c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a0e:	6a3b      	ldr	r3, [r7, #32]
 8009a10:	f383 8810 	msr	PRIMASK, r3
}
 8009a14:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	228c      	movs	r2, #140	@ 0x8c
 8009a1a:	2120      	movs	r1, #32
 8009a1c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2284      	movs	r2, #132	@ 0x84
 8009a22:	2100      	movs	r1, #0
 8009a24:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a26:	2303      	movs	r3, #3
 8009a28:	e012      	b.n	8009a50 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2288      	movs	r2, #136	@ 0x88
 8009a2e:	2120      	movs	r1, #32
 8009a30:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	228c      	movs	r2, #140	@ 0x8c
 8009a36:	2120      	movs	r1, #32
 8009a38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2200      	movs	r2, #0
 8009a44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2284      	movs	r2, #132	@ 0x84
 8009a4a:	2100      	movs	r1, #0
 8009a4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
}
 8009a50:	0018      	movs	r0, r3
 8009a52:	46bd      	mov	sp, r7
 8009a54:	b010      	add	sp, #64	@ 0x40
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	01ffffff 	.word	0x01ffffff
 8009a5c:	fffffedf 	.word	0xfffffedf

08009a60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	60f8      	str	r0, [r7, #12]
 8009a68:	60b9      	str	r1, [r7, #8]
 8009a6a:	603b      	str	r3, [r7, #0]
 8009a6c:	1dfb      	adds	r3, r7, #7
 8009a6e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a70:	e051      	b.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	3301      	adds	r3, #1
 8009a76:	d04e      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a78:	f7fd f976 	bl	8006d68 <HAL_GetTick>
 8009a7c:	0002      	movs	r2, r0
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	1ad3      	subs	r3, r2, r3
 8009a82:	69ba      	ldr	r2, [r7, #24]
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d302      	bcc.n	8009a8e <UART_WaitOnFlagUntilTimeout+0x2e>
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d101      	bne.n	8009a92 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009a8e:	2303      	movs	r3, #3
 8009a90:	e051      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	2204      	movs	r2, #4
 8009a9a:	4013      	ands	r3, r2
 8009a9c:	d03b      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	2b80      	cmp	r3, #128	@ 0x80
 8009aa2:	d038      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb6>
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	2b40      	cmp	r3, #64	@ 0x40
 8009aa8:	d035      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	69db      	ldr	r3, [r3, #28]
 8009ab0:	2208      	movs	r2, #8
 8009ab2:	4013      	ands	r3, r2
 8009ab4:	2b08      	cmp	r3, #8
 8009ab6:	d111      	bne.n	8009adc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2208      	movs	r2, #8
 8009abe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	0018      	movs	r0, r3
 8009ac4:	f000 f83c 	bl	8009b40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2290      	movs	r2, #144	@ 0x90
 8009acc:	2108      	movs	r1, #8
 8009ace:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2284      	movs	r2, #132	@ 0x84
 8009ad4:	2100      	movs	r1, #0
 8009ad6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009ad8:	2301      	movs	r3, #1
 8009ada:	e02c      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	69da      	ldr	r2, [r3, #28]
 8009ae2:	2380      	movs	r3, #128	@ 0x80
 8009ae4:	011b      	lsls	r3, r3, #4
 8009ae6:	401a      	ands	r2, r3
 8009ae8:	2380      	movs	r3, #128	@ 0x80
 8009aea:	011b      	lsls	r3, r3, #4
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d112      	bne.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2280      	movs	r2, #128	@ 0x80
 8009af6:	0112      	lsls	r2, r2, #4
 8009af8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	0018      	movs	r0, r3
 8009afe:	f000 f81f 	bl	8009b40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2290      	movs	r2, #144	@ 0x90
 8009b06:	2120      	movs	r1, #32
 8009b08:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2284      	movs	r2, #132	@ 0x84
 8009b0e:	2100      	movs	r1, #0
 8009b10:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e00f      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	69db      	ldr	r3, [r3, #28]
 8009b1c:	68ba      	ldr	r2, [r7, #8]
 8009b1e:	4013      	ands	r3, r2
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	425a      	negs	r2, r3
 8009b26:	4153      	adcs	r3, r2
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	001a      	movs	r2, r3
 8009b2c:	1dfb      	adds	r3, r7, #7
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d09e      	beq.n	8009a72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	0018      	movs	r0, r3
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	b004      	add	sp, #16
 8009b3c:	bd80      	pop	{r7, pc}
	...

08009b40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b08e      	sub	sp, #56	@ 0x38
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b48:	f3ef 8310 	mrs	r3, PRIMASK
 8009b4c:	617b      	str	r3, [r7, #20]
  return(result);
 8009b4e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b52:	2301      	movs	r3, #1
 8009b54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b56:	69bb      	ldr	r3, [r7, #24]
 8009b58:	f383 8810 	msr	PRIMASK, r3
}
 8009b5c:	46c0      	nop			@ (mov r8, r8)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4926      	ldr	r1, [pc, #152]	@ (8009c04 <UART_EndRxTransfer+0xc4>)
 8009b6a:	400a      	ands	r2, r1
 8009b6c:	601a      	str	r2, [r3, #0]
 8009b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	f383 8810 	msr	PRIMASK, r3
}
 8009b78:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b7a:	f3ef 8310 	mrs	r3, PRIMASK
 8009b7e:	623b      	str	r3, [r7, #32]
  return(result);
 8009b80:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b82:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b84:	2301      	movs	r3, #1
 8009b86:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8a:	f383 8810 	msr	PRIMASK, r3
}
 8009b8e:	46c0      	nop			@ (mov r8, r8)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	689a      	ldr	r2, [r3, #8]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	491b      	ldr	r1, [pc, #108]	@ (8009c08 <UART_EndRxTransfer+0xc8>)
 8009b9c:	400a      	ands	r2, r1
 8009b9e:	609a      	str	r2, [r3, #8]
 8009ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba6:	f383 8810 	msr	PRIMASK, r3
}
 8009baa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d118      	bne.n	8009be6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009bb4:	f3ef 8310 	mrs	r3, PRIMASK
 8009bb8:	60bb      	str	r3, [r7, #8]
  return(result);
 8009bba:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f383 8810 	msr	PRIMASK, r3
}
 8009bc8:	46c0      	nop			@ (mov r8, r8)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	681a      	ldr	r2, [r3, #0]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	2110      	movs	r1, #16
 8009bd6:	438a      	bics	r2, r1
 8009bd8:	601a      	str	r2, [r3, #0]
 8009bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bdc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	f383 8810 	msr	PRIMASK, r3
}
 8009be4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	228c      	movs	r2, #140	@ 0x8c
 8009bea:	2120      	movs	r1, #32
 8009bec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009bfa:	46c0      	nop			@ (mov r8, r8)
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	b00e      	add	sp, #56	@ 0x38
 8009c00:	bd80      	pop	{r7, pc}
 8009c02:	46c0      	nop			@ (mov r8, r8)
 8009c04:	fffffedf 	.word	0xfffffedf
 8009c08:	effffffe 	.word	0xeffffffe

08009c0c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b084      	sub	sp, #16
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2284      	movs	r2, #132	@ 0x84
 8009c18:	5c9b      	ldrb	r3, [r3, r2]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d101      	bne.n	8009c22 <HAL_UARTEx_DisableFifoMode+0x16>
 8009c1e:	2302      	movs	r3, #2
 8009c20:	e027      	b.n	8009c72 <HAL_UARTEx_DisableFifoMode+0x66>
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2284      	movs	r2, #132	@ 0x84
 8009c26:	2101      	movs	r1, #1
 8009c28:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2288      	movs	r2, #136	@ 0x88
 8009c2e:	2124      	movs	r1, #36	@ 0x24
 8009c30:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681a      	ldr	r2, [r3, #0]
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2101      	movs	r1, #1
 8009c46:	438a      	bics	r2, r1
 8009c48:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8009c7c <HAL_UARTEx_DisableFifoMode+0x70>)
 8009c4e:	4013      	ands	r3, r2
 8009c50:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2288      	movs	r2, #136	@ 0x88
 8009c64:	2120      	movs	r1, #32
 8009c66:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2284      	movs	r2, #132	@ 0x84
 8009c6c:	2100      	movs	r1, #0
 8009c6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	0018      	movs	r0, r3
 8009c74:	46bd      	mov	sp, r7
 8009c76:	b004      	add	sp, #16
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	46c0      	nop			@ (mov r8, r8)
 8009c7c:	dfffffff 	.word	0xdfffffff

08009c80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2284      	movs	r2, #132	@ 0x84
 8009c8e:	5c9b      	ldrb	r3, [r3, r2]
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d101      	bne.n	8009c98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c94:	2302      	movs	r3, #2
 8009c96:	e02e      	b.n	8009cf6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2284      	movs	r2, #132	@ 0x84
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2288      	movs	r2, #136	@ 0x88
 8009ca4:	2124      	movs	r1, #36	@ 0x24
 8009ca6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2101      	movs	r1, #1
 8009cbc:	438a      	bics	r2, r1
 8009cbe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	689b      	ldr	r3, [r3, #8]
 8009cc6:	00db      	lsls	r3, r3, #3
 8009cc8:	08d9      	lsrs	r1, r3, #3
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	683a      	ldr	r2, [r7, #0]
 8009cd0:	430a      	orrs	r2, r1
 8009cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	0018      	movs	r0, r3
 8009cd8:	f000 f854 	bl	8009d84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2288      	movs	r2, #136	@ 0x88
 8009ce8:	2120      	movs	r1, #32
 8009cea:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2284      	movs	r2, #132	@ 0x84
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	0018      	movs	r0, r3
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	b004      	add	sp, #16
 8009cfc:	bd80      	pop	{r7, pc}
	...

08009d00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b084      	sub	sp, #16
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2284      	movs	r2, #132	@ 0x84
 8009d0e:	5c9b      	ldrb	r3, [r3, r2]
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d101      	bne.n	8009d18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009d14:	2302      	movs	r3, #2
 8009d16:	e02f      	b.n	8009d78 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2284      	movs	r2, #132	@ 0x84
 8009d1c:	2101      	movs	r1, #1
 8009d1e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2288      	movs	r2, #136	@ 0x88
 8009d24:	2124      	movs	r1, #36	@ 0x24
 8009d26:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	681a      	ldr	r2, [r3, #0]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2101      	movs	r1, #1
 8009d3c:	438a      	bics	r2, r1
 8009d3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	4a0e      	ldr	r2, [pc, #56]	@ (8009d80 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8009d48:	4013      	ands	r3, r2
 8009d4a:	0019      	movs	r1, r3
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	683a      	ldr	r2, [r7, #0]
 8009d52:	430a      	orrs	r2, r1
 8009d54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	0018      	movs	r0, r3
 8009d5a:	f000 f813 	bl	8009d84 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2288      	movs	r2, #136	@ 0x88
 8009d6a:	2120      	movs	r1, #32
 8009d6c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2284      	movs	r2, #132	@ 0x84
 8009d72:	2100      	movs	r1, #0
 8009d74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	0018      	movs	r0, r3
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	b004      	add	sp, #16
 8009d7e:	bd80      	pop	{r7, pc}
 8009d80:	f1ffffff 	.word	0xf1ffffff

08009d84 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d86:	b085      	sub	sp, #20
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d108      	bne.n	8009da6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	226a      	movs	r2, #106	@ 0x6a
 8009d98:	2101      	movs	r1, #1
 8009d9a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2268      	movs	r2, #104	@ 0x68
 8009da0:	2101      	movs	r1, #1
 8009da2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009da4:	e043      	b.n	8009e2e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009da6:	260f      	movs	r6, #15
 8009da8:	19bb      	adds	r3, r7, r6
 8009daa:	2208      	movs	r2, #8
 8009dac:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009dae:	200e      	movs	r0, #14
 8009db0:	183b      	adds	r3, r7, r0
 8009db2:	2208      	movs	r2, #8
 8009db4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	0e5b      	lsrs	r3, r3, #25
 8009dbe:	b2da      	uxtb	r2, r3
 8009dc0:	240d      	movs	r4, #13
 8009dc2:	193b      	adds	r3, r7, r4
 8009dc4:	2107      	movs	r1, #7
 8009dc6:	400a      	ands	r2, r1
 8009dc8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	689b      	ldr	r3, [r3, #8]
 8009dd0:	0f5b      	lsrs	r3, r3, #29
 8009dd2:	b2da      	uxtb	r2, r3
 8009dd4:	250c      	movs	r5, #12
 8009dd6:	197b      	adds	r3, r7, r5
 8009dd8:	2107      	movs	r1, #7
 8009dda:	400a      	ands	r2, r1
 8009ddc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009dde:	183b      	adds	r3, r7, r0
 8009de0:	781b      	ldrb	r3, [r3, #0]
 8009de2:	197a      	adds	r2, r7, r5
 8009de4:	7812      	ldrb	r2, [r2, #0]
 8009de6:	4914      	ldr	r1, [pc, #80]	@ (8009e38 <UARTEx_SetNbDataToProcess+0xb4>)
 8009de8:	5c8a      	ldrb	r2, [r1, r2]
 8009dea:	435a      	muls	r2, r3
 8009dec:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8009dee:	197b      	adds	r3, r7, r5
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	4a12      	ldr	r2, [pc, #72]	@ (8009e3c <UARTEx_SetNbDataToProcess+0xb8>)
 8009df4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009df6:	0019      	movs	r1, r3
 8009df8:	f7f6 fa34 	bl	8000264 <__divsi3>
 8009dfc:	0003      	movs	r3, r0
 8009dfe:	b299      	uxth	r1, r3
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	226a      	movs	r2, #106	@ 0x6a
 8009e04:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e06:	19bb      	adds	r3, r7, r6
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	193a      	adds	r2, r7, r4
 8009e0c:	7812      	ldrb	r2, [r2, #0]
 8009e0e:	490a      	ldr	r1, [pc, #40]	@ (8009e38 <UARTEx_SetNbDataToProcess+0xb4>)
 8009e10:	5c8a      	ldrb	r2, [r1, r2]
 8009e12:	435a      	muls	r2, r3
 8009e14:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8009e16:	193b      	adds	r3, r7, r4
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	4a08      	ldr	r2, [pc, #32]	@ (8009e3c <UARTEx_SetNbDataToProcess+0xb8>)
 8009e1c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e1e:	0019      	movs	r1, r3
 8009e20:	f7f6 fa20 	bl	8000264 <__divsi3>
 8009e24:	0003      	movs	r3, r0
 8009e26:	b299      	uxth	r1, r3
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2268      	movs	r2, #104	@ 0x68
 8009e2c:	5299      	strh	r1, [r3, r2]
}
 8009e2e:	46c0      	nop			@ (mov r8, r8)
 8009e30:	46bd      	mov	sp, r7
 8009e32:	b005      	add	sp, #20
 8009e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e36:	46c0      	nop			@ (mov r8, r8)
 8009e38:	0800dc58 	.word	0x0800dc58
 8009e3c:	0800dc60 	.word	0x0800dc60

08009e40 <__cvt>:
 8009e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e42:	001f      	movs	r7, r3
 8009e44:	2300      	movs	r3, #0
 8009e46:	0016      	movs	r6, r2
 8009e48:	b08b      	sub	sp, #44	@ 0x2c
 8009e4a:	429f      	cmp	r7, r3
 8009e4c:	da04      	bge.n	8009e58 <__cvt+0x18>
 8009e4e:	2180      	movs	r1, #128	@ 0x80
 8009e50:	0609      	lsls	r1, r1, #24
 8009e52:	187b      	adds	r3, r7, r1
 8009e54:	001f      	movs	r7, r3
 8009e56:	232d      	movs	r3, #45	@ 0x2d
 8009e58:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009e5a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009e5c:	7013      	strb	r3, [r2, #0]
 8009e5e:	2320      	movs	r3, #32
 8009e60:	2203      	movs	r2, #3
 8009e62:	439d      	bics	r5, r3
 8009e64:	2d46      	cmp	r5, #70	@ 0x46
 8009e66:	d007      	beq.n	8009e78 <__cvt+0x38>
 8009e68:	002b      	movs	r3, r5
 8009e6a:	3b45      	subs	r3, #69	@ 0x45
 8009e6c:	4259      	negs	r1, r3
 8009e6e:	414b      	adcs	r3, r1
 8009e70:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009e72:	3a01      	subs	r2, #1
 8009e74:	18cb      	adds	r3, r1, r3
 8009e76:	9310      	str	r3, [sp, #64]	@ 0x40
 8009e78:	ab09      	add	r3, sp, #36	@ 0x24
 8009e7a:	9304      	str	r3, [sp, #16]
 8009e7c:	ab08      	add	r3, sp, #32
 8009e7e:	9303      	str	r3, [sp, #12]
 8009e80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e82:	9200      	str	r2, [sp, #0]
 8009e84:	9302      	str	r3, [sp, #8]
 8009e86:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e88:	0032      	movs	r2, r6
 8009e8a:	9301      	str	r3, [sp, #4]
 8009e8c:	003b      	movs	r3, r7
 8009e8e:	f000 fecb 	bl	800ac28 <_dtoa_r>
 8009e92:	0004      	movs	r4, r0
 8009e94:	2d47      	cmp	r5, #71	@ 0x47
 8009e96:	d11b      	bne.n	8009ed0 <__cvt+0x90>
 8009e98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009e9a:	07db      	lsls	r3, r3, #31
 8009e9c:	d511      	bpl.n	8009ec2 <__cvt+0x82>
 8009e9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ea0:	18c3      	adds	r3, r0, r3
 8009ea2:	9307      	str	r3, [sp, #28]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	0030      	movs	r0, r6
 8009eaa:	0039      	movs	r1, r7
 8009eac:	f7f6 fad6 	bl	800045c <__aeabi_dcmpeq>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d001      	beq.n	8009eb8 <__cvt+0x78>
 8009eb4:	9b07      	ldr	r3, [sp, #28]
 8009eb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eb8:	2230      	movs	r2, #48	@ 0x30
 8009eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ebc:	9907      	ldr	r1, [sp, #28]
 8009ebe:	428b      	cmp	r3, r1
 8009ec0:	d320      	bcc.n	8009f04 <__cvt+0xc4>
 8009ec2:	0020      	movs	r0, r4
 8009ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009ec8:	1b1b      	subs	r3, r3, r4
 8009eca:	6013      	str	r3, [r2, #0]
 8009ecc:	b00b      	add	sp, #44	@ 0x2c
 8009ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ed0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ed2:	18c3      	adds	r3, r0, r3
 8009ed4:	9307      	str	r3, [sp, #28]
 8009ed6:	2d46      	cmp	r5, #70	@ 0x46
 8009ed8:	d1e4      	bne.n	8009ea4 <__cvt+0x64>
 8009eda:	7803      	ldrb	r3, [r0, #0]
 8009edc:	2b30      	cmp	r3, #48	@ 0x30
 8009ede:	d10c      	bne.n	8009efa <__cvt+0xba>
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	0030      	movs	r0, r6
 8009ee6:	0039      	movs	r1, r7
 8009ee8:	f7f6 fab8 	bl	800045c <__aeabi_dcmpeq>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d104      	bne.n	8009efa <__cvt+0xba>
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009ef4:	1a9b      	subs	r3, r3, r2
 8009ef6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ef8:	6013      	str	r3, [r2, #0]
 8009efa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009efc:	9a07      	ldr	r2, [sp, #28]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	18d3      	adds	r3, r2, r3
 8009f02:	e7ce      	b.n	8009ea2 <__cvt+0x62>
 8009f04:	1c59      	adds	r1, r3, #1
 8009f06:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f08:	701a      	strb	r2, [r3, #0]
 8009f0a:	e7d6      	b.n	8009eba <__cvt+0x7a>

08009f0c <__exponent>:
 8009f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f0e:	232b      	movs	r3, #43	@ 0x2b
 8009f10:	b085      	sub	sp, #20
 8009f12:	0005      	movs	r5, r0
 8009f14:	1e0c      	subs	r4, r1, #0
 8009f16:	7002      	strb	r2, [r0, #0]
 8009f18:	da01      	bge.n	8009f1e <__exponent+0x12>
 8009f1a:	424c      	negs	r4, r1
 8009f1c:	3302      	adds	r3, #2
 8009f1e:	706b      	strb	r3, [r5, #1]
 8009f20:	2c09      	cmp	r4, #9
 8009f22:	dd2c      	ble.n	8009f7e <__exponent+0x72>
 8009f24:	ab02      	add	r3, sp, #8
 8009f26:	1dde      	adds	r6, r3, #7
 8009f28:	0020      	movs	r0, r4
 8009f2a:	210a      	movs	r1, #10
 8009f2c:	f7f6 fa80 	bl	8000430 <__aeabi_idivmod>
 8009f30:	0037      	movs	r7, r6
 8009f32:	3130      	adds	r1, #48	@ 0x30
 8009f34:	3e01      	subs	r6, #1
 8009f36:	0020      	movs	r0, r4
 8009f38:	7031      	strb	r1, [r6, #0]
 8009f3a:	210a      	movs	r1, #10
 8009f3c:	9401      	str	r4, [sp, #4]
 8009f3e:	f7f6 f991 	bl	8000264 <__divsi3>
 8009f42:	9b01      	ldr	r3, [sp, #4]
 8009f44:	0004      	movs	r4, r0
 8009f46:	2b63      	cmp	r3, #99	@ 0x63
 8009f48:	dcee      	bgt.n	8009f28 <__exponent+0x1c>
 8009f4a:	1eba      	subs	r2, r7, #2
 8009f4c:	1ca8      	adds	r0, r5, #2
 8009f4e:	0001      	movs	r1, r0
 8009f50:	0013      	movs	r3, r2
 8009f52:	3430      	adds	r4, #48	@ 0x30
 8009f54:	7014      	strb	r4, [r2, #0]
 8009f56:	ac02      	add	r4, sp, #8
 8009f58:	3407      	adds	r4, #7
 8009f5a:	429c      	cmp	r4, r3
 8009f5c:	d80a      	bhi.n	8009f74 <__exponent+0x68>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	4294      	cmp	r4, r2
 8009f62:	d303      	bcc.n	8009f6c <__exponent+0x60>
 8009f64:	3309      	adds	r3, #9
 8009f66:	aa02      	add	r2, sp, #8
 8009f68:	189b      	adds	r3, r3, r2
 8009f6a:	1bdb      	subs	r3, r3, r7
 8009f6c:	18c0      	adds	r0, r0, r3
 8009f6e:	1b40      	subs	r0, r0, r5
 8009f70:	b005      	add	sp, #20
 8009f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f74:	781c      	ldrb	r4, [r3, #0]
 8009f76:	3301      	adds	r3, #1
 8009f78:	700c      	strb	r4, [r1, #0]
 8009f7a:	3101      	adds	r1, #1
 8009f7c:	e7eb      	b.n	8009f56 <__exponent+0x4a>
 8009f7e:	2330      	movs	r3, #48	@ 0x30
 8009f80:	18e4      	adds	r4, r4, r3
 8009f82:	70ab      	strb	r3, [r5, #2]
 8009f84:	1d28      	adds	r0, r5, #4
 8009f86:	70ec      	strb	r4, [r5, #3]
 8009f88:	e7f1      	b.n	8009f6e <__exponent+0x62>
	...

08009f8c <_printf_float>:
 8009f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f8e:	b097      	sub	sp, #92	@ 0x5c
 8009f90:	000d      	movs	r5, r1
 8009f92:	920a      	str	r2, [sp, #40]	@ 0x28
 8009f94:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8009f96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f98:	9009      	str	r0, [sp, #36]	@ 0x24
 8009f9a:	f000 fd95 	bl	800aac8 <_localeconv_r>
 8009f9e:	6803      	ldr	r3, [r0, #0]
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	930d      	str	r3, [sp, #52]	@ 0x34
 8009fa4:	f7f6 f8b8 	bl	8000118 <strlen>
 8009fa8:	2300      	movs	r3, #0
 8009faa:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009fac:	9314      	str	r3, [sp, #80]	@ 0x50
 8009fae:	7e2b      	ldrb	r3, [r5, #24]
 8009fb0:	2207      	movs	r2, #7
 8009fb2:	930c      	str	r3, [sp, #48]	@ 0x30
 8009fb4:	682b      	ldr	r3, [r5, #0]
 8009fb6:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fb8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	05c9      	lsls	r1, r1, #23
 8009fbe:	d545      	bpl.n	800a04c <_printf_float+0xc0>
 8009fc0:	189b      	adds	r3, r3, r2
 8009fc2:	4393      	bics	r3, r2
 8009fc4:	001a      	movs	r2, r3
 8009fc6:	3208      	adds	r2, #8
 8009fc8:	6022      	str	r2, [r4, #0]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	681e      	ldr	r6, [r3, #0]
 8009fce:	685f      	ldr	r7, [r3, #4]
 8009fd0:	007b      	lsls	r3, r7, #1
 8009fd2:	085b      	lsrs	r3, r3, #1
 8009fd4:	9311      	str	r3, [sp, #68]	@ 0x44
 8009fd6:	9610      	str	r6, [sp, #64]	@ 0x40
 8009fd8:	64ae      	str	r6, [r5, #72]	@ 0x48
 8009fda:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8009fdc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009fde:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009fe0:	4ba7      	ldr	r3, [pc, #668]	@ (800a280 <_printf_float+0x2f4>)
 8009fe2:	4252      	negs	r2, r2
 8009fe4:	f7f9 faca 	bl	800357c <__aeabi_dcmpun>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d131      	bne.n	800a050 <_printf_float+0xc4>
 8009fec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009fee:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	4ba3      	ldr	r3, [pc, #652]	@ (800a280 <_printf_float+0x2f4>)
 8009ff4:	4252      	negs	r2, r2
 8009ff6:	f7f6 fa41 	bl	800047c <__aeabi_dcmple>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d128      	bne.n	800a050 <_printf_float+0xc4>
 8009ffe:	2200      	movs	r2, #0
 800a000:	2300      	movs	r3, #0
 800a002:	0030      	movs	r0, r6
 800a004:	0039      	movs	r1, r7
 800a006:	f7f6 fa2f 	bl	8000468 <__aeabi_dcmplt>
 800a00a:	2800      	cmp	r0, #0
 800a00c:	d003      	beq.n	800a016 <_printf_float+0x8a>
 800a00e:	002b      	movs	r3, r5
 800a010:	222d      	movs	r2, #45	@ 0x2d
 800a012:	3343      	adds	r3, #67	@ 0x43
 800a014:	701a      	strb	r2, [r3, #0]
 800a016:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a018:	4f9a      	ldr	r7, [pc, #616]	@ (800a284 <_printf_float+0x2f8>)
 800a01a:	2b47      	cmp	r3, #71	@ 0x47
 800a01c:	d800      	bhi.n	800a020 <_printf_float+0x94>
 800a01e:	4f9a      	ldr	r7, [pc, #616]	@ (800a288 <_printf_float+0x2fc>)
 800a020:	2303      	movs	r3, #3
 800a022:	2400      	movs	r4, #0
 800a024:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a026:	612b      	str	r3, [r5, #16]
 800a028:	3301      	adds	r3, #1
 800a02a:	439a      	bics	r2, r3
 800a02c:	602a      	str	r2, [r5, #0]
 800a02e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a030:	0029      	movs	r1, r5
 800a032:	9300      	str	r3, [sp, #0]
 800a034:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a036:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a038:	aa15      	add	r2, sp, #84	@ 0x54
 800a03a:	f000 f9e5 	bl	800a408 <_printf_common>
 800a03e:	3001      	adds	r0, #1
 800a040:	d000      	beq.n	800a044 <_printf_float+0xb8>
 800a042:	e09e      	b.n	800a182 <_printf_float+0x1f6>
 800a044:	2001      	movs	r0, #1
 800a046:	4240      	negs	r0, r0
 800a048:	b017      	add	sp, #92	@ 0x5c
 800a04a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a04c:	3307      	adds	r3, #7
 800a04e:	e7b8      	b.n	8009fc2 <_printf_float+0x36>
 800a050:	0032      	movs	r2, r6
 800a052:	003b      	movs	r3, r7
 800a054:	0030      	movs	r0, r6
 800a056:	0039      	movs	r1, r7
 800a058:	f7f9 fa90 	bl	800357c <__aeabi_dcmpun>
 800a05c:	2800      	cmp	r0, #0
 800a05e:	d00b      	beq.n	800a078 <_printf_float+0xec>
 800a060:	2f00      	cmp	r7, #0
 800a062:	da03      	bge.n	800a06c <_printf_float+0xe0>
 800a064:	002b      	movs	r3, r5
 800a066:	222d      	movs	r2, #45	@ 0x2d
 800a068:	3343      	adds	r3, #67	@ 0x43
 800a06a:	701a      	strb	r2, [r3, #0]
 800a06c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a06e:	4f87      	ldr	r7, [pc, #540]	@ (800a28c <_printf_float+0x300>)
 800a070:	2b47      	cmp	r3, #71	@ 0x47
 800a072:	d8d5      	bhi.n	800a020 <_printf_float+0x94>
 800a074:	4f86      	ldr	r7, [pc, #536]	@ (800a290 <_printf_float+0x304>)
 800a076:	e7d3      	b.n	800a020 <_printf_float+0x94>
 800a078:	2220      	movs	r2, #32
 800a07a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800a07c:	686b      	ldr	r3, [r5, #4]
 800a07e:	4394      	bics	r4, r2
 800a080:	1c5a      	adds	r2, r3, #1
 800a082:	d146      	bne.n	800a112 <_printf_float+0x186>
 800a084:	3307      	adds	r3, #7
 800a086:	606b      	str	r3, [r5, #4]
 800a088:	2380      	movs	r3, #128	@ 0x80
 800a08a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a08c:	00db      	lsls	r3, r3, #3
 800a08e:	4313      	orrs	r3, r2
 800a090:	2200      	movs	r2, #0
 800a092:	602b      	str	r3, [r5, #0]
 800a094:	9206      	str	r2, [sp, #24]
 800a096:	aa14      	add	r2, sp, #80	@ 0x50
 800a098:	9205      	str	r2, [sp, #20]
 800a09a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a09c:	a90a      	add	r1, sp, #40	@ 0x28
 800a09e:	9204      	str	r2, [sp, #16]
 800a0a0:	aa13      	add	r2, sp, #76	@ 0x4c
 800a0a2:	9203      	str	r2, [sp, #12]
 800a0a4:	2223      	movs	r2, #35	@ 0x23
 800a0a6:	1852      	adds	r2, r2, r1
 800a0a8:	9202      	str	r2, [sp, #8]
 800a0aa:	9301      	str	r3, [sp, #4]
 800a0ac:	686b      	ldr	r3, [r5, #4]
 800a0ae:	0032      	movs	r2, r6
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0b4:	003b      	movs	r3, r7
 800a0b6:	f7ff fec3 	bl	8009e40 <__cvt>
 800a0ba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a0bc:	0007      	movs	r7, r0
 800a0be:	2c47      	cmp	r4, #71	@ 0x47
 800a0c0:	d12d      	bne.n	800a11e <_printf_float+0x192>
 800a0c2:	1cd3      	adds	r3, r2, #3
 800a0c4:	db02      	blt.n	800a0cc <_printf_float+0x140>
 800a0c6:	686b      	ldr	r3, [r5, #4]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	dd47      	ble.n	800a15c <_printf_float+0x1d0>
 800a0cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0ce:	3b02      	subs	r3, #2
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a0d4:	0028      	movs	r0, r5
 800a0d6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a0d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a0da:	3901      	subs	r1, #1
 800a0dc:	3050      	adds	r0, #80	@ 0x50
 800a0de:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a0e0:	f7ff ff14 	bl	8009f0c <__exponent>
 800a0e4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a0e6:	0004      	movs	r4, r0
 800a0e8:	1813      	adds	r3, r2, r0
 800a0ea:	612b      	str	r3, [r5, #16]
 800a0ec:	2a01      	cmp	r2, #1
 800a0ee:	dc02      	bgt.n	800a0f6 <_printf_float+0x16a>
 800a0f0:	682a      	ldr	r2, [r5, #0]
 800a0f2:	07d2      	lsls	r2, r2, #31
 800a0f4:	d501      	bpl.n	800a0fa <_printf_float+0x16e>
 800a0f6:	3301      	adds	r3, #1
 800a0f8:	612b      	str	r3, [r5, #16]
 800a0fa:	2323      	movs	r3, #35	@ 0x23
 800a0fc:	aa0a      	add	r2, sp, #40	@ 0x28
 800a0fe:	189b      	adds	r3, r3, r2
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d100      	bne.n	800a108 <_printf_float+0x17c>
 800a106:	e792      	b.n	800a02e <_printf_float+0xa2>
 800a108:	002b      	movs	r3, r5
 800a10a:	222d      	movs	r2, #45	@ 0x2d
 800a10c:	3343      	adds	r3, #67	@ 0x43
 800a10e:	701a      	strb	r2, [r3, #0]
 800a110:	e78d      	b.n	800a02e <_printf_float+0xa2>
 800a112:	2c47      	cmp	r4, #71	@ 0x47
 800a114:	d1b8      	bne.n	800a088 <_printf_float+0xfc>
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1b6      	bne.n	800a088 <_printf_float+0xfc>
 800a11a:	3301      	adds	r3, #1
 800a11c:	e7b3      	b.n	800a086 <_printf_float+0xfa>
 800a11e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a120:	2b65      	cmp	r3, #101	@ 0x65
 800a122:	d9d7      	bls.n	800a0d4 <_printf_float+0x148>
 800a124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a126:	2b66      	cmp	r3, #102	@ 0x66
 800a128:	d11a      	bne.n	800a160 <_printf_float+0x1d4>
 800a12a:	686b      	ldr	r3, [r5, #4]
 800a12c:	2a00      	cmp	r2, #0
 800a12e:	dd09      	ble.n	800a144 <_printf_float+0x1b8>
 800a130:	612a      	str	r2, [r5, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d102      	bne.n	800a13c <_printf_float+0x1b0>
 800a136:	6829      	ldr	r1, [r5, #0]
 800a138:	07c9      	lsls	r1, r1, #31
 800a13a:	d50b      	bpl.n	800a154 <_printf_float+0x1c8>
 800a13c:	3301      	adds	r3, #1
 800a13e:	189b      	adds	r3, r3, r2
 800a140:	612b      	str	r3, [r5, #16]
 800a142:	e007      	b.n	800a154 <_printf_float+0x1c8>
 800a144:	2b00      	cmp	r3, #0
 800a146:	d103      	bne.n	800a150 <_printf_float+0x1c4>
 800a148:	2201      	movs	r2, #1
 800a14a:	6829      	ldr	r1, [r5, #0]
 800a14c:	4211      	tst	r1, r2
 800a14e:	d000      	beq.n	800a152 <_printf_float+0x1c6>
 800a150:	1c9a      	adds	r2, r3, #2
 800a152:	612a      	str	r2, [r5, #16]
 800a154:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a156:	2400      	movs	r4, #0
 800a158:	65ab      	str	r3, [r5, #88]	@ 0x58
 800a15a:	e7ce      	b.n	800a0fa <_printf_float+0x16e>
 800a15c:	2367      	movs	r3, #103	@ 0x67
 800a15e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a160:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a162:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a164:	4299      	cmp	r1, r3
 800a166:	db06      	blt.n	800a176 <_printf_float+0x1ea>
 800a168:	682b      	ldr	r3, [r5, #0]
 800a16a:	6129      	str	r1, [r5, #16]
 800a16c:	07db      	lsls	r3, r3, #31
 800a16e:	d5f1      	bpl.n	800a154 <_printf_float+0x1c8>
 800a170:	3101      	adds	r1, #1
 800a172:	6129      	str	r1, [r5, #16]
 800a174:	e7ee      	b.n	800a154 <_printf_float+0x1c8>
 800a176:	2201      	movs	r2, #1
 800a178:	2900      	cmp	r1, #0
 800a17a:	dce0      	bgt.n	800a13e <_printf_float+0x1b2>
 800a17c:	1892      	adds	r2, r2, r2
 800a17e:	1a52      	subs	r2, r2, r1
 800a180:	e7dd      	b.n	800a13e <_printf_float+0x1b2>
 800a182:	682a      	ldr	r2, [r5, #0]
 800a184:	0553      	lsls	r3, r2, #21
 800a186:	d408      	bmi.n	800a19a <_printf_float+0x20e>
 800a188:	692b      	ldr	r3, [r5, #16]
 800a18a:	003a      	movs	r2, r7
 800a18c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a18e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a190:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a192:	47a0      	blx	r4
 800a194:	3001      	adds	r0, #1
 800a196:	d129      	bne.n	800a1ec <_printf_float+0x260>
 800a198:	e754      	b.n	800a044 <_printf_float+0xb8>
 800a19a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a19c:	2b65      	cmp	r3, #101	@ 0x65
 800a19e:	d800      	bhi.n	800a1a2 <_printf_float+0x216>
 800a1a0:	e0db      	b.n	800a35a <_printf_float+0x3ce>
 800a1a2:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a1a4:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f7f6 f957 	bl	800045c <__aeabi_dcmpeq>
 800a1ae:	2800      	cmp	r0, #0
 800a1b0:	d033      	beq.n	800a21a <_printf_float+0x28e>
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	4a37      	ldr	r2, [pc, #220]	@ (800a294 <_printf_float+0x308>)
 800a1b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a1b8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1ba:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a1bc:	47a0      	blx	r4
 800a1be:	3001      	adds	r0, #1
 800a1c0:	d100      	bne.n	800a1c4 <_printf_float+0x238>
 800a1c2:	e73f      	b.n	800a044 <_printf_float+0xb8>
 800a1c4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a1c6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1c8:	42b3      	cmp	r3, r6
 800a1ca:	db02      	blt.n	800a1d2 <_printf_float+0x246>
 800a1cc:	682b      	ldr	r3, [r5, #0]
 800a1ce:	07db      	lsls	r3, r3, #31
 800a1d0:	d50c      	bpl.n	800a1ec <_printf_float+0x260>
 800a1d2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a1d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a1da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1dc:	47a0      	blx	r4
 800a1de:	2400      	movs	r4, #0
 800a1e0:	3001      	adds	r0, #1
 800a1e2:	d100      	bne.n	800a1e6 <_printf_float+0x25a>
 800a1e4:	e72e      	b.n	800a044 <_printf_float+0xb8>
 800a1e6:	1e73      	subs	r3, r6, #1
 800a1e8:	42a3      	cmp	r3, r4
 800a1ea:	dc0a      	bgt.n	800a202 <_printf_float+0x276>
 800a1ec:	682b      	ldr	r3, [r5, #0]
 800a1ee:	079b      	lsls	r3, r3, #30
 800a1f0:	d500      	bpl.n	800a1f4 <_printf_float+0x268>
 800a1f2:	e106      	b.n	800a402 <_printf_float+0x476>
 800a1f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a1f6:	68e8      	ldr	r0, [r5, #12]
 800a1f8:	4298      	cmp	r0, r3
 800a1fa:	db00      	blt.n	800a1fe <_printf_float+0x272>
 800a1fc:	e724      	b.n	800a048 <_printf_float+0xbc>
 800a1fe:	0018      	movs	r0, r3
 800a200:	e722      	b.n	800a048 <_printf_float+0xbc>
 800a202:	002a      	movs	r2, r5
 800a204:	2301      	movs	r3, #1
 800a206:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a208:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a20a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a20c:	321a      	adds	r2, #26
 800a20e:	47b8      	blx	r7
 800a210:	3001      	adds	r0, #1
 800a212:	d100      	bne.n	800a216 <_printf_float+0x28a>
 800a214:	e716      	b.n	800a044 <_printf_float+0xb8>
 800a216:	3401      	adds	r4, #1
 800a218:	e7e5      	b.n	800a1e6 <_printf_float+0x25a>
 800a21a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	dc3b      	bgt.n	800a298 <_printf_float+0x30c>
 800a220:	2301      	movs	r3, #1
 800a222:	4a1c      	ldr	r2, [pc, #112]	@ (800a294 <_printf_float+0x308>)
 800a224:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a226:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a228:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a22a:	47a0      	blx	r4
 800a22c:	3001      	adds	r0, #1
 800a22e:	d100      	bne.n	800a232 <_printf_float+0x2a6>
 800a230:	e708      	b.n	800a044 <_printf_float+0xb8>
 800a232:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a234:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a236:	4333      	orrs	r3, r6
 800a238:	d102      	bne.n	800a240 <_printf_float+0x2b4>
 800a23a:	682b      	ldr	r3, [r5, #0]
 800a23c:	07db      	lsls	r3, r3, #31
 800a23e:	d5d5      	bpl.n	800a1ec <_printf_float+0x260>
 800a240:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a242:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a244:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a248:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a24a:	47a0      	blx	r4
 800a24c:	2300      	movs	r3, #0
 800a24e:	3001      	adds	r0, #1
 800a250:	d100      	bne.n	800a254 <_printf_float+0x2c8>
 800a252:	e6f7      	b.n	800a044 <_printf_float+0xb8>
 800a254:	930c      	str	r3, [sp, #48]	@ 0x30
 800a256:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a258:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a25a:	425b      	negs	r3, r3
 800a25c:	4293      	cmp	r3, r2
 800a25e:	dc01      	bgt.n	800a264 <_printf_float+0x2d8>
 800a260:	0033      	movs	r3, r6
 800a262:	e792      	b.n	800a18a <_printf_float+0x1fe>
 800a264:	002a      	movs	r2, r5
 800a266:	2301      	movs	r3, #1
 800a268:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a26a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a26c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a26e:	321a      	adds	r2, #26
 800a270:	47a0      	blx	r4
 800a272:	3001      	adds	r0, #1
 800a274:	d100      	bne.n	800a278 <_printf_float+0x2ec>
 800a276:	e6e5      	b.n	800a044 <_printf_float+0xb8>
 800a278:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a27a:	3301      	adds	r3, #1
 800a27c:	e7ea      	b.n	800a254 <_printf_float+0x2c8>
 800a27e:	46c0      	nop			@ (mov r8, r8)
 800a280:	7fefffff 	.word	0x7fefffff
 800a284:	0800dc6c 	.word	0x0800dc6c
 800a288:	0800dc68 	.word	0x0800dc68
 800a28c:	0800dc74 	.word	0x0800dc74
 800a290:	0800dc70 	.word	0x0800dc70
 800a294:	0800dd4e 	.word	0x0800dd4e
 800a298:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a29a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a29c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a29e:	429e      	cmp	r6, r3
 800a2a0:	dd00      	ble.n	800a2a4 <_printf_float+0x318>
 800a2a2:	001e      	movs	r6, r3
 800a2a4:	2e00      	cmp	r6, #0
 800a2a6:	dc31      	bgt.n	800a30c <_printf_float+0x380>
 800a2a8:	43f3      	mvns	r3, r6
 800a2aa:	2400      	movs	r4, #0
 800a2ac:	17db      	asrs	r3, r3, #31
 800a2ae:	4033      	ands	r3, r6
 800a2b0:	930e      	str	r3, [sp, #56]	@ 0x38
 800a2b2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a2b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2b6:	1af3      	subs	r3, r6, r3
 800a2b8:	42a3      	cmp	r3, r4
 800a2ba:	dc30      	bgt.n	800a31e <_printf_float+0x392>
 800a2bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a2be:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	dc38      	bgt.n	800a336 <_printf_float+0x3aa>
 800a2c4:	682b      	ldr	r3, [r5, #0]
 800a2c6:	07db      	lsls	r3, r3, #31
 800a2c8:	d435      	bmi.n	800a336 <_printf_float+0x3aa>
 800a2ca:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a2cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2ce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2d0:	1b9b      	subs	r3, r3, r6
 800a2d2:	1b14      	subs	r4, r2, r4
 800a2d4:	429c      	cmp	r4, r3
 800a2d6:	dd00      	ble.n	800a2da <_printf_float+0x34e>
 800a2d8:	001c      	movs	r4, r3
 800a2da:	2c00      	cmp	r4, #0
 800a2dc:	dc34      	bgt.n	800a348 <_printf_float+0x3bc>
 800a2de:	43e3      	mvns	r3, r4
 800a2e0:	2600      	movs	r6, #0
 800a2e2:	17db      	asrs	r3, r3, #31
 800a2e4:	401c      	ands	r4, r3
 800a2e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a2e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a2ea:	1ad3      	subs	r3, r2, r3
 800a2ec:	1b1b      	subs	r3, r3, r4
 800a2ee:	42b3      	cmp	r3, r6
 800a2f0:	dc00      	bgt.n	800a2f4 <_printf_float+0x368>
 800a2f2:	e77b      	b.n	800a1ec <_printf_float+0x260>
 800a2f4:	002a      	movs	r2, r5
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a2fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2fc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a2fe:	321a      	adds	r2, #26
 800a300:	47b8      	blx	r7
 800a302:	3001      	adds	r0, #1
 800a304:	d100      	bne.n	800a308 <_printf_float+0x37c>
 800a306:	e69d      	b.n	800a044 <_printf_float+0xb8>
 800a308:	3601      	adds	r6, #1
 800a30a:	e7ec      	b.n	800a2e6 <_printf_float+0x35a>
 800a30c:	0033      	movs	r3, r6
 800a30e:	003a      	movs	r2, r7
 800a310:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a312:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a314:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a316:	47a0      	blx	r4
 800a318:	3001      	adds	r0, #1
 800a31a:	d1c5      	bne.n	800a2a8 <_printf_float+0x31c>
 800a31c:	e692      	b.n	800a044 <_printf_float+0xb8>
 800a31e:	002a      	movs	r2, r5
 800a320:	2301      	movs	r3, #1
 800a322:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a324:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a326:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a328:	321a      	adds	r2, #26
 800a32a:	47b0      	blx	r6
 800a32c:	3001      	adds	r0, #1
 800a32e:	d100      	bne.n	800a332 <_printf_float+0x3a6>
 800a330:	e688      	b.n	800a044 <_printf_float+0xb8>
 800a332:	3401      	adds	r4, #1
 800a334:	e7bd      	b.n	800a2b2 <_printf_float+0x326>
 800a336:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a338:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a33a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a33c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a33e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a340:	47a0      	blx	r4
 800a342:	3001      	adds	r0, #1
 800a344:	d1c1      	bne.n	800a2ca <_printf_float+0x33e>
 800a346:	e67d      	b.n	800a044 <_printf_float+0xb8>
 800a348:	19ba      	adds	r2, r7, r6
 800a34a:	0023      	movs	r3, r4
 800a34c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a34e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a350:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a352:	47b0      	blx	r6
 800a354:	3001      	adds	r0, #1
 800a356:	d1c2      	bne.n	800a2de <_printf_float+0x352>
 800a358:	e674      	b.n	800a044 <_printf_float+0xb8>
 800a35a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a35c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a35e:	2b01      	cmp	r3, #1
 800a360:	dc02      	bgt.n	800a368 <_printf_float+0x3dc>
 800a362:	2301      	movs	r3, #1
 800a364:	421a      	tst	r2, r3
 800a366:	d039      	beq.n	800a3dc <_printf_float+0x450>
 800a368:	2301      	movs	r3, #1
 800a36a:	003a      	movs	r2, r7
 800a36c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a36e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a370:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a372:	47b0      	blx	r6
 800a374:	3001      	adds	r0, #1
 800a376:	d100      	bne.n	800a37a <_printf_float+0x3ee>
 800a378:	e664      	b.n	800a044 <_printf_float+0xb8>
 800a37a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a37c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a37e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a380:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a382:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a384:	47b0      	blx	r6
 800a386:	3001      	adds	r0, #1
 800a388:	d100      	bne.n	800a38c <_printf_float+0x400>
 800a38a:	e65b      	b.n	800a044 <_printf_float+0xb8>
 800a38c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a38e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a390:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a392:	2200      	movs	r2, #0
 800a394:	3b01      	subs	r3, #1
 800a396:	930c      	str	r3, [sp, #48]	@ 0x30
 800a398:	2300      	movs	r3, #0
 800a39a:	f7f6 f85f 	bl	800045c <__aeabi_dcmpeq>
 800a39e:	2800      	cmp	r0, #0
 800a3a0:	d11a      	bne.n	800a3d8 <_printf_float+0x44c>
 800a3a2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3a4:	1c7a      	adds	r2, r7, #1
 800a3a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a3a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3aa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a3ac:	47b0      	blx	r6
 800a3ae:	3001      	adds	r0, #1
 800a3b0:	d10e      	bne.n	800a3d0 <_printf_float+0x444>
 800a3b2:	e647      	b.n	800a044 <_printf_float+0xb8>
 800a3b4:	002a      	movs	r2, r5
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a3ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3bc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a3be:	321a      	adds	r2, #26
 800a3c0:	47b8      	blx	r7
 800a3c2:	3001      	adds	r0, #1
 800a3c4:	d100      	bne.n	800a3c8 <_printf_float+0x43c>
 800a3c6:	e63d      	b.n	800a044 <_printf_float+0xb8>
 800a3c8:	3601      	adds	r6, #1
 800a3ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3cc:	429e      	cmp	r6, r3
 800a3ce:	dbf1      	blt.n	800a3b4 <_printf_float+0x428>
 800a3d0:	002a      	movs	r2, r5
 800a3d2:	0023      	movs	r3, r4
 800a3d4:	3250      	adds	r2, #80	@ 0x50
 800a3d6:	e6d9      	b.n	800a18c <_printf_float+0x200>
 800a3d8:	2600      	movs	r6, #0
 800a3da:	e7f6      	b.n	800a3ca <_printf_float+0x43e>
 800a3dc:	003a      	movs	r2, r7
 800a3de:	e7e2      	b.n	800a3a6 <_printf_float+0x41a>
 800a3e0:	002a      	movs	r2, r5
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a3e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3e8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a3ea:	3219      	adds	r2, #25
 800a3ec:	47b0      	blx	r6
 800a3ee:	3001      	adds	r0, #1
 800a3f0:	d100      	bne.n	800a3f4 <_printf_float+0x468>
 800a3f2:	e627      	b.n	800a044 <_printf_float+0xb8>
 800a3f4:	3401      	adds	r4, #1
 800a3f6:	68eb      	ldr	r3, [r5, #12]
 800a3f8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a3fa:	1a9b      	subs	r3, r3, r2
 800a3fc:	42a3      	cmp	r3, r4
 800a3fe:	dcef      	bgt.n	800a3e0 <_printf_float+0x454>
 800a400:	e6f8      	b.n	800a1f4 <_printf_float+0x268>
 800a402:	2400      	movs	r4, #0
 800a404:	e7f7      	b.n	800a3f6 <_printf_float+0x46a>
 800a406:	46c0      	nop			@ (mov r8, r8)

0800a408 <_printf_common>:
 800a408:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a40a:	0016      	movs	r6, r2
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	688a      	ldr	r2, [r1, #8]
 800a410:	690b      	ldr	r3, [r1, #16]
 800a412:	000c      	movs	r4, r1
 800a414:	9000      	str	r0, [sp, #0]
 800a416:	4293      	cmp	r3, r2
 800a418:	da00      	bge.n	800a41c <_printf_common+0x14>
 800a41a:	0013      	movs	r3, r2
 800a41c:	0022      	movs	r2, r4
 800a41e:	6033      	str	r3, [r6, #0]
 800a420:	3243      	adds	r2, #67	@ 0x43
 800a422:	7812      	ldrb	r2, [r2, #0]
 800a424:	2a00      	cmp	r2, #0
 800a426:	d001      	beq.n	800a42c <_printf_common+0x24>
 800a428:	3301      	adds	r3, #1
 800a42a:	6033      	str	r3, [r6, #0]
 800a42c:	6823      	ldr	r3, [r4, #0]
 800a42e:	069b      	lsls	r3, r3, #26
 800a430:	d502      	bpl.n	800a438 <_printf_common+0x30>
 800a432:	6833      	ldr	r3, [r6, #0]
 800a434:	3302      	adds	r3, #2
 800a436:	6033      	str	r3, [r6, #0]
 800a438:	6822      	ldr	r2, [r4, #0]
 800a43a:	2306      	movs	r3, #6
 800a43c:	0015      	movs	r5, r2
 800a43e:	401d      	ands	r5, r3
 800a440:	421a      	tst	r2, r3
 800a442:	d027      	beq.n	800a494 <_printf_common+0x8c>
 800a444:	0023      	movs	r3, r4
 800a446:	3343      	adds	r3, #67	@ 0x43
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	1e5a      	subs	r2, r3, #1
 800a44c:	4193      	sbcs	r3, r2
 800a44e:	6822      	ldr	r2, [r4, #0]
 800a450:	0692      	lsls	r2, r2, #26
 800a452:	d430      	bmi.n	800a4b6 <_printf_common+0xae>
 800a454:	0022      	movs	r2, r4
 800a456:	9901      	ldr	r1, [sp, #4]
 800a458:	9800      	ldr	r0, [sp, #0]
 800a45a:	9d08      	ldr	r5, [sp, #32]
 800a45c:	3243      	adds	r2, #67	@ 0x43
 800a45e:	47a8      	blx	r5
 800a460:	3001      	adds	r0, #1
 800a462:	d025      	beq.n	800a4b0 <_printf_common+0xa8>
 800a464:	2206      	movs	r2, #6
 800a466:	6823      	ldr	r3, [r4, #0]
 800a468:	2500      	movs	r5, #0
 800a46a:	4013      	ands	r3, r2
 800a46c:	2b04      	cmp	r3, #4
 800a46e:	d105      	bne.n	800a47c <_printf_common+0x74>
 800a470:	6833      	ldr	r3, [r6, #0]
 800a472:	68e5      	ldr	r5, [r4, #12]
 800a474:	1aed      	subs	r5, r5, r3
 800a476:	43eb      	mvns	r3, r5
 800a478:	17db      	asrs	r3, r3, #31
 800a47a:	401d      	ands	r5, r3
 800a47c:	68a3      	ldr	r3, [r4, #8]
 800a47e:	6922      	ldr	r2, [r4, #16]
 800a480:	4293      	cmp	r3, r2
 800a482:	dd01      	ble.n	800a488 <_printf_common+0x80>
 800a484:	1a9b      	subs	r3, r3, r2
 800a486:	18ed      	adds	r5, r5, r3
 800a488:	2600      	movs	r6, #0
 800a48a:	42b5      	cmp	r5, r6
 800a48c:	d120      	bne.n	800a4d0 <_printf_common+0xc8>
 800a48e:	2000      	movs	r0, #0
 800a490:	e010      	b.n	800a4b4 <_printf_common+0xac>
 800a492:	3501      	adds	r5, #1
 800a494:	68e3      	ldr	r3, [r4, #12]
 800a496:	6832      	ldr	r2, [r6, #0]
 800a498:	1a9b      	subs	r3, r3, r2
 800a49a:	42ab      	cmp	r3, r5
 800a49c:	ddd2      	ble.n	800a444 <_printf_common+0x3c>
 800a49e:	0022      	movs	r2, r4
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	9901      	ldr	r1, [sp, #4]
 800a4a4:	9800      	ldr	r0, [sp, #0]
 800a4a6:	9f08      	ldr	r7, [sp, #32]
 800a4a8:	3219      	adds	r2, #25
 800a4aa:	47b8      	blx	r7
 800a4ac:	3001      	adds	r0, #1
 800a4ae:	d1f0      	bne.n	800a492 <_printf_common+0x8a>
 800a4b0:	2001      	movs	r0, #1
 800a4b2:	4240      	negs	r0, r0
 800a4b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a4b6:	2030      	movs	r0, #48	@ 0x30
 800a4b8:	18e1      	adds	r1, r4, r3
 800a4ba:	3143      	adds	r1, #67	@ 0x43
 800a4bc:	7008      	strb	r0, [r1, #0]
 800a4be:	0021      	movs	r1, r4
 800a4c0:	1c5a      	adds	r2, r3, #1
 800a4c2:	3145      	adds	r1, #69	@ 0x45
 800a4c4:	7809      	ldrb	r1, [r1, #0]
 800a4c6:	18a2      	adds	r2, r4, r2
 800a4c8:	3243      	adds	r2, #67	@ 0x43
 800a4ca:	3302      	adds	r3, #2
 800a4cc:	7011      	strb	r1, [r2, #0]
 800a4ce:	e7c1      	b.n	800a454 <_printf_common+0x4c>
 800a4d0:	0022      	movs	r2, r4
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	9901      	ldr	r1, [sp, #4]
 800a4d6:	9800      	ldr	r0, [sp, #0]
 800a4d8:	9f08      	ldr	r7, [sp, #32]
 800a4da:	321a      	adds	r2, #26
 800a4dc:	47b8      	blx	r7
 800a4de:	3001      	adds	r0, #1
 800a4e0:	d0e6      	beq.n	800a4b0 <_printf_common+0xa8>
 800a4e2:	3601      	adds	r6, #1
 800a4e4:	e7d1      	b.n	800a48a <_printf_common+0x82>
	...

0800a4e8 <_printf_i>:
 800a4e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ea:	b08b      	sub	sp, #44	@ 0x2c
 800a4ec:	9206      	str	r2, [sp, #24]
 800a4ee:	000a      	movs	r2, r1
 800a4f0:	3243      	adds	r2, #67	@ 0x43
 800a4f2:	9307      	str	r3, [sp, #28]
 800a4f4:	9005      	str	r0, [sp, #20]
 800a4f6:	9203      	str	r2, [sp, #12]
 800a4f8:	7e0a      	ldrb	r2, [r1, #24]
 800a4fa:	000c      	movs	r4, r1
 800a4fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a4fe:	2a78      	cmp	r2, #120	@ 0x78
 800a500:	d809      	bhi.n	800a516 <_printf_i+0x2e>
 800a502:	2a62      	cmp	r2, #98	@ 0x62
 800a504:	d80b      	bhi.n	800a51e <_printf_i+0x36>
 800a506:	2a00      	cmp	r2, #0
 800a508:	d100      	bne.n	800a50c <_printf_i+0x24>
 800a50a:	e0ba      	b.n	800a682 <_printf_i+0x19a>
 800a50c:	497a      	ldr	r1, [pc, #488]	@ (800a6f8 <_printf_i+0x210>)
 800a50e:	9104      	str	r1, [sp, #16]
 800a510:	2a58      	cmp	r2, #88	@ 0x58
 800a512:	d100      	bne.n	800a516 <_printf_i+0x2e>
 800a514:	e08e      	b.n	800a634 <_printf_i+0x14c>
 800a516:	0025      	movs	r5, r4
 800a518:	3542      	adds	r5, #66	@ 0x42
 800a51a:	702a      	strb	r2, [r5, #0]
 800a51c:	e022      	b.n	800a564 <_printf_i+0x7c>
 800a51e:	0010      	movs	r0, r2
 800a520:	3863      	subs	r0, #99	@ 0x63
 800a522:	2815      	cmp	r0, #21
 800a524:	d8f7      	bhi.n	800a516 <_printf_i+0x2e>
 800a526:	f7f5 fe09 	bl	800013c <__gnu_thumb1_case_shi>
 800a52a:	0016      	.short	0x0016
 800a52c:	fff6001f 	.word	0xfff6001f
 800a530:	fff6fff6 	.word	0xfff6fff6
 800a534:	001ffff6 	.word	0x001ffff6
 800a538:	fff6fff6 	.word	0xfff6fff6
 800a53c:	fff6fff6 	.word	0xfff6fff6
 800a540:	0036009f 	.word	0x0036009f
 800a544:	fff6007e 	.word	0xfff6007e
 800a548:	00b0fff6 	.word	0x00b0fff6
 800a54c:	0036fff6 	.word	0x0036fff6
 800a550:	fff6fff6 	.word	0xfff6fff6
 800a554:	0082      	.short	0x0082
 800a556:	0025      	movs	r5, r4
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	3542      	adds	r5, #66	@ 0x42
 800a55c:	1d11      	adds	r1, r2, #4
 800a55e:	6019      	str	r1, [r3, #0]
 800a560:	6813      	ldr	r3, [r2, #0]
 800a562:	702b      	strb	r3, [r5, #0]
 800a564:	2301      	movs	r3, #1
 800a566:	e09e      	b.n	800a6a6 <_printf_i+0x1be>
 800a568:	6818      	ldr	r0, [r3, #0]
 800a56a:	6809      	ldr	r1, [r1, #0]
 800a56c:	1d02      	adds	r2, r0, #4
 800a56e:	060d      	lsls	r5, r1, #24
 800a570:	d50b      	bpl.n	800a58a <_printf_i+0xa2>
 800a572:	6806      	ldr	r6, [r0, #0]
 800a574:	601a      	str	r2, [r3, #0]
 800a576:	2e00      	cmp	r6, #0
 800a578:	da03      	bge.n	800a582 <_printf_i+0x9a>
 800a57a:	232d      	movs	r3, #45	@ 0x2d
 800a57c:	9a03      	ldr	r2, [sp, #12]
 800a57e:	4276      	negs	r6, r6
 800a580:	7013      	strb	r3, [r2, #0]
 800a582:	4b5d      	ldr	r3, [pc, #372]	@ (800a6f8 <_printf_i+0x210>)
 800a584:	270a      	movs	r7, #10
 800a586:	9304      	str	r3, [sp, #16]
 800a588:	e018      	b.n	800a5bc <_printf_i+0xd4>
 800a58a:	6806      	ldr	r6, [r0, #0]
 800a58c:	601a      	str	r2, [r3, #0]
 800a58e:	0649      	lsls	r1, r1, #25
 800a590:	d5f1      	bpl.n	800a576 <_printf_i+0x8e>
 800a592:	b236      	sxth	r6, r6
 800a594:	e7ef      	b.n	800a576 <_printf_i+0x8e>
 800a596:	6808      	ldr	r0, [r1, #0]
 800a598:	6819      	ldr	r1, [r3, #0]
 800a59a:	c940      	ldmia	r1!, {r6}
 800a59c:	0605      	lsls	r5, r0, #24
 800a59e:	d402      	bmi.n	800a5a6 <_printf_i+0xbe>
 800a5a0:	0640      	lsls	r0, r0, #25
 800a5a2:	d500      	bpl.n	800a5a6 <_printf_i+0xbe>
 800a5a4:	b2b6      	uxth	r6, r6
 800a5a6:	6019      	str	r1, [r3, #0]
 800a5a8:	4b53      	ldr	r3, [pc, #332]	@ (800a6f8 <_printf_i+0x210>)
 800a5aa:	270a      	movs	r7, #10
 800a5ac:	9304      	str	r3, [sp, #16]
 800a5ae:	2a6f      	cmp	r2, #111	@ 0x6f
 800a5b0:	d100      	bne.n	800a5b4 <_printf_i+0xcc>
 800a5b2:	3f02      	subs	r7, #2
 800a5b4:	0023      	movs	r3, r4
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	3343      	adds	r3, #67	@ 0x43
 800a5ba:	701a      	strb	r2, [r3, #0]
 800a5bc:	6863      	ldr	r3, [r4, #4]
 800a5be:	60a3      	str	r3, [r4, #8]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	db06      	blt.n	800a5d2 <_printf_i+0xea>
 800a5c4:	2104      	movs	r1, #4
 800a5c6:	6822      	ldr	r2, [r4, #0]
 800a5c8:	9d03      	ldr	r5, [sp, #12]
 800a5ca:	438a      	bics	r2, r1
 800a5cc:	6022      	str	r2, [r4, #0]
 800a5ce:	4333      	orrs	r3, r6
 800a5d0:	d00c      	beq.n	800a5ec <_printf_i+0x104>
 800a5d2:	9d03      	ldr	r5, [sp, #12]
 800a5d4:	0030      	movs	r0, r6
 800a5d6:	0039      	movs	r1, r7
 800a5d8:	f7f5 fe40 	bl	800025c <__aeabi_uidivmod>
 800a5dc:	9b04      	ldr	r3, [sp, #16]
 800a5de:	3d01      	subs	r5, #1
 800a5e0:	5c5b      	ldrb	r3, [r3, r1]
 800a5e2:	702b      	strb	r3, [r5, #0]
 800a5e4:	0033      	movs	r3, r6
 800a5e6:	0006      	movs	r6, r0
 800a5e8:	429f      	cmp	r7, r3
 800a5ea:	d9f3      	bls.n	800a5d4 <_printf_i+0xec>
 800a5ec:	2f08      	cmp	r7, #8
 800a5ee:	d109      	bne.n	800a604 <_printf_i+0x11c>
 800a5f0:	6823      	ldr	r3, [r4, #0]
 800a5f2:	07db      	lsls	r3, r3, #31
 800a5f4:	d506      	bpl.n	800a604 <_printf_i+0x11c>
 800a5f6:	6862      	ldr	r2, [r4, #4]
 800a5f8:	6923      	ldr	r3, [r4, #16]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	dc02      	bgt.n	800a604 <_printf_i+0x11c>
 800a5fe:	2330      	movs	r3, #48	@ 0x30
 800a600:	3d01      	subs	r5, #1
 800a602:	702b      	strb	r3, [r5, #0]
 800a604:	9b03      	ldr	r3, [sp, #12]
 800a606:	1b5b      	subs	r3, r3, r5
 800a608:	6123      	str	r3, [r4, #16]
 800a60a:	9b07      	ldr	r3, [sp, #28]
 800a60c:	0021      	movs	r1, r4
 800a60e:	9300      	str	r3, [sp, #0]
 800a610:	9805      	ldr	r0, [sp, #20]
 800a612:	9b06      	ldr	r3, [sp, #24]
 800a614:	aa09      	add	r2, sp, #36	@ 0x24
 800a616:	f7ff fef7 	bl	800a408 <_printf_common>
 800a61a:	3001      	adds	r0, #1
 800a61c:	d148      	bne.n	800a6b0 <_printf_i+0x1c8>
 800a61e:	2001      	movs	r0, #1
 800a620:	4240      	negs	r0, r0
 800a622:	b00b      	add	sp, #44	@ 0x2c
 800a624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a626:	2220      	movs	r2, #32
 800a628:	6809      	ldr	r1, [r1, #0]
 800a62a:	430a      	orrs	r2, r1
 800a62c:	6022      	str	r2, [r4, #0]
 800a62e:	2278      	movs	r2, #120	@ 0x78
 800a630:	4932      	ldr	r1, [pc, #200]	@ (800a6fc <_printf_i+0x214>)
 800a632:	9104      	str	r1, [sp, #16]
 800a634:	0021      	movs	r1, r4
 800a636:	3145      	adds	r1, #69	@ 0x45
 800a638:	700a      	strb	r2, [r1, #0]
 800a63a:	6819      	ldr	r1, [r3, #0]
 800a63c:	6822      	ldr	r2, [r4, #0]
 800a63e:	c940      	ldmia	r1!, {r6}
 800a640:	0610      	lsls	r0, r2, #24
 800a642:	d402      	bmi.n	800a64a <_printf_i+0x162>
 800a644:	0650      	lsls	r0, r2, #25
 800a646:	d500      	bpl.n	800a64a <_printf_i+0x162>
 800a648:	b2b6      	uxth	r6, r6
 800a64a:	6019      	str	r1, [r3, #0]
 800a64c:	07d3      	lsls	r3, r2, #31
 800a64e:	d502      	bpl.n	800a656 <_printf_i+0x16e>
 800a650:	2320      	movs	r3, #32
 800a652:	4313      	orrs	r3, r2
 800a654:	6023      	str	r3, [r4, #0]
 800a656:	2e00      	cmp	r6, #0
 800a658:	d001      	beq.n	800a65e <_printf_i+0x176>
 800a65a:	2710      	movs	r7, #16
 800a65c:	e7aa      	b.n	800a5b4 <_printf_i+0xcc>
 800a65e:	2220      	movs	r2, #32
 800a660:	6823      	ldr	r3, [r4, #0]
 800a662:	4393      	bics	r3, r2
 800a664:	6023      	str	r3, [r4, #0]
 800a666:	e7f8      	b.n	800a65a <_printf_i+0x172>
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	680d      	ldr	r5, [r1, #0]
 800a66c:	1d10      	adds	r0, r2, #4
 800a66e:	6949      	ldr	r1, [r1, #20]
 800a670:	6018      	str	r0, [r3, #0]
 800a672:	6813      	ldr	r3, [r2, #0]
 800a674:	062e      	lsls	r6, r5, #24
 800a676:	d501      	bpl.n	800a67c <_printf_i+0x194>
 800a678:	6019      	str	r1, [r3, #0]
 800a67a:	e002      	b.n	800a682 <_printf_i+0x19a>
 800a67c:	066d      	lsls	r5, r5, #25
 800a67e:	d5fb      	bpl.n	800a678 <_printf_i+0x190>
 800a680:	8019      	strh	r1, [r3, #0]
 800a682:	2300      	movs	r3, #0
 800a684:	9d03      	ldr	r5, [sp, #12]
 800a686:	6123      	str	r3, [r4, #16]
 800a688:	e7bf      	b.n	800a60a <_printf_i+0x122>
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	1d11      	adds	r1, r2, #4
 800a68e:	6019      	str	r1, [r3, #0]
 800a690:	6815      	ldr	r5, [r2, #0]
 800a692:	2100      	movs	r1, #0
 800a694:	0028      	movs	r0, r5
 800a696:	6862      	ldr	r2, [r4, #4]
 800a698:	f000 fa2c 	bl	800aaf4 <memchr>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	d001      	beq.n	800a6a4 <_printf_i+0x1bc>
 800a6a0:	1b40      	subs	r0, r0, r5
 800a6a2:	6060      	str	r0, [r4, #4]
 800a6a4:	6863      	ldr	r3, [r4, #4]
 800a6a6:	6123      	str	r3, [r4, #16]
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	9a03      	ldr	r2, [sp, #12]
 800a6ac:	7013      	strb	r3, [r2, #0]
 800a6ae:	e7ac      	b.n	800a60a <_printf_i+0x122>
 800a6b0:	002a      	movs	r2, r5
 800a6b2:	6923      	ldr	r3, [r4, #16]
 800a6b4:	9906      	ldr	r1, [sp, #24]
 800a6b6:	9805      	ldr	r0, [sp, #20]
 800a6b8:	9d07      	ldr	r5, [sp, #28]
 800a6ba:	47a8      	blx	r5
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d0ae      	beq.n	800a61e <_printf_i+0x136>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	079b      	lsls	r3, r3, #30
 800a6c4:	d415      	bmi.n	800a6f2 <_printf_i+0x20a>
 800a6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c8:	68e0      	ldr	r0, [r4, #12]
 800a6ca:	4298      	cmp	r0, r3
 800a6cc:	daa9      	bge.n	800a622 <_printf_i+0x13a>
 800a6ce:	0018      	movs	r0, r3
 800a6d0:	e7a7      	b.n	800a622 <_printf_i+0x13a>
 800a6d2:	0022      	movs	r2, r4
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	9906      	ldr	r1, [sp, #24]
 800a6d8:	9805      	ldr	r0, [sp, #20]
 800a6da:	9e07      	ldr	r6, [sp, #28]
 800a6dc:	3219      	adds	r2, #25
 800a6de:	47b0      	blx	r6
 800a6e0:	3001      	adds	r0, #1
 800a6e2:	d09c      	beq.n	800a61e <_printf_i+0x136>
 800a6e4:	3501      	adds	r5, #1
 800a6e6:	68e3      	ldr	r3, [r4, #12]
 800a6e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6ea:	1a9b      	subs	r3, r3, r2
 800a6ec:	42ab      	cmp	r3, r5
 800a6ee:	dcf0      	bgt.n	800a6d2 <_printf_i+0x1ea>
 800a6f0:	e7e9      	b.n	800a6c6 <_printf_i+0x1de>
 800a6f2:	2500      	movs	r5, #0
 800a6f4:	e7f7      	b.n	800a6e6 <_printf_i+0x1fe>
 800a6f6:	46c0      	nop			@ (mov r8, r8)
 800a6f8:	0800dc78 	.word	0x0800dc78
 800a6fc:	0800dc89 	.word	0x0800dc89

0800a700 <sniprintf>:
 800a700:	b40c      	push	{r2, r3}
 800a702:	b530      	push	{r4, r5, lr}
 800a704:	4b18      	ldr	r3, [pc, #96]	@ (800a768 <sniprintf+0x68>)
 800a706:	000c      	movs	r4, r1
 800a708:	681d      	ldr	r5, [r3, #0]
 800a70a:	b09d      	sub	sp, #116	@ 0x74
 800a70c:	2900      	cmp	r1, #0
 800a70e:	da08      	bge.n	800a722 <sniprintf+0x22>
 800a710:	238b      	movs	r3, #139	@ 0x8b
 800a712:	2001      	movs	r0, #1
 800a714:	602b      	str	r3, [r5, #0]
 800a716:	4240      	negs	r0, r0
 800a718:	b01d      	add	sp, #116	@ 0x74
 800a71a:	bc30      	pop	{r4, r5}
 800a71c:	bc08      	pop	{r3}
 800a71e:	b002      	add	sp, #8
 800a720:	4718      	bx	r3
 800a722:	2382      	movs	r3, #130	@ 0x82
 800a724:	466a      	mov	r2, sp
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	8293      	strh	r3, [r2, #20]
 800a72a:	2300      	movs	r3, #0
 800a72c:	9002      	str	r0, [sp, #8]
 800a72e:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a730:	9006      	str	r0, [sp, #24]
 800a732:	4299      	cmp	r1, r3
 800a734:	d000      	beq.n	800a738 <sniprintf+0x38>
 800a736:	1e4b      	subs	r3, r1, #1
 800a738:	9304      	str	r3, [sp, #16]
 800a73a:	9307      	str	r3, [sp, #28]
 800a73c:	2301      	movs	r3, #1
 800a73e:	466a      	mov	r2, sp
 800a740:	425b      	negs	r3, r3
 800a742:	82d3      	strh	r3, [r2, #22]
 800a744:	0028      	movs	r0, r5
 800a746:	ab21      	add	r3, sp, #132	@ 0x84
 800a748:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a74a:	a902      	add	r1, sp, #8
 800a74c:	9301      	str	r3, [sp, #4]
 800a74e:	f001 f905 	bl	800b95c <_svfiprintf_r>
 800a752:	1c43      	adds	r3, r0, #1
 800a754:	da01      	bge.n	800a75a <sniprintf+0x5a>
 800a756:	238b      	movs	r3, #139	@ 0x8b
 800a758:	602b      	str	r3, [r5, #0]
 800a75a:	2c00      	cmp	r4, #0
 800a75c:	d0dc      	beq.n	800a718 <sniprintf+0x18>
 800a75e:	2200      	movs	r2, #0
 800a760:	9b02      	ldr	r3, [sp, #8]
 800a762:	701a      	strb	r2, [r3, #0]
 800a764:	e7d8      	b.n	800a718 <sniprintf+0x18>
 800a766:	46c0      	nop			@ (mov r8, r8)
 800a768:	20000018 	.word	0x20000018

0800a76c <siscanf>:
 800a76c:	b40e      	push	{r1, r2, r3}
 800a76e:	b570      	push	{r4, r5, r6, lr}
 800a770:	2381      	movs	r3, #129	@ 0x81
 800a772:	b09d      	sub	sp, #116	@ 0x74
 800a774:	466a      	mov	r2, sp
 800a776:	2500      	movs	r5, #0
 800a778:	ac21      	add	r4, sp, #132	@ 0x84
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	cc40      	ldmia	r4!, {r6}
 800a77e:	8293      	strh	r3, [r2, #20]
 800a780:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a782:	9002      	str	r0, [sp, #8]
 800a784:	9006      	str	r0, [sp, #24]
 800a786:	f7f5 fcc7 	bl	8000118 <strlen>
 800a78a:	4b0b      	ldr	r3, [pc, #44]	@ (800a7b8 <siscanf+0x4c>)
 800a78c:	466a      	mov	r2, sp
 800a78e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a790:	2301      	movs	r3, #1
 800a792:	9003      	str	r0, [sp, #12]
 800a794:	9007      	str	r0, [sp, #28]
 800a796:	4809      	ldr	r0, [pc, #36]	@ (800a7bc <siscanf+0x50>)
 800a798:	425b      	negs	r3, r3
 800a79a:	82d3      	strh	r3, [r2, #22]
 800a79c:	a902      	add	r1, sp, #8
 800a79e:	0023      	movs	r3, r4
 800a7a0:	0032      	movs	r2, r6
 800a7a2:	6800      	ldr	r0, [r0, #0]
 800a7a4:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a7a6:	9514      	str	r5, [sp, #80]	@ 0x50
 800a7a8:	9401      	str	r4, [sp, #4]
 800a7aa:	f001 fa31 	bl	800bc10 <__ssvfiscanf_r>
 800a7ae:	b01d      	add	sp, #116	@ 0x74
 800a7b0:	bc70      	pop	{r4, r5, r6}
 800a7b2:	bc08      	pop	{r3}
 800a7b4:	b003      	add	sp, #12
 800a7b6:	4718      	bx	r3
 800a7b8:	0800a7e9 	.word	0x0800a7e9
 800a7bc:	20000018 	.word	0x20000018

0800a7c0 <__sread>:
 800a7c0:	b570      	push	{r4, r5, r6, lr}
 800a7c2:	000c      	movs	r4, r1
 800a7c4:	250e      	movs	r5, #14
 800a7c6:	5f49      	ldrsh	r1, [r1, r5]
 800a7c8:	f000 f928 	bl	800aa1c <_read_r>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	db03      	blt.n	800a7d8 <__sread+0x18>
 800a7d0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a7d2:	181b      	adds	r3, r3, r0
 800a7d4:	6563      	str	r3, [r4, #84]	@ 0x54
 800a7d6:	bd70      	pop	{r4, r5, r6, pc}
 800a7d8:	89a3      	ldrh	r3, [r4, #12]
 800a7da:	4a02      	ldr	r2, [pc, #8]	@ (800a7e4 <__sread+0x24>)
 800a7dc:	4013      	ands	r3, r2
 800a7de:	81a3      	strh	r3, [r4, #12]
 800a7e0:	e7f9      	b.n	800a7d6 <__sread+0x16>
 800a7e2:	46c0      	nop			@ (mov r8, r8)
 800a7e4:	ffffefff 	.word	0xffffefff

0800a7e8 <__seofread>:
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	4770      	bx	lr

0800a7ec <__swrite>:
 800a7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ee:	001f      	movs	r7, r3
 800a7f0:	898b      	ldrh	r3, [r1, #12]
 800a7f2:	0005      	movs	r5, r0
 800a7f4:	000c      	movs	r4, r1
 800a7f6:	0016      	movs	r6, r2
 800a7f8:	05db      	lsls	r3, r3, #23
 800a7fa:	d505      	bpl.n	800a808 <__swrite+0x1c>
 800a7fc:	230e      	movs	r3, #14
 800a7fe:	5ec9      	ldrsh	r1, [r1, r3]
 800a800:	2200      	movs	r2, #0
 800a802:	2302      	movs	r3, #2
 800a804:	f000 f8f6 	bl	800a9f4 <_lseek_r>
 800a808:	89a3      	ldrh	r3, [r4, #12]
 800a80a:	4a05      	ldr	r2, [pc, #20]	@ (800a820 <__swrite+0x34>)
 800a80c:	0028      	movs	r0, r5
 800a80e:	4013      	ands	r3, r2
 800a810:	81a3      	strh	r3, [r4, #12]
 800a812:	0032      	movs	r2, r6
 800a814:	230e      	movs	r3, #14
 800a816:	5ee1      	ldrsh	r1, [r4, r3]
 800a818:	003b      	movs	r3, r7
 800a81a:	f000 f913 	bl	800aa44 <_write_r>
 800a81e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a820:	ffffefff 	.word	0xffffefff

0800a824 <__sseek>:
 800a824:	b570      	push	{r4, r5, r6, lr}
 800a826:	000c      	movs	r4, r1
 800a828:	250e      	movs	r5, #14
 800a82a:	5f49      	ldrsh	r1, [r1, r5]
 800a82c:	f000 f8e2 	bl	800a9f4 <_lseek_r>
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	1c42      	adds	r2, r0, #1
 800a834:	d103      	bne.n	800a83e <__sseek+0x1a>
 800a836:	4a05      	ldr	r2, [pc, #20]	@ (800a84c <__sseek+0x28>)
 800a838:	4013      	ands	r3, r2
 800a83a:	81a3      	strh	r3, [r4, #12]
 800a83c:	bd70      	pop	{r4, r5, r6, pc}
 800a83e:	2280      	movs	r2, #128	@ 0x80
 800a840:	0152      	lsls	r2, r2, #5
 800a842:	4313      	orrs	r3, r2
 800a844:	81a3      	strh	r3, [r4, #12]
 800a846:	6560      	str	r0, [r4, #84]	@ 0x54
 800a848:	e7f8      	b.n	800a83c <__sseek+0x18>
 800a84a:	46c0      	nop			@ (mov r8, r8)
 800a84c:	ffffefff 	.word	0xffffefff

0800a850 <__sclose>:
 800a850:	b510      	push	{r4, lr}
 800a852:	230e      	movs	r3, #14
 800a854:	5ec9      	ldrsh	r1, [r1, r3]
 800a856:	f000 f93b 	bl	800aad0 <_close_r>
 800a85a:	bd10      	pop	{r4, pc}

0800a85c <std>:
 800a85c:	2300      	movs	r3, #0
 800a85e:	b510      	push	{r4, lr}
 800a860:	0004      	movs	r4, r0
 800a862:	6003      	str	r3, [r0, #0]
 800a864:	6043      	str	r3, [r0, #4]
 800a866:	6083      	str	r3, [r0, #8]
 800a868:	8181      	strh	r1, [r0, #12]
 800a86a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a86c:	81c2      	strh	r2, [r0, #14]
 800a86e:	6103      	str	r3, [r0, #16]
 800a870:	6143      	str	r3, [r0, #20]
 800a872:	6183      	str	r3, [r0, #24]
 800a874:	0019      	movs	r1, r3
 800a876:	2208      	movs	r2, #8
 800a878:	305c      	adds	r0, #92	@ 0x5c
 800a87a:	f000 f8b3 	bl	800a9e4 <memset>
 800a87e:	4b0b      	ldr	r3, [pc, #44]	@ (800a8ac <std+0x50>)
 800a880:	6224      	str	r4, [r4, #32]
 800a882:	6263      	str	r3, [r4, #36]	@ 0x24
 800a884:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b0 <std+0x54>)
 800a886:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a888:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b4 <std+0x58>)
 800a88a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a88c:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b8 <std+0x5c>)
 800a88e:	6323      	str	r3, [r4, #48]	@ 0x30
 800a890:	4b0a      	ldr	r3, [pc, #40]	@ (800a8bc <std+0x60>)
 800a892:	429c      	cmp	r4, r3
 800a894:	d005      	beq.n	800a8a2 <std+0x46>
 800a896:	4b0a      	ldr	r3, [pc, #40]	@ (800a8c0 <std+0x64>)
 800a898:	429c      	cmp	r4, r3
 800a89a:	d002      	beq.n	800a8a2 <std+0x46>
 800a89c:	4b09      	ldr	r3, [pc, #36]	@ (800a8c4 <std+0x68>)
 800a89e:	429c      	cmp	r4, r3
 800a8a0:	d103      	bne.n	800a8aa <std+0x4e>
 800a8a2:	0020      	movs	r0, r4
 800a8a4:	3058      	adds	r0, #88	@ 0x58
 800a8a6:	f000 f90b 	bl	800aac0 <__retarget_lock_init_recursive>
 800a8aa:	bd10      	pop	{r4, pc}
 800a8ac:	0800a7c1 	.word	0x0800a7c1
 800a8b0:	0800a7ed 	.word	0x0800a7ed
 800a8b4:	0800a825 	.word	0x0800a825
 800a8b8:	0800a851 	.word	0x0800a851
 800a8bc:	200007d4 	.word	0x200007d4
 800a8c0:	2000083c 	.word	0x2000083c
 800a8c4:	200008a4 	.word	0x200008a4

0800a8c8 <stdio_exit_handler>:
 800a8c8:	b510      	push	{r4, lr}
 800a8ca:	4a03      	ldr	r2, [pc, #12]	@ (800a8d8 <stdio_exit_handler+0x10>)
 800a8cc:	4903      	ldr	r1, [pc, #12]	@ (800a8dc <stdio_exit_handler+0x14>)
 800a8ce:	4804      	ldr	r0, [pc, #16]	@ (800a8e0 <stdio_exit_handler+0x18>)
 800a8d0:	f000 f86c 	bl	800a9ac <_fwalk_sglue>
 800a8d4:	bd10      	pop	{r4, pc}
 800a8d6:	46c0      	nop			@ (mov r8, r8)
 800a8d8:	2000000c 	.word	0x2000000c
 800a8dc:	0800c471 	.word	0x0800c471
 800a8e0:	2000001c 	.word	0x2000001c

0800a8e4 <cleanup_stdio>:
 800a8e4:	6841      	ldr	r1, [r0, #4]
 800a8e6:	4b0b      	ldr	r3, [pc, #44]	@ (800a914 <cleanup_stdio+0x30>)
 800a8e8:	b510      	push	{r4, lr}
 800a8ea:	0004      	movs	r4, r0
 800a8ec:	4299      	cmp	r1, r3
 800a8ee:	d001      	beq.n	800a8f4 <cleanup_stdio+0x10>
 800a8f0:	f001 fdbe 	bl	800c470 <_fflush_r>
 800a8f4:	68a1      	ldr	r1, [r4, #8]
 800a8f6:	4b08      	ldr	r3, [pc, #32]	@ (800a918 <cleanup_stdio+0x34>)
 800a8f8:	4299      	cmp	r1, r3
 800a8fa:	d002      	beq.n	800a902 <cleanup_stdio+0x1e>
 800a8fc:	0020      	movs	r0, r4
 800a8fe:	f001 fdb7 	bl	800c470 <_fflush_r>
 800a902:	68e1      	ldr	r1, [r4, #12]
 800a904:	4b05      	ldr	r3, [pc, #20]	@ (800a91c <cleanup_stdio+0x38>)
 800a906:	4299      	cmp	r1, r3
 800a908:	d002      	beq.n	800a910 <cleanup_stdio+0x2c>
 800a90a:	0020      	movs	r0, r4
 800a90c:	f001 fdb0 	bl	800c470 <_fflush_r>
 800a910:	bd10      	pop	{r4, pc}
 800a912:	46c0      	nop			@ (mov r8, r8)
 800a914:	200007d4 	.word	0x200007d4
 800a918:	2000083c 	.word	0x2000083c
 800a91c:	200008a4 	.word	0x200008a4

0800a920 <global_stdio_init.part.0>:
 800a920:	b510      	push	{r4, lr}
 800a922:	4b09      	ldr	r3, [pc, #36]	@ (800a948 <global_stdio_init.part.0+0x28>)
 800a924:	4a09      	ldr	r2, [pc, #36]	@ (800a94c <global_stdio_init.part.0+0x2c>)
 800a926:	2104      	movs	r1, #4
 800a928:	601a      	str	r2, [r3, #0]
 800a92a:	4809      	ldr	r0, [pc, #36]	@ (800a950 <global_stdio_init.part.0+0x30>)
 800a92c:	2200      	movs	r2, #0
 800a92e:	f7ff ff95 	bl	800a85c <std>
 800a932:	2201      	movs	r2, #1
 800a934:	2109      	movs	r1, #9
 800a936:	4807      	ldr	r0, [pc, #28]	@ (800a954 <global_stdio_init.part.0+0x34>)
 800a938:	f7ff ff90 	bl	800a85c <std>
 800a93c:	2202      	movs	r2, #2
 800a93e:	2112      	movs	r1, #18
 800a940:	4805      	ldr	r0, [pc, #20]	@ (800a958 <global_stdio_init.part.0+0x38>)
 800a942:	f7ff ff8b 	bl	800a85c <std>
 800a946:	bd10      	pop	{r4, pc}
 800a948:	2000090c 	.word	0x2000090c
 800a94c:	0800a8c9 	.word	0x0800a8c9
 800a950:	200007d4 	.word	0x200007d4
 800a954:	2000083c 	.word	0x2000083c
 800a958:	200008a4 	.word	0x200008a4

0800a95c <__sfp_lock_acquire>:
 800a95c:	b510      	push	{r4, lr}
 800a95e:	4802      	ldr	r0, [pc, #8]	@ (800a968 <__sfp_lock_acquire+0xc>)
 800a960:	f000 f8af 	bl	800aac2 <__retarget_lock_acquire_recursive>
 800a964:	bd10      	pop	{r4, pc}
 800a966:	46c0      	nop			@ (mov r8, r8)
 800a968:	20000911 	.word	0x20000911

0800a96c <__sfp_lock_release>:
 800a96c:	b510      	push	{r4, lr}
 800a96e:	4802      	ldr	r0, [pc, #8]	@ (800a978 <__sfp_lock_release+0xc>)
 800a970:	f000 f8a8 	bl	800aac4 <__retarget_lock_release_recursive>
 800a974:	bd10      	pop	{r4, pc}
 800a976:	46c0      	nop			@ (mov r8, r8)
 800a978:	20000911 	.word	0x20000911

0800a97c <__sinit>:
 800a97c:	b510      	push	{r4, lr}
 800a97e:	0004      	movs	r4, r0
 800a980:	f7ff ffec 	bl	800a95c <__sfp_lock_acquire>
 800a984:	6a23      	ldr	r3, [r4, #32]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d002      	beq.n	800a990 <__sinit+0x14>
 800a98a:	f7ff ffef 	bl	800a96c <__sfp_lock_release>
 800a98e:	bd10      	pop	{r4, pc}
 800a990:	4b04      	ldr	r3, [pc, #16]	@ (800a9a4 <__sinit+0x28>)
 800a992:	6223      	str	r3, [r4, #32]
 800a994:	4b04      	ldr	r3, [pc, #16]	@ (800a9a8 <__sinit+0x2c>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d1f6      	bne.n	800a98a <__sinit+0xe>
 800a99c:	f7ff ffc0 	bl	800a920 <global_stdio_init.part.0>
 800a9a0:	e7f3      	b.n	800a98a <__sinit+0xe>
 800a9a2:	46c0      	nop			@ (mov r8, r8)
 800a9a4:	0800a8e5 	.word	0x0800a8e5
 800a9a8:	2000090c 	.word	0x2000090c

0800a9ac <_fwalk_sglue>:
 800a9ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9ae:	0014      	movs	r4, r2
 800a9b0:	2600      	movs	r6, #0
 800a9b2:	9000      	str	r0, [sp, #0]
 800a9b4:	9101      	str	r1, [sp, #4]
 800a9b6:	68a5      	ldr	r5, [r4, #8]
 800a9b8:	6867      	ldr	r7, [r4, #4]
 800a9ba:	3f01      	subs	r7, #1
 800a9bc:	d504      	bpl.n	800a9c8 <_fwalk_sglue+0x1c>
 800a9be:	6824      	ldr	r4, [r4, #0]
 800a9c0:	2c00      	cmp	r4, #0
 800a9c2:	d1f8      	bne.n	800a9b6 <_fwalk_sglue+0xa>
 800a9c4:	0030      	movs	r0, r6
 800a9c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9c8:	89ab      	ldrh	r3, [r5, #12]
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d908      	bls.n	800a9e0 <_fwalk_sglue+0x34>
 800a9ce:	220e      	movs	r2, #14
 800a9d0:	5eab      	ldrsh	r3, [r5, r2]
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	d004      	beq.n	800a9e0 <_fwalk_sglue+0x34>
 800a9d6:	0029      	movs	r1, r5
 800a9d8:	9800      	ldr	r0, [sp, #0]
 800a9da:	9b01      	ldr	r3, [sp, #4]
 800a9dc:	4798      	blx	r3
 800a9de:	4306      	orrs	r6, r0
 800a9e0:	3568      	adds	r5, #104	@ 0x68
 800a9e2:	e7ea      	b.n	800a9ba <_fwalk_sglue+0xe>

0800a9e4 <memset>:
 800a9e4:	0003      	movs	r3, r0
 800a9e6:	1882      	adds	r2, r0, r2
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d100      	bne.n	800a9ee <memset+0xa>
 800a9ec:	4770      	bx	lr
 800a9ee:	7019      	strb	r1, [r3, #0]
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	e7f9      	b.n	800a9e8 <memset+0x4>

0800a9f4 <_lseek_r>:
 800a9f4:	b570      	push	{r4, r5, r6, lr}
 800a9f6:	0004      	movs	r4, r0
 800a9f8:	0008      	movs	r0, r1
 800a9fa:	0011      	movs	r1, r2
 800a9fc:	001a      	movs	r2, r3
 800a9fe:	2300      	movs	r3, #0
 800aa00:	4d05      	ldr	r5, [pc, #20]	@ (800aa18 <_lseek_r+0x24>)
 800aa02:	602b      	str	r3, [r5, #0]
 800aa04:	f7fc f8c2 	bl	8006b8c <_lseek>
 800aa08:	1c43      	adds	r3, r0, #1
 800aa0a:	d103      	bne.n	800aa14 <_lseek_r+0x20>
 800aa0c:	682b      	ldr	r3, [r5, #0]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d000      	beq.n	800aa14 <_lseek_r+0x20>
 800aa12:	6023      	str	r3, [r4, #0]
 800aa14:	bd70      	pop	{r4, r5, r6, pc}
 800aa16:	46c0      	nop			@ (mov r8, r8)
 800aa18:	20000914 	.word	0x20000914

0800aa1c <_read_r>:
 800aa1c:	b570      	push	{r4, r5, r6, lr}
 800aa1e:	0004      	movs	r4, r0
 800aa20:	0008      	movs	r0, r1
 800aa22:	0011      	movs	r1, r2
 800aa24:	001a      	movs	r2, r3
 800aa26:	2300      	movs	r3, #0
 800aa28:	4d05      	ldr	r5, [pc, #20]	@ (800aa40 <_read_r+0x24>)
 800aa2a:	602b      	str	r3, [r5, #0]
 800aa2c:	f7fc f854 	bl	8006ad8 <_read>
 800aa30:	1c43      	adds	r3, r0, #1
 800aa32:	d103      	bne.n	800aa3c <_read_r+0x20>
 800aa34:	682b      	ldr	r3, [r5, #0]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d000      	beq.n	800aa3c <_read_r+0x20>
 800aa3a:	6023      	str	r3, [r4, #0]
 800aa3c:	bd70      	pop	{r4, r5, r6, pc}
 800aa3e:	46c0      	nop			@ (mov r8, r8)
 800aa40:	20000914 	.word	0x20000914

0800aa44 <_write_r>:
 800aa44:	b570      	push	{r4, r5, r6, lr}
 800aa46:	0004      	movs	r4, r0
 800aa48:	0008      	movs	r0, r1
 800aa4a:	0011      	movs	r1, r2
 800aa4c:	001a      	movs	r2, r3
 800aa4e:	2300      	movs	r3, #0
 800aa50:	4d05      	ldr	r5, [pc, #20]	@ (800aa68 <_write_r+0x24>)
 800aa52:	602b      	str	r3, [r5, #0]
 800aa54:	f7fc f85d 	bl	8006b12 <_write>
 800aa58:	1c43      	adds	r3, r0, #1
 800aa5a:	d103      	bne.n	800aa64 <_write_r+0x20>
 800aa5c:	682b      	ldr	r3, [r5, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d000      	beq.n	800aa64 <_write_r+0x20>
 800aa62:	6023      	str	r3, [r4, #0]
 800aa64:	bd70      	pop	{r4, r5, r6, pc}
 800aa66:	46c0      	nop			@ (mov r8, r8)
 800aa68:	20000914 	.word	0x20000914

0800aa6c <__errno>:
 800aa6c:	4b01      	ldr	r3, [pc, #4]	@ (800aa74 <__errno+0x8>)
 800aa6e:	6818      	ldr	r0, [r3, #0]
 800aa70:	4770      	bx	lr
 800aa72:	46c0      	nop			@ (mov r8, r8)
 800aa74:	20000018 	.word	0x20000018

0800aa78 <__libc_init_array>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	2600      	movs	r6, #0
 800aa7c:	4c0c      	ldr	r4, [pc, #48]	@ (800aab0 <__libc_init_array+0x38>)
 800aa7e:	4d0d      	ldr	r5, [pc, #52]	@ (800aab4 <__libc_init_array+0x3c>)
 800aa80:	1b64      	subs	r4, r4, r5
 800aa82:	10a4      	asrs	r4, r4, #2
 800aa84:	42a6      	cmp	r6, r4
 800aa86:	d109      	bne.n	800aa9c <__libc_init_array+0x24>
 800aa88:	2600      	movs	r6, #0
 800aa8a:	f002 fdb5 	bl	800d5f8 <_init>
 800aa8e:	4c0a      	ldr	r4, [pc, #40]	@ (800aab8 <__libc_init_array+0x40>)
 800aa90:	4d0a      	ldr	r5, [pc, #40]	@ (800aabc <__libc_init_array+0x44>)
 800aa92:	1b64      	subs	r4, r4, r5
 800aa94:	10a4      	asrs	r4, r4, #2
 800aa96:	42a6      	cmp	r6, r4
 800aa98:	d105      	bne.n	800aaa6 <__libc_init_array+0x2e>
 800aa9a:	bd70      	pop	{r4, r5, r6, pc}
 800aa9c:	00b3      	lsls	r3, r6, #2
 800aa9e:	58eb      	ldr	r3, [r5, r3]
 800aaa0:	4798      	blx	r3
 800aaa2:	3601      	adds	r6, #1
 800aaa4:	e7ee      	b.n	800aa84 <__libc_init_array+0xc>
 800aaa6:	00b3      	lsls	r3, r6, #2
 800aaa8:	58eb      	ldr	r3, [r5, r3]
 800aaaa:	4798      	blx	r3
 800aaac:	3601      	adds	r6, #1
 800aaae:	e7f2      	b.n	800aa96 <__libc_init_array+0x1e>
 800aab0:	0800dffc 	.word	0x0800dffc
 800aab4:	0800dffc 	.word	0x0800dffc
 800aab8:	0800e000 	.word	0x0800e000
 800aabc:	0800dffc 	.word	0x0800dffc

0800aac0 <__retarget_lock_init_recursive>:
 800aac0:	4770      	bx	lr

0800aac2 <__retarget_lock_acquire_recursive>:
 800aac2:	4770      	bx	lr

0800aac4 <__retarget_lock_release_recursive>:
 800aac4:	4770      	bx	lr
	...

0800aac8 <_localeconv_r>:
 800aac8:	4800      	ldr	r0, [pc, #0]	@ (800aacc <_localeconv_r+0x4>)
 800aaca:	4770      	bx	lr
 800aacc:	20000158 	.word	0x20000158

0800aad0 <_close_r>:
 800aad0:	2300      	movs	r3, #0
 800aad2:	b570      	push	{r4, r5, r6, lr}
 800aad4:	4d06      	ldr	r5, [pc, #24]	@ (800aaf0 <_close_r+0x20>)
 800aad6:	0004      	movs	r4, r0
 800aad8:	0008      	movs	r0, r1
 800aada:	602b      	str	r3, [r5, #0]
 800aadc:	f7fc f835 	bl	8006b4a <_close>
 800aae0:	1c43      	adds	r3, r0, #1
 800aae2:	d103      	bne.n	800aaec <_close_r+0x1c>
 800aae4:	682b      	ldr	r3, [r5, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d000      	beq.n	800aaec <_close_r+0x1c>
 800aaea:	6023      	str	r3, [r4, #0]
 800aaec:	bd70      	pop	{r4, r5, r6, pc}
 800aaee:	46c0      	nop			@ (mov r8, r8)
 800aaf0:	20000914 	.word	0x20000914

0800aaf4 <memchr>:
 800aaf4:	b2c9      	uxtb	r1, r1
 800aaf6:	1882      	adds	r2, r0, r2
 800aaf8:	4290      	cmp	r0, r2
 800aafa:	d101      	bne.n	800ab00 <memchr+0xc>
 800aafc:	2000      	movs	r0, #0
 800aafe:	4770      	bx	lr
 800ab00:	7803      	ldrb	r3, [r0, #0]
 800ab02:	428b      	cmp	r3, r1
 800ab04:	d0fb      	beq.n	800aafe <memchr+0xa>
 800ab06:	3001      	adds	r0, #1
 800ab08:	e7f6      	b.n	800aaf8 <memchr+0x4>

0800ab0a <memcpy>:
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	b510      	push	{r4, lr}
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d100      	bne.n	800ab14 <memcpy+0xa>
 800ab12:	bd10      	pop	{r4, pc}
 800ab14:	5ccc      	ldrb	r4, [r1, r3]
 800ab16:	54c4      	strb	r4, [r0, r3]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	e7f8      	b.n	800ab0e <memcpy+0x4>

0800ab1c <quorem>:
 800ab1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab1e:	6903      	ldr	r3, [r0, #16]
 800ab20:	690c      	ldr	r4, [r1, #16]
 800ab22:	b089      	sub	sp, #36	@ 0x24
 800ab24:	9003      	str	r0, [sp, #12]
 800ab26:	9106      	str	r1, [sp, #24]
 800ab28:	2000      	movs	r0, #0
 800ab2a:	42a3      	cmp	r3, r4
 800ab2c:	db63      	blt.n	800abf6 <quorem+0xda>
 800ab2e:	000b      	movs	r3, r1
 800ab30:	3c01      	subs	r4, #1
 800ab32:	3314      	adds	r3, #20
 800ab34:	00a5      	lsls	r5, r4, #2
 800ab36:	9304      	str	r3, [sp, #16]
 800ab38:	195b      	adds	r3, r3, r5
 800ab3a:	9305      	str	r3, [sp, #20]
 800ab3c:	9b03      	ldr	r3, [sp, #12]
 800ab3e:	3314      	adds	r3, #20
 800ab40:	9301      	str	r3, [sp, #4]
 800ab42:	195d      	adds	r5, r3, r5
 800ab44:	9b05      	ldr	r3, [sp, #20]
 800ab46:	682f      	ldr	r7, [r5, #0]
 800ab48:	681e      	ldr	r6, [r3, #0]
 800ab4a:	0038      	movs	r0, r7
 800ab4c:	3601      	adds	r6, #1
 800ab4e:	0031      	movs	r1, r6
 800ab50:	f7f5 fafe 	bl	8000150 <__udivsi3>
 800ab54:	9002      	str	r0, [sp, #8]
 800ab56:	42b7      	cmp	r7, r6
 800ab58:	d327      	bcc.n	800abaa <quorem+0x8e>
 800ab5a:	9b04      	ldr	r3, [sp, #16]
 800ab5c:	2700      	movs	r7, #0
 800ab5e:	469c      	mov	ip, r3
 800ab60:	9e01      	ldr	r6, [sp, #4]
 800ab62:	9707      	str	r7, [sp, #28]
 800ab64:	4662      	mov	r2, ip
 800ab66:	ca08      	ldmia	r2!, {r3}
 800ab68:	6830      	ldr	r0, [r6, #0]
 800ab6a:	4694      	mov	ip, r2
 800ab6c:	9a02      	ldr	r2, [sp, #8]
 800ab6e:	b299      	uxth	r1, r3
 800ab70:	4351      	muls	r1, r2
 800ab72:	0c1b      	lsrs	r3, r3, #16
 800ab74:	4353      	muls	r3, r2
 800ab76:	19c9      	adds	r1, r1, r7
 800ab78:	0c0a      	lsrs	r2, r1, #16
 800ab7a:	189b      	adds	r3, r3, r2
 800ab7c:	b289      	uxth	r1, r1
 800ab7e:	b282      	uxth	r2, r0
 800ab80:	1a52      	subs	r2, r2, r1
 800ab82:	9907      	ldr	r1, [sp, #28]
 800ab84:	0c1f      	lsrs	r7, r3, #16
 800ab86:	1852      	adds	r2, r2, r1
 800ab88:	0c00      	lsrs	r0, r0, #16
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	1411      	asrs	r1, r2, #16
 800ab8e:	1ac3      	subs	r3, r0, r3
 800ab90:	185b      	adds	r3, r3, r1
 800ab92:	1419      	asrs	r1, r3, #16
 800ab94:	b292      	uxth	r2, r2
 800ab96:	041b      	lsls	r3, r3, #16
 800ab98:	431a      	orrs	r2, r3
 800ab9a:	9b05      	ldr	r3, [sp, #20]
 800ab9c:	9107      	str	r1, [sp, #28]
 800ab9e:	c604      	stmia	r6!, {r2}
 800aba0:	4563      	cmp	r3, ip
 800aba2:	d2df      	bcs.n	800ab64 <quorem+0x48>
 800aba4:	682b      	ldr	r3, [r5, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d02b      	beq.n	800ac02 <quorem+0xe6>
 800abaa:	9906      	ldr	r1, [sp, #24]
 800abac:	9803      	ldr	r0, [sp, #12]
 800abae:	f001 ff21 	bl	800c9f4 <__mcmp>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	db1e      	blt.n	800abf4 <quorem+0xd8>
 800abb6:	2600      	movs	r6, #0
 800abb8:	9d01      	ldr	r5, [sp, #4]
 800abba:	9904      	ldr	r1, [sp, #16]
 800abbc:	c901      	ldmia	r1!, {r0}
 800abbe:	682b      	ldr	r3, [r5, #0]
 800abc0:	b287      	uxth	r7, r0
 800abc2:	b29a      	uxth	r2, r3
 800abc4:	1bd2      	subs	r2, r2, r7
 800abc6:	1992      	adds	r2, r2, r6
 800abc8:	0c00      	lsrs	r0, r0, #16
 800abca:	0c1b      	lsrs	r3, r3, #16
 800abcc:	1a1b      	subs	r3, r3, r0
 800abce:	1410      	asrs	r0, r2, #16
 800abd0:	181b      	adds	r3, r3, r0
 800abd2:	141e      	asrs	r6, r3, #16
 800abd4:	b292      	uxth	r2, r2
 800abd6:	041b      	lsls	r3, r3, #16
 800abd8:	431a      	orrs	r2, r3
 800abda:	9b05      	ldr	r3, [sp, #20]
 800abdc:	c504      	stmia	r5!, {r2}
 800abde:	428b      	cmp	r3, r1
 800abe0:	d2ec      	bcs.n	800abbc <quorem+0xa0>
 800abe2:	9a01      	ldr	r2, [sp, #4]
 800abe4:	00a3      	lsls	r3, r4, #2
 800abe6:	18d3      	adds	r3, r2, r3
 800abe8:	681a      	ldr	r2, [r3, #0]
 800abea:	2a00      	cmp	r2, #0
 800abec:	d014      	beq.n	800ac18 <quorem+0xfc>
 800abee:	9b02      	ldr	r3, [sp, #8]
 800abf0:	3301      	adds	r3, #1
 800abf2:	9302      	str	r3, [sp, #8]
 800abf4:	9802      	ldr	r0, [sp, #8]
 800abf6:	b009      	add	sp, #36	@ 0x24
 800abf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abfa:	682b      	ldr	r3, [r5, #0]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d104      	bne.n	800ac0a <quorem+0xee>
 800ac00:	3c01      	subs	r4, #1
 800ac02:	9b01      	ldr	r3, [sp, #4]
 800ac04:	3d04      	subs	r5, #4
 800ac06:	42ab      	cmp	r3, r5
 800ac08:	d3f7      	bcc.n	800abfa <quorem+0xde>
 800ac0a:	9b03      	ldr	r3, [sp, #12]
 800ac0c:	611c      	str	r4, [r3, #16]
 800ac0e:	e7cc      	b.n	800abaa <quorem+0x8e>
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	2a00      	cmp	r2, #0
 800ac14:	d104      	bne.n	800ac20 <quorem+0x104>
 800ac16:	3c01      	subs	r4, #1
 800ac18:	9a01      	ldr	r2, [sp, #4]
 800ac1a:	3b04      	subs	r3, #4
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d3f7      	bcc.n	800ac10 <quorem+0xf4>
 800ac20:	9b03      	ldr	r3, [sp, #12]
 800ac22:	611c      	str	r4, [r3, #16]
 800ac24:	e7e3      	b.n	800abee <quorem+0xd2>
	...

0800ac28 <_dtoa_r>:
 800ac28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac2a:	0014      	movs	r4, r2
 800ac2c:	001d      	movs	r5, r3
 800ac2e:	69c6      	ldr	r6, [r0, #28]
 800ac30:	b09d      	sub	sp, #116	@ 0x74
 800ac32:	940a      	str	r4, [sp, #40]	@ 0x28
 800ac34:	950b      	str	r5, [sp, #44]	@ 0x2c
 800ac36:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800ac38:	9003      	str	r0, [sp, #12]
 800ac3a:	2e00      	cmp	r6, #0
 800ac3c:	d10f      	bne.n	800ac5e <_dtoa_r+0x36>
 800ac3e:	2010      	movs	r0, #16
 800ac40:	f001 f94a 	bl	800bed8 <malloc>
 800ac44:	9b03      	ldr	r3, [sp, #12]
 800ac46:	1e02      	subs	r2, r0, #0
 800ac48:	61d8      	str	r0, [r3, #28]
 800ac4a:	d104      	bne.n	800ac56 <_dtoa_r+0x2e>
 800ac4c:	21ef      	movs	r1, #239	@ 0xef
 800ac4e:	4bc7      	ldr	r3, [pc, #796]	@ (800af6c <_dtoa_r+0x344>)
 800ac50:	48c7      	ldr	r0, [pc, #796]	@ (800af70 <_dtoa_r+0x348>)
 800ac52:	f002 f98b 	bl	800cf6c <__assert_func>
 800ac56:	6046      	str	r6, [r0, #4]
 800ac58:	6086      	str	r6, [r0, #8]
 800ac5a:	6006      	str	r6, [r0, #0]
 800ac5c:	60c6      	str	r6, [r0, #12]
 800ac5e:	9b03      	ldr	r3, [sp, #12]
 800ac60:	69db      	ldr	r3, [r3, #28]
 800ac62:	6819      	ldr	r1, [r3, #0]
 800ac64:	2900      	cmp	r1, #0
 800ac66:	d00b      	beq.n	800ac80 <_dtoa_r+0x58>
 800ac68:	685a      	ldr	r2, [r3, #4]
 800ac6a:	2301      	movs	r3, #1
 800ac6c:	4093      	lsls	r3, r2
 800ac6e:	604a      	str	r2, [r1, #4]
 800ac70:	608b      	str	r3, [r1, #8]
 800ac72:	9803      	ldr	r0, [sp, #12]
 800ac74:	f001 fc7c 	bl	800c570 <_Bfree>
 800ac78:	2200      	movs	r2, #0
 800ac7a:	9b03      	ldr	r3, [sp, #12]
 800ac7c:	69db      	ldr	r3, [r3, #28]
 800ac7e:	601a      	str	r2, [r3, #0]
 800ac80:	2d00      	cmp	r5, #0
 800ac82:	da1e      	bge.n	800acc2 <_dtoa_r+0x9a>
 800ac84:	2301      	movs	r3, #1
 800ac86:	603b      	str	r3, [r7, #0]
 800ac88:	006b      	lsls	r3, r5, #1
 800ac8a:	085b      	lsrs	r3, r3, #1
 800ac8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac8e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ac90:	4bb8      	ldr	r3, [pc, #736]	@ (800af74 <_dtoa_r+0x34c>)
 800ac92:	4ab8      	ldr	r2, [pc, #736]	@ (800af74 <_dtoa_r+0x34c>)
 800ac94:	403b      	ands	r3, r7
 800ac96:	4293      	cmp	r3, r2
 800ac98:	d116      	bne.n	800acc8 <_dtoa_r+0xa0>
 800ac9a:	4bb7      	ldr	r3, [pc, #732]	@ (800af78 <_dtoa_r+0x350>)
 800ac9c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ac9e:	6013      	str	r3, [r2, #0]
 800aca0:	033b      	lsls	r3, r7, #12
 800aca2:	0b1b      	lsrs	r3, r3, #12
 800aca4:	4323      	orrs	r3, r4
 800aca6:	d101      	bne.n	800acac <_dtoa_r+0x84>
 800aca8:	f000 fd80 	bl	800b7ac <_dtoa_r+0xb84>
 800acac:	4bb3      	ldr	r3, [pc, #716]	@ (800af7c <_dtoa_r+0x354>)
 800acae:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800acb0:	9308      	str	r3, [sp, #32]
 800acb2:	2a00      	cmp	r2, #0
 800acb4:	d002      	beq.n	800acbc <_dtoa_r+0x94>
 800acb6:	4bb2      	ldr	r3, [pc, #712]	@ (800af80 <_dtoa_r+0x358>)
 800acb8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800acba:	6013      	str	r3, [r2, #0]
 800acbc:	9808      	ldr	r0, [sp, #32]
 800acbe:	b01d      	add	sp, #116	@ 0x74
 800acc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acc2:	2300      	movs	r3, #0
 800acc4:	603b      	str	r3, [r7, #0]
 800acc6:	e7e2      	b.n	800ac8e <_dtoa_r+0x66>
 800acc8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800acca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800accc:	9212      	str	r2, [sp, #72]	@ 0x48
 800acce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acd0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800acd2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800acd4:	2200      	movs	r2, #0
 800acd6:	2300      	movs	r3, #0
 800acd8:	f7f5 fbc0 	bl	800045c <__aeabi_dcmpeq>
 800acdc:	1e06      	subs	r6, r0, #0
 800acde:	d00b      	beq.n	800acf8 <_dtoa_r+0xd0>
 800ace0:	2301      	movs	r3, #1
 800ace2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ace4:	6013      	str	r3, [r2, #0]
 800ace6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d002      	beq.n	800acf2 <_dtoa_r+0xca>
 800acec:	4ba5      	ldr	r3, [pc, #660]	@ (800af84 <_dtoa_r+0x35c>)
 800acee:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800acf0:	6013      	str	r3, [r2, #0]
 800acf2:	4ba5      	ldr	r3, [pc, #660]	@ (800af88 <_dtoa_r+0x360>)
 800acf4:	9308      	str	r3, [sp, #32]
 800acf6:	e7e1      	b.n	800acbc <_dtoa_r+0x94>
 800acf8:	ab1a      	add	r3, sp, #104	@ 0x68
 800acfa:	9301      	str	r3, [sp, #4]
 800acfc:	ab1b      	add	r3, sp, #108	@ 0x6c
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	9803      	ldr	r0, [sp, #12]
 800ad02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ad06:	f001 ff2b 	bl	800cb60 <__d2b>
 800ad0a:	007a      	lsls	r2, r7, #1
 800ad0c:	9005      	str	r0, [sp, #20]
 800ad0e:	0d52      	lsrs	r2, r2, #21
 800ad10:	d100      	bne.n	800ad14 <_dtoa_r+0xec>
 800ad12:	e07b      	b.n	800ae0c <_dtoa_r+0x1e4>
 800ad14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ad16:	9618      	str	r6, [sp, #96]	@ 0x60
 800ad18:	0319      	lsls	r1, r3, #12
 800ad1a:	4b9c      	ldr	r3, [pc, #624]	@ (800af8c <_dtoa_r+0x364>)
 800ad1c:	0b09      	lsrs	r1, r1, #12
 800ad1e:	430b      	orrs	r3, r1
 800ad20:	499b      	ldr	r1, [pc, #620]	@ (800af90 <_dtoa_r+0x368>)
 800ad22:	1857      	adds	r7, r2, r1
 800ad24:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ad26:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ad28:	0019      	movs	r1, r3
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	4b99      	ldr	r3, [pc, #612]	@ (800af94 <_dtoa_r+0x36c>)
 800ad2e:	f7f8 f81b 	bl	8002d68 <__aeabi_dsub>
 800ad32:	4a99      	ldr	r2, [pc, #612]	@ (800af98 <_dtoa_r+0x370>)
 800ad34:	4b99      	ldr	r3, [pc, #612]	@ (800af9c <_dtoa_r+0x374>)
 800ad36:	f7f7 fd31 	bl	800279c <__aeabi_dmul>
 800ad3a:	4a99      	ldr	r2, [pc, #612]	@ (800afa0 <_dtoa_r+0x378>)
 800ad3c:	4b99      	ldr	r3, [pc, #612]	@ (800afa4 <_dtoa_r+0x37c>)
 800ad3e:	f7f6 fd2d 	bl	800179c <__aeabi_dadd>
 800ad42:	0004      	movs	r4, r0
 800ad44:	0038      	movs	r0, r7
 800ad46:	000d      	movs	r5, r1
 800ad48:	f7f8 fc76 	bl	8003638 <__aeabi_i2d>
 800ad4c:	4a96      	ldr	r2, [pc, #600]	@ (800afa8 <_dtoa_r+0x380>)
 800ad4e:	4b97      	ldr	r3, [pc, #604]	@ (800afac <_dtoa_r+0x384>)
 800ad50:	f7f7 fd24 	bl	800279c <__aeabi_dmul>
 800ad54:	0002      	movs	r2, r0
 800ad56:	000b      	movs	r3, r1
 800ad58:	0020      	movs	r0, r4
 800ad5a:	0029      	movs	r1, r5
 800ad5c:	f7f6 fd1e 	bl	800179c <__aeabi_dadd>
 800ad60:	0004      	movs	r4, r0
 800ad62:	000d      	movs	r5, r1
 800ad64:	f7f8 fc2c 	bl	80035c0 <__aeabi_d2iz>
 800ad68:	2200      	movs	r2, #0
 800ad6a:	9004      	str	r0, [sp, #16]
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	0020      	movs	r0, r4
 800ad70:	0029      	movs	r1, r5
 800ad72:	f7f5 fb79 	bl	8000468 <__aeabi_dcmplt>
 800ad76:	2800      	cmp	r0, #0
 800ad78:	d00b      	beq.n	800ad92 <_dtoa_r+0x16a>
 800ad7a:	9804      	ldr	r0, [sp, #16]
 800ad7c:	f7f8 fc5c 	bl	8003638 <__aeabi_i2d>
 800ad80:	002b      	movs	r3, r5
 800ad82:	0022      	movs	r2, r4
 800ad84:	f7f5 fb6a 	bl	800045c <__aeabi_dcmpeq>
 800ad88:	4243      	negs	r3, r0
 800ad8a:	4158      	adcs	r0, r3
 800ad8c:	9b04      	ldr	r3, [sp, #16]
 800ad8e:	1a1b      	subs	r3, r3, r0
 800ad90:	9304      	str	r3, [sp, #16]
 800ad92:	2301      	movs	r3, #1
 800ad94:	9315      	str	r3, [sp, #84]	@ 0x54
 800ad96:	9b04      	ldr	r3, [sp, #16]
 800ad98:	2b16      	cmp	r3, #22
 800ad9a:	d810      	bhi.n	800adbe <_dtoa_r+0x196>
 800ad9c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ad9e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ada0:	9a04      	ldr	r2, [sp, #16]
 800ada2:	4b83      	ldr	r3, [pc, #524]	@ (800afb0 <_dtoa_r+0x388>)
 800ada4:	00d2      	lsls	r2, r2, #3
 800ada6:	189b      	adds	r3, r3, r2
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	f7f5 fb5c 	bl	8000468 <__aeabi_dcmplt>
 800adb0:	2800      	cmp	r0, #0
 800adb2:	d047      	beq.n	800ae44 <_dtoa_r+0x21c>
 800adb4:	9b04      	ldr	r3, [sp, #16]
 800adb6:	3b01      	subs	r3, #1
 800adb8:	9304      	str	r3, [sp, #16]
 800adba:	2300      	movs	r3, #0
 800adbc:	9315      	str	r3, [sp, #84]	@ 0x54
 800adbe:	2200      	movs	r2, #0
 800adc0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800adc2:	9206      	str	r2, [sp, #24]
 800adc4:	1bdb      	subs	r3, r3, r7
 800adc6:	1e5a      	subs	r2, r3, #1
 800adc8:	d53e      	bpl.n	800ae48 <_dtoa_r+0x220>
 800adca:	2201      	movs	r2, #1
 800adcc:	1ad3      	subs	r3, r2, r3
 800adce:	9306      	str	r3, [sp, #24]
 800add0:	2300      	movs	r3, #0
 800add2:	930d      	str	r3, [sp, #52]	@ 0x34
 800add4:	9b04      	ldr	r3, [sp, #16]
 800add6:	2b00      	cmp	r3, #0
 800add8:	db38      	blt.n	800ae4c <_dtoa_r+0x224>
 800adda:	9a04      	ldr	r2, [sp, #16]
 800addc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800adde:	4694      	mov	ip, r2
 800ade0:	4463      	add	r3, ip
 800ade2:	930d      	str	r3, [sp, #52]	@ 0x34
 800ade4:	2300      	movs	r3, #0
 800ade6:	9214      	str	r2, [sp, #80]	@ 0x50
 800ade8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800adea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800adec:	2401      	movs	r4, #1
 800adee:	2b09      	cmp	r3, #9
 800adf0:	d862      	bhi.n	800aeb8 <_dtoa_r+0x290>
 800adf2:	2b05      	cmp	r3, #5
 800adf4:	dd02      	ble.n	800adfc <_dtoa_r+0x1d4>
 800adf6:	2400      	movs	r4, #0
 800adf8:	3b04      	subs	r3, #4
 800adfa:	9322      	str	r3, [sp, #136]	@ 0x88
 800adfc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800adfe:	1e98      	subs	r0, r3, #2
 800ae00:	2803      	cmp	r0, #3
 800ae02:	d863      	bhi.n	800aecc <_dtoa_r+0x2a4>
 800ae04:	f7f5 f990 	bl	8000128 <__gnu_thumb1_case_uqi>
 800ae08:	2b385654 	.word	0x2b385654
 800ae0c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ae0e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800ae10:	18f6      	adds	r6, r6, r3
 800ae12:	4b68      	ldr	r3, [pc, #416]	@ (800afb4 <_dtoa_r+0x38c>)
 800ae14:	18f2      	adds	r2, r6, r3
 800ae16:	2a20      	cmp	r2, #32
 800ae18:	dd0f      	ble.n	800ae3a <_dtoa_r+0x212>
 800ae1a:	2340      	movs	r3, #64	@ 0x40
 800ae1c:	1a9b      	subs	r3, r3, r2
 800ae1e:	409f      	lsls	r7, r3
 800ae20:	4b65      	ldr	r3, [pc, #404]	@ (800afb8 <_dtoa_r+0x390>)
 800ae22:	0038      	movs	r0, r7
 800ae24:	18f3      	adds	r3, r6, r3
 800ae26:	40dc      	lsrs	r4, r3
 800ae28:	4320      	orrs	r0, r4
 800ae2a:	f7f8 fc33 	bl	8003694 <__aeabi_ui2d>
 800ae2e:	2201      	movs	r2, #1
 800ae30:	4b62      	ldr	r3, [pc, #392]	@ (800afbc <_dtoa_r+0x394>)
 800ae32:	1e77      	subs	r7, r6, #1
 800ae34:	18cb      	adds	r3, r1, r3
 800ae36:	9218      	str	r2, [sp, #96]	@ 0x60
 800ae38:	e776      	b.n	800ad28 <_dtoa_r+0x100>
 800ae3a:	2320      	movs	r3, #32
 800ae3c:	0020      	movs	r0, r4
 800ae3e:	1a9b      	subs	r3, r3, r2
 800ae40:	4098      	lsls	r0, r3
 800ae42:	e7f2      	b.n	800ae2a <_dtoa_r+0x202>
 800ae44:	9015      	str	r0, [sp, #84]	@ 0x54
 800ae46:	e7ba      	b.n	800adbe <_dtoa_r+0x196>
 800ae48:	920d      	str	r2, [sp, #52]	@ 0x34
 800ae4a:	e7c3      	b.n	800add4 <_dtoa_r+0x1ac>
 800ae4c:	9b06      	ldr	r3, [sp, #24]
 800ae4e:	9a04      	ldr	r2, [sp, #16]
 800ae50:	1a9b      	subs	r3, r3, r2
 800ae52:	9306      	str	r3, [sp, #24]
 800ae54:	4253      	negs	r3, r2
 800ae56:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae58:	2300      	movs	r3, #0
 800ae5a:	9314      	str	r3, [sp, #80]	@ 0x50
 800ae5c:	e7c5      	b.n	800adea <_dtoa_r+0x1c2>
 800ae5e:	2301      	movs	r3, #1
 800ae60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ae62:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae64:	4694      	mov	ip, r2
 800ae66:	9b04      	ldr	r3, [sp, #16]
 800ae68:	4463      	add	r3, ip
 800ae6a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae6c:	3301      	adds	r3, #1
 800ae6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	dc08      	bgt.n	800ae86 <_dtoa_r+0x25e>
 800ae74:	2301      	movs	r3, #1
 800ae76:	e006      	b.n	800ae86 <_dtoa_r+0x25e>
 800ae78:	2301      	movs	r3, #1
 800ae7a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	dd28      	ble.n	800aed4 <_dtoa_r+0x2ac>
 800ae82:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae86:	9a03      	ldr	r2, [sp, #12]
 800ae88:	2100      	movs	r1, #0
 800ae8a:	69d0      	ldr	r0, [r2, #28]
 800ae8c:	2204      	movs	r2, #4
 800ae8e:	0015      	movs	r5, r2
 800ae90:	3514      	adds	r5, #20
 800ae92:	429d      	cmp	r5, r3
 800ae94:	d923      	bls.n	800aede <_dtoa_r+0x2b6>
 800ae96:	6041      	str	r1, [r0, #4]
 800ae98:	9803      	ldr	r0, [sp, #12]
 800ae9a:	f001 fb25 	bl	800c4e8 <_Balloc>
 800ae9e:	9008      	str	r0, [sp, #32]
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d11f      	bne.n	800aee4 <_dtoa_r+0x2bc>
 800aea4:	21b0      	movs	r1, #176	@ 0xb0
 800aea6:	4b46      	ldr	r3, [pc, #280]	@ (800afc0 <_dtoa_r+0x398>)
 800aea8:	4831      	ldr	r0, [pc, #196]	@ (800af70 <_dtoa_r+0x348>)
 800aeaa:	9a08      	ldr	r2, [sp, #32]
 800aeac:	31ff      	adds	r1, #255	@ 0xff
 800aeae:	e6d0      	b.n	800ac52 <_dtoa_r+0x2a>
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	e7e2      	b.n	800ae7a <_dtoa_r+0x252>
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	e7d3      	b.n	800ae60 <_dtoa_r+0x238>
 800aeb8:	2300      	movs	r3, #0
 800aeba:	9410      	str	r4, [sp, #64]	@ 0x40
 800aebc:	9322      	str	r3, [sp, #136]	@ 0x88
 800aebe:	3b01      	subs	r3, #1
 800aec0:	2200      	movs	r2, #0
 800aec2:	930e      	str	r3, [sp, #56]	@ 0x38
 800aec4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aec6:	3313      	adds	r3, #19
 800aec8:	9223      	str	r2, [sp, #140]	@ 0x8c
 800aeca:	e7dc      	b.n	800ae86 <_dtoa_r+0x25e>
 800aecc:	2301      	movs	r3, #1
 800aece:	9310      	str	r3, [sp, #64]	@ 0x40
 800aed0:	3b02      	subs	r3, #2
 800aed2:	e7f5      	b.n	800aec0 <_dtoa_r+0x298>
 800aed4:	2301      	movs	r3, #1
 800aed6:	001a      	movs	r2, r3
 800aed8:	930e      	str	r3, [sp, #56]	@ 0x38
 800aeda:	9309      	str	r3, [sp, #36]	@ 0x24
 800aedc:	e7f4      	b.n	800aec8 <_dtoa_r+0x2a0>
 800aede:	3101      	adds	r1, #1
 800aee0:	0052      	lsls	r2, r2, #1
 800aee2:	e7d4      	b.n	800ae8e <_dtoa_r+0x266>
 800aee4:	9b03      	ldr	r3, [sp, #12]
 800aee6:	9a08      	ldr	r2, [sp, #32]
 800aee8:	69db      	ldr	r3, [r3, #28]
 800aeea:	601a      	str	r2, [r3, #0]
 800aeec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aeee:	2b0e      	cmp	r3, #14
 800aef0:	d900      	bls.n	800aef4 <_dtoa_r+0x2cc>
 800aef2:	e0d6      	b.n	800b0a2 <_dtoa_r+0x47a>
 800aef4:	2c00      	cmp	r4, #0
 800aef6:	d100      	bne.n	800aefa <_dtoa_r+0x2d2>
 800aef8:	e0d3      	b.n	800b0a2 <_dtoa_r+0x47a>
 800aefa:	9b04      	ldr	r3, [sp, #16]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	dd63      	ble.n	800afc8 <_dtoa_r+0x3a0>
 800af00:	210f      	movs	r1, #15
 800af02:	9a04      	ldr	r2, [sp, #16]
 800af04:	4b2a      	ldr	r3, [pc, #168]	@ (800afb0 <_dtoa_r+0x388>)
 800af06:	400a      	ands	r2, r1
 800af08:	00d2      	lsls	r2, r2, #3
 800af0a:	189b      	adds	r3, r3, r2
 800af0c:	681e      	ldr	r6, [r3, #0]
 800af0e:	685f      	ldr	r7, [r3, #4]
 800af10:	9b04      	ldr	r3, [sp, #16]
 800af12:	2402      	movs	r4, #2
 800af14:	111d      	asrs	r5, r3, #4
 800af16:	05db      	lsls	r3, r3, #23
 800af18:	d50a      	bpl.n	800af30 <_dtoa_r+0x308>
 800af1a:	4b2a      	ldr	r3, [pc, #168]	@ (800afc4 <_dtoa_r+0x39c>)
 800af1c:	400d      	ands	r5, r1
 800af1e:	6a1a      	ldr	r2, [r3, #32]
 800af20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af22:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800af24:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800af26:	f7f6 ffff 	bl	8001f28 <__aeabi_ddiv>
 800af2a:	900a      	str	r0, [sp, #40]	@ 0x28
 800af2c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800af2e:	3401      	adds	r4, #1
 800af30:	4b24      	ldr	r3, [pc, #144]	@ (800afc4 <_dtoa_r+0x39c>)
 800af32:	930c      	str	r3, [sp, #48]	@ 0x30
 800af34:	2d00      	cmp	r5, #0
 800af36:	d108      	bne.n	800af4a <_dtoa_r+0x322>
 800af38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800af3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800af3c:	0032      	movs	r2, r6
 800af3e:	003b      	movs	r3, r7
 800af40:	f7f6 fff2 	bl	8001f28 <__aeabi_ddiv>
 800af44:	900a      	str	r0, [sp, #40]	@ 0x28
 800af46:	910b      	str	r1, [sp, #44]	@ 0x2c
 800af48:	e059      	b.n	800affe <_dtoa_r+0x3d6>
 800af4a:	2301      	movs	r3, #1
 800af4c:	421d      	tst	r5, r3
 800af4e:	d009      	beq.n	800af64 <_dtoa_r+0x33c>
 800af50:	18e4      	adds	r4, r4, r3
 800af52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af54:	0030      	movs	r0, r6
 800af56:	681a      	ldr	r2, [r3, #0]
 800af58:	685b      	ldr	r3, [r3, #4]
 800af5a:	0039      	movs	r1, r7
 800af5c:	f7f7 fc1e 	bl	800279c <__aeabi_dmul>
 800af60:	0006      	movs	r6, r0
 800af62:	000f      	movs	r7, r1
 800af64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af66:	106d      	asrs	r5, r5, #1
 800af68:	3308      	adds	r3, #8
 800af6a:	e7e2      	b.n	800af32 <_dtoa_r+0x30a>
 800af6c:	0800dca7 	.word	0x0800dca7
 800af70:	0800dcbe 	.word	0x0800dcbe
 800af74:	7ff00000 	.word	0x7ff00000
 800af78:	0000270f 	.word	0x0000270f
 800af7c:	0800dca3 	.word	0x0800dca3
 800af80:	0800dca6 	.word	0x0800dca6
 800af84:	0800dd4f 	.word	0x0800dd4f
 800af88:	0800dd4e 	.word	0x0800dd4e
 800af8c:	3ff00000 	.word	0x3ff00000
 800af90:	fffffc01 	.word	0xfffffc01
 800af94:	3ff80000 	.word	0x3ff80000
 800af98:	636f4361 	.word	0x636f4361
 800af9c:	3fd287a7 	.word	0x3fd287a7
 800afa0:	8b60c8b3 	.word	0x8b60c8b3
 800afa4:	3fc68a28 	.word	0x3fc68a28
 800afa8:	509f79fb 	.word	0x509f79fb
 800afac:	3fd34413 	.word	0x3fd34413
 800afb0:	0800de28 	.word	0x0800de28
 800afb4:	00000432 	.word	0x00000432
 800afb8:	00000412 	.word	0x00000412
 800afbc:	fe100000 	.word	0xfe100000
 800afc0:	0800dd16 	.word	0x0800dd16
 800afc4:	0800de00 	.word	0x0800de00
 800afc8:	9b04      	ldr	r3, [sp, #16]
 800afca:	2402      	movs	r4, #2
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d016      	beq.n	800affe <_dtoa_r+0x3d6>
 800afd0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800afd2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800afd4:	220f      	movs	r2, #15
 800afd6:	425d      	negs	r5, r3
 800afd8:	402a      	ands	r2, r5
 800afda:	4bd5      	ldr	r3, [pc, #852]	@ (800b330 <_dtoa_r+0x708>)
 800afdc:	00d2      	lsls	r2, r2, #3
 800afde:	189b      	adds	r3, r3, r2
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	f7f7 fbda 	bl	800279c <__aeabi_dmul>
 800afe8:	2701      	movs	r7, #1
 800afea:	2300      	movs	r3, #0
 800afec:	900a      	str	r0, [sp, #40]	@ 0x28
 800afee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aff0:	4ed0      	ldr	r6, [pc, #832]	@ (800b334 <_dtoa_r+0x70c>)
 800aff2:	112d      	asrs	r5, r5, #4
 800aff4:	2d00      	cmp	r5, #0
 800aff6:	d000      	beq.n	800affa <_dtoa_r+0x3d2>
 800aff8:	e095      	b.n	800b126 <_dtoa_r+0x4fe>
 800affa:	2b00      	cmp	r3, #0
 800affc:	d1a2      	bne.n	800af44 <_dtoa_r+0x31c>
 800affe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b000:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b002:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b004:	2b00      	cmp	r3, #0
 800b006:	d100      	bne.n	800b00a <_dtoa_r+0x3e2>
 800b008:	e098      	b.n	800b13c <_dtoa_r+0x514>
 800b00a:	2200      	movs	r2, #0
 800b00c:	0030      	movs	r0, r6
 800b00e:	0039      	movs	r1, r7
 800b010:	4bc9      	ldr	r3, [pc, #804]	@ (800b338 <_dtoa_r+0x710>)
 800b012:	f7f5 fa29 	bl	8000468 <__aeabi_dcmplt>
 800b016:	2800      	cmp	r0, #0
 800b018:	d100      	bne.n	800b01c <_dtoa_r+0x3f4>
 800b01a:	e08f      	b.n	800b13c <_dtoa_r+0x514>
 800b01c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d100      	bne.n	800b024 <_dtoa_r+0x3fc>
 800b022:	e08b      	b.n	800b13c <_dtoa_r+0x514>
 800b024:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b026:	2b00      	cmp	r3, #0
 800b028:	dd37      	ble.n	800b09a <_dtoa_r+0x472>
 800b02a:	9b04      	ldr	r3, [sp, #16]
 800b02c:	2200      	movs	r2, #0
 800b02e:	3b01      	subs	r3, #1
 800b030:	930c      	str	r3, [sp, #48]	@ 0x30
 800b032:	0030      	movs	r0, r6
 800b034:	4bc1      	ldr	r3, [pc, #772]	@ (800b33c <_dtoa_r+0x714>)
 800b036:	0039      	movs	r1, r7
 800b038:	f7f7 fbb0 	bl	800279c <__aeabi_dmul>
 800b03c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b03e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b040:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b042:	3401      	adds	r4, #1
 800b044:	0020      	movs	r0, r4
 800b046:	9311      	str	r3, [sp, #68]	@ 0x44
 800b048:	f7f8 faf6 	bl	8003638 <__aeabi_i2d>
 800b04c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b04e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b050:	f7f7 fba4 	bl	800279c <__aeabi_dmul>
 800b054:	4bba      	ldr	r3, [pc, #744]	@ (800b340 <_dtoa_r+0x718>)
 800b056:	2200      	movs	r2, #0
 800b058:	f7f6 fba0 	bl	800179c <__aeabi_dadd>
 800b05c:	4bb9      	ldr	r3, [pc, #740]	@ (800b344 <_dtoa_r+0x71c>)
 800b05e:	0006      	movs	r6, r0
 800b060:	18cf      	adds	r7, r1, r3
 800b062:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b064:	2b00      	cmp	r3, #0
 800b066:	d16d      	bne.n	800b144 <_dtoa_r+0x51c>
 800b068:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b06a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b06c:	2200      	movs	r2, #0
 800b06e:	4bb6      	ldr	r3, [pc, #728]	@ (800b348 <_dtoa_r+0x720>)
 800b070:	f7f7 fe7a 	bl	8002d68 <__aeabi_dsub>
 800b074:	0032      	movs	r2, r6
 800b076:	003b      	movs	r3, r7
 800b078:	0004      	movs	r4, r0
 800b07a:	000d      	movs	r5, r1
 800b07c:	f7f5 fa08 	bl	8000490 <__aeabi_dcmpgt>
 800b080:	2800      	cmp	r0, #0
 800b082:	d000      	beq.n	800b086 <_dtoa_r+0x45e>
 800b084:	e2b6      	b.n	800b5f4 <_dtoa_r+0x9cc>
 800b086:	2180      	movs	r1, #128	@ 0x80
 800b088:	0609      	lsls	r1, r1, #24
 800b08a:	187b      	adds	r3, r7, r1
 800b08c:	0032      	movs	r2, r6
 800b08e:	0020      	movs	r0, r4
 800b090:	0029      	movs	r1, r5
 800b092:	f7f5 f9e9 	bl	8000468 <__aeabi_dcmplt>
 800b096:	2800      	cmp	r0, #0
 800b098:	d128      	bne.n	800b0ec <_dtoa_r+0x4c4>
 800b09a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b09c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b09e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0a0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b0a2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	da00      	bge.n	800b0aa <_dtoa_r+0x482>
 800b0a8:	e174      	b.n	800b394 <_dtoa_r+0x76c>
 800b0aa:	9a04      	ldr	r2, [sp, #16]
 800b0ac:	2a0e      	cmp	r2, #14
 800b0ae:	dd00      	ble.n	800b0b2 <_dtoa_r+0x48a>
 800b0b0:	e170      	b.n	800b394 <_dtoa_r+0x76c>
 800b0b2:	4b9f      	ldr	r3, [pc, #636]	@ (800b330 <_dtoa_r+0x708>)
 800b0b4:	00d2      	lsls	r2, r2, #3
 800b0b6:	189b      	adds	r3, r3, r2
 800b0b8:	685c      	ldr	r4, [r3, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	9306      	str	r3, [sp, #24]
 800b0be:	9407      	str	r4, [sp, #28]
 800b0c0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	db00      	blt.n	800b0c8 <_dtoa_r+0x4a0>
 800b0c6:	e0e7      	b.n	800b298 <_dtoa_r+0x670>
 800b0c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	dd00      	ble.n	800b0d0 <_dtoa_r+0x4a8>
 800b0ce:	e0e3      	b.n	800b298 <_dtoa_r+0x670>
 800b0d0:	d10c      	bne.n	800b0ec <_dtoa_r+0x4c4>
 800b0d2:	9806      	ldr	r0, [sp, #24]
 800b0d4:	9907      	ldr	r1, [sp, #28]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	4b9b      	ldr	r3, [pc, #620]	@ (800b348 <_dtoa_r+0x720>)
 800b0da:	f7f7 fb5f 	bl	800279c <__aeabi_dmul>
 800b0de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0e2:	f7f5 f9df 	bl	80004a4 <__aeabi_dcmpge>
 800b0e6:	2800      	cmp	r0, #0
 800b0e8:	d100      	bne.n	800b0ec <_dtoa_r+0x4c4>
 800b0ea:	e286      	b.n	800b5fa <_dtoa_r+0x9d2>
 800b0ec:	2600      	movs	r6, #0
 800b0ee:	0037      	movs	r7, r6
 800b0f0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b0f2:	9c08      	ldr	r4, [sp, #32]
 800b0f4:	43db      	mvns	r3, r3
 800b0f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0f8:	9704      	str	r7, [sp, #16]
 800b0fa:	2700      	movs	r7, #0
 800b0fc:	0031      	movs	r1, r6
 800b0fe:	9803      	ldr	r0, [sp, #12]
 800b100:	f001 fa36 	bl	800c570 <_Bfree>
 800b104:	9b04      	ldr	r3, [sp, #16]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d100      	bne.n	800b10c <_dtoa_r+0x4e4>
 800b10a:	e0bb      	b.n	800b284 <_dtoa_r+0x65c>
 800b10c:	2f00      	cmp	r7, #0
 800b10e:	d005      	beq.n	800b11c <_dtoa_r+0x4f4>
 800b110:	429f      	cmp	r7, r3
 800b112:	d003      	beq.n	800b11c <_dtoa_r+0x4f4>
 800b114:	0039      	movs	r1, r7
 800b116:	9803      	ldr	r0, [sp, #12]
 800b118:	f001 fa2a 	bl	800c570 <_Bfree>
 800b11c:	9904      	ldr	r1, [sp, #16]
 800b11e:	9803      	ldr	r0, [sp, #12]
 800b120:	f001 fa26 	bl	800c570 <_Bfree>
 800b124:	e0ae      	b.n	800b284 <_dtoa_r+0x65c>
 800b126:	423d      	tst	r5, r7
 800b128:	d005      	beq.n	800b136 <_dtoa_r+0x50e>
 800b12a:	6832      	ldr	r2, [r6, #0]
 800b12c:	6873      	ldr	r3, [r6, #4]
 800b12e:	f7f7 fb35 	bl	800279c <__aeabi_dmul>
 800b132:	003b      	movs	r3, r7
 800b134:	3401      	adds	r4, #1
 800b136:	106d      	asrs	r5, r5, #1
 800b138:	3608      	adds	r6, #8
 800b13a:	e75b      	b.n	800aff4 <_dtoa_r+0x3cc>
 800b13c:	9b04      	ldr	r3, [sp, #16]
 800b13e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b142:	e77f      	b.n	800b044 <_dtoa_r+0x41c>
 800b144:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b146:	4b7a      	ldr	r3, [pc, #488]	@ (800b330 <_dtoa_r+0x708>)
 800b148:	3a01      	subs	r2, #1
 800b14a:	00d2      	lsls	r2, r2, #3
 800b14c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b14e:	189b      	adds	r3, r3, r2
 800b150:	681a      	ldr	r2, [r3, #0]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	2900      	cmp	r1, #0
 800b156:	d04c      	beq.n	800b1f2 <_dtoa_r+0x5ca>
 800b158:	2000      	movs	r0, #0
 800b15a:	497c      	ldr	r1, [pc, #496]	@ (800b34c <_dtoa_r+0x724>)
 800b15c:	f7f6 fee4 	bl	8001f28 <__aeabi_ddiv>
 800b160:	0032      	movs	r2, r6
 800b162:	003b      	movs	r3, r7
 800b164:	f7f7 fe00 	bl	8002d68 <__aeabi_dsub>
 800b168:	9a08      	ldr	r2, [sp, #32]
 800b16a:	0006      	movs	r6, r0
 800b16c:	4694      	mov	ip, r2
 800b16e:	000f      	movs	r7, r1
 800b170:	9b08      	ldr	r3, [sp, #32]
 800b172:	9316      	str	r3, [sp, #88]	@ 0x58
 800b174:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b176:	4463      	add	r3, ip
 800b178:	9311      	str	r3, [sp, #68]	@ 0x44
 800b17a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b17c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b17e:	f7f8 fa1f 	bl	80035c0 <__aeabi_d2iz>
 800b182:	0005      	movs	r5, r0
 800b184:	f7f8 fa58 	bl	8003638 <__aeabi_i2d>
 800b188:	0002      	movs	r2, r0
 800b18a:	000b      	movs	r3, r1
 800b18c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b18e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b190:	f7f7 fdea 	bl	8002d68 <__aeabi_dsub>
 800b194:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b196:	3530      	adds	r5, #48	@ 0x30
 800b198:	1c5c      	adds	r4, r3, #1
 800b19a:	701d      	strb	r5, [r3, #0]
 800b19c:	0032      	movs	r2, r6
 800b19e:	003b      	movs	r3, r7
 800b1a0:	900a      	str	r0, [sp, #40]	@ 0x28
 800b1a2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b1a4:	f7f5 f960 	bl	8000468 <__aeabi_dcmplt>
 800b1a8:	2800      	cmp	r0, #0
 800b1aa:	d16b      	bne.n	800b284 <_dtoa_r+0x65c>
 800b1ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1b0:	2000      	movs	r0, #0
 800b1b2:	4961      	ldr	r1, [pc, #388]	@ (800b338 <_dtoa_r+0x710>)
 800b1b4:	f7f7 fdd8 	bl	8002d68 <__aeabi_dsub>
 800b1b8:	0032      	movs	r2, r6
 800b1ba:	003b      	movs	r3, r7
 800b1bc:	f7f5 f954 	bl	8000468 <__aeabi_dcmplt>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	d000      	beq.n	800b1c6 <_dtoa_r+0x59e>
 800b1c4:	e0c6      	b.n	800b354 <_dtoa_r+0x72c>
 800b1c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1c8:	42a3      	cmp	r3, r4
 800b1ca:	d100      	bne.n	800b1ce <_dtoa_r+0x5a6>
 800b1cc:	e765      	b.n	800b09a <_dtoa_r+0x472>
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	0030      	movs	r0, r6
 800b1d2:	0039      	movs	r1, r7
 800b1d4:	4b59      	ldr	r3, [pc, #356]	@ (800b33c <_dtoa_r+0x714>)
 800b1d6:	f7f7 fae1 	bl	800279c <__aeabi_dmul>
 800b1da:	2200      	movs	r2, #0
 800b1dc:	0006      	movs	r6, r0
 800b1de:	000f      	movs	r7, r1
 800b1e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b1e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b1e4:	4b55      	ldr	r3, [pc, #340]	@ (800b33c <_dtoa_r+0x714>)
 800b1e6:	f7f7 fad9 	bl	800279c <__aeabi_dmul>
 800b1ea:	9416      	str	r4, [sp, #88]	@ 0x58
 800b1ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800b1ee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b1f0:	e7c3      	b.n	800b17a <_dtoa_r+0x552>
 800b1f2:	0030      	movs	r0, r6
 800b1f4:	0039      	movs	r1, r7
 800b1f6:	f7f7 fad1 	bl	800279c <__aeabi_dmul>
 800b1fa:	9d08      	ldr	r5, [sp, #32]
 800b1fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b1fe:	002b      	movs	r3, r5
 800b200:	4694      	mov	ip, r2
 800b202:	9016      	str	r0, [sp, #88]	@ 0x58
 800b204:	9117      	str	r1, [sp, #92]	@ 0x5c
 800b206:	4463      	add	r3, ip
 800b208:	9319      	str	r3, [sp, #100]	@ 0x64
 800b20a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b20c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b20e:	f7f8 f9d7 	bl	80035c0 <__aeabi_d2iz>
 800b212:	0004      	movs	r4, r0
 800b214:	f7f8 fa10 	bl	8003638 <__aeabi_i2d>
 800b218:	000b      	movs	r3, r1
 800b21a:	0002      	movs	r2, r0
 800b21c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b21e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b220:	f7f7 fda2 	bl	8002d68 <__aeabi_dsub>
 800b224:	3430      	adds	r4, #48	@ 0x30
 800b226:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b228:	702c      	strb	r4, [r5, #0]
 800b22a:	3501      	adds	r5, #1
 800b22c:	0006      	movs	r6, r0
 800b22e:	000f      	movs	r7, r1
 800b230:	42ab      	cmp	r3, r5
 800b232:	d12a      	bne.n	800b28a <_dtoa_r+0x662>
 800b234:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b236:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b238:	9b08      	ldr	r3, [sp, #32]
 800b23a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800b23c:	469c      	mov	ip, r3
 800b23e:	2200      	movs	r2, #0
 800b240:	4b42      	ldr	r3, [pc, #264]	@ (800b34c <_dtoa_r+0x724>)
 800b242:	4464      	add	r4, ip
 800b244:	f7f6 faaa 	bl	800179c <__aeabi_dadd>
 800b248:	0002      	movs	r2, r0
 800b24a:	000b      	movs	r3, r1
 800b24c:	0030      	movs	r0, r6
 800b24e:	0039      	movs	r1, r7
 800b250:	f7f5 f91e 	bl	8000490 <__aeabi_dcmpgt>
 800b254:	2800      	cmp	r0, #0
 800b256:	d000      	beq.n	800b25a <_dtoa_r+0x632>
 800b258:	e07c      	b.n	800b354 <_dtoa_r+0x72c>
 800b25a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b25c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b25e:	2000      	movs	r0, #0
 800b260:	493a      	ldr	r1, [pc, #232]	@ (800b34c <_dtoa_r+0x724>)
 800b262:	f7f7 fd81 	bl	8002d68 <__aeabi_dsub>
 800b266:	0002      	movs	r2, r0
 800b268:	000b      	movs	r3, r1
 800b26a:	0030      	movs	r0, r6
 800b26c:	0039      	movs	r1, r7
 800b26e:	f7f5 f8fb 	bl	8000468 <__aeabi_dcmplt>
 800b272:	2800      	cmp	r0, #0
 800b274:	d100      	bne.n	800b278 <_dtoa_r+0x650>
 800b276:	e710      	b.n	800b09a <_dtoa_r+0x472>
 800b278:	0023      	movs	r3, r4
 800b27a:	3c01      	subs	r4, #1
 800b27c:	7822      	ldrb	r2, [r4, #0]
 800b27e:	2a30      	cmp	r2, #48	@ 0x30
 800b280:	d0fa      	beq.n	800b278 <_dtoa_r+0x650>
 800b282:	001c      	movs	r4, r3
 800b284:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b286:	9304      	str	r3, [sp, #16]
 800b288:	e042      	b.n	800b310 <_dtoa_r+0x6e8>
 800b28a:	2200      	movs	r2, #0
 800b28c:	4b2b      	ldr	r3, [pc, #172]	@ (800b33c <_dtoa_r+0x714>)
 800b28e:	f7f7 fa85 	bl	800279c <__aeabi_dmul>
 800b292:	900a      	str	r0, [sp, #40]	@ 0x28
 800b294:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b296:	e7b8      	b.n	800b20a <_dtoa_r+0x5e2>
 800b298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b29a:	9d08      	ldr	r5, [sp, #32]
 800b29c:	3b01      	subs	r3, #1
 800b29e:	195b      	adds	r3, r3, r5
 800b2a0:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b2a2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b2a4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2a6:	9a06      	ldr	r2, [sp, #24]
 800b2a8:	9b07      	ldr	r3, [sp, #28]
 800b2aa:	0030      	movs	r0, r6
 800b2ac:	0039      	movs	r1, r7
 800b2ae:	f7f6 fe3b 	bl	8001f28 <__aeabi_ddiv>
 800b2b2:	f7f8 f985 	bl	80035c0 <__aeabi_d2iz>
 800b2b6:	9009      	str	r0, [sp, #36]	@ 0x24
 800b2b8:	f7f8 f9be 	bl	8003638 <__aeabi_i2d>
 800b2bc:	9a06      	ldr	r2, [sp, #24]
 800b2be:	9b07      	ldr	r3, [sp, #28]
 800b2c0:	f7f7 fa6c 	bl	800279c <__aeabi_dmul>
 800b2c4:	0002      	movs	r2, r0
 800b2c6:	000b      	movs	r3, r1
 800b2c8:	0030      	movs	r0, r6
 800b2ca:	0039      	movs	r1, r7
 800b2cc:	f7f7 fd4c 	bl	8002d68 <__aeabi_dsub>
 800b2d0:	002b      	movs	r3, r5
 800b2d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2d4:	3501      	adds	r5, #1
 800b2d6:	3230      	adds	r2, #48	@ 0x30
 800b2d8:	701a      	strb	r2, [r3, #0]
 800b2da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2dc:	002c      	movs	r4, r5
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	d14b      	bne.n	800b37a <_dtoa_r+0x752>
 800b2e2:	0002      	movs	r2, r0
 800b2e4:	000b      	movs	r3, r1
 800b2e6:	f7f6 fa59 	bl	800179c <__aeabi_dadd>
 800b2ea:	9a06      	ldr	r2, [sp, #24]
 800b2ec:	9b07      	ldr	r3, [sp, #28]
 800b2ee:	0006      	movs	r6, r0
 800b2f0:	000f      	movs	r7, r1
 800b2f2:	f7f5 f8cd 	bl	8000490 <__aeabi_dcmpgt>
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	d12a      	bne.n	800b350 <_dtoa_r+0x728>
 800b2fa:	9a06      	ldr	r2, [sp, #24]
 800b2fc:	9b07      	ldr	r3, [sp, #28]
 800b2fe:	0030      	movs	r0, r6
 800b300:	0039      	movs	r1, r7
 800b302:	f7f5 f8ab 	bl	800045c <__aeabi_dcmpeq>
 800b306:	2800      	cmp	r0, #0
 800b308:	d002      	beq.n	800b310 <_dtoa_r+0x6e8>
 800b30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b30c:	07dd      	lsls	r5, r3, #31
 800b30e:	d41f      	bmi.n	800b350 <_dtoa_r+0x728>
 800b310:	9905      	ldr	r1, [sp, #20]
 800b312:	9803      	ldr	r0, [sp, #12]
 800b314:	f001 f92c 	bl	800c570 <_Bfree>
 800b318:	2300      	movs	r3, #0
 800b31a:	7023      	strb	r3, [r4, #0]
 800b31c:	9b04      	ldr	r3, [sp, #16]
 800b31e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b320:	3301      	adds	r3, #1
 800b322:	6013      	str	r3, [r2, #0]
 800b324:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b326:	2b00      	cmp	r3, #0
 800b328:	d100      	bne.n	800b32c <_dtoa_r+0x704>
 800b32a:	e4c7      	b.n	800acbc <_dtoa_r+0x94>
 800b32c:	601c      	str	r4, [r3, #0]
 800b32e:	e4c5      	b.n	800acbc <_dtoa_r+0x94>
 800b330:	0800de28 	.word	0x0800de28
 800b334:	0800de00 	.word	0x0800de00
 800b338:	3ff00000 	.word	0x3ff00000
 800b33c:	40240000 	.word	0x40240000
 800b340:	401c0000 	.word	0x401c0000
 800b344:	fcc00000 	.word	0xfcc00000
 800b348:	40140000 	.word	0x40140000
 800b34c:	3fe00000 	.word	0x3fe00000
 800b350:	9b04      	ldr	r3, [sp, #16]
 800b352:	930c      	str	r3, [sp, #48]	@ 0x30
 800b354:	0023      	movs	r3, r4
 800b356:	001c      	movs	r4, r3
 800b358:	3b01      	subs	r3, #1
 800b35a:	781a      	ldrb	r2, [r3, #0]
 800b35c:	2a39      	cmp	r2, #57	@ 0x39
 800b35e:	d108      	bne.n	800b372 <_dtoa_r+0x74a>
 800b360:	9a08      	ldr	r2, [sp, #32]
 800b362:	429a      	cmp	r2, r3
 800b364:	d1f7      	bne.n	800b356 <_dtoa_r+0x72e>
 800b366:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b368:	9908      	ldr	r1, [sp, #32]
 800b36a:	3201      	adds	r2, #1
 800b36c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b36e:	2230      	movs	r2, #48	@ 0x30
 800b370:	700a      	strb	r2, [r1, #0]
 800b372:	781a      	ldrb	r2, [r3, #0]
 800b374:	3201      	adds	r2, #1
 800b376:	701a      	strb	r2, [r3, #0]
 800b378:	e784      	b.n	800b284 <_dtoa_r+0x65c>
 800b37a:	2200      	movs	r2, #0
 800b37c:	4bc6      	ldr	r3, [pc, #792]	@ (800b698 <_dtoa_r+0xa70>)
 800b37e:	f7f7 fa0d 	bl	800279c <__aeabi_dmul>
 800b382:	2200      	movs	r2, #0
 800b384:	2300      	movs	r3, #0
 800b386:	0006      	movs	r6, r0
 800b388:	000f      	movs	r7, r1
 800b38a:	f7f5 f867 	bl	800045c <__aeabi_dcmpeq>
 800b38e:	2800      	cmp	r0, #0
 800b390:	d089      	beq.n	800b2a6 <_dtoa_r+0x67e>
 800b392:	e7bd      	b.n	800b310 <_dtoa_r+0x6e8>
 800b394:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800b396:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b398:	9c06      	ldr	r4, [sp, #24]
 800b39a:	2f00      	cmp	r7, #0
 800b39c:	d014      	beq.n	800b3c8 <_dtoa_r+0x7a0>
 800b39e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b3a0:	2a01      	cmp	r2, #1
 800b3a2:	dd00      	ble.n	800b3a6 <_dtoa_r+0x77e>
 800b3a4:	e0e4      	b.n	800b570 <_dtoa_r+0x948>
 800b3a6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b3a8:	2a00      	cmp	r2, #0
 800b3aa:	d100      	bne.n	800b3ae <_dtoa_r+0x786>
 800b3ac:	e0da      	b.n	800b564 <_dtoa_r+0x93c>
 800b3ae:	4abb      	ldr	r2, [pc, #748]	@ (800b69c <_dtoa_r+0xa74>)
 800b3b0:	189b      	adds	r3, r3, r2
 800b3b2:	9a06      	ldr	r2, [sp, #24]
 800b3b4:	2101      	movs	r1, #1
 800b3b6:	18d2      	adds	r2, r2, r3
 800b3b8:	9206      	str	r2, [sp, #24]
 800b3ba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3bc:	9803      	ldr	r0, [sp, #12]
 800b3be:	18d3      	adds	r3, r2, r3
 800b3c0:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3c2:	f001 f98d 	bl	800c6e0 <__i2b>
 800b3c6:	0007      	movs	r7, r0
 800b3c8:	2c00      	cmp	r4, #0
 800b3ca:	d00e      	beq.n	800b3ea <_dtoa_r+0x7c2>
 800b3cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	dd0b      	ble.n	800b3ea <_dtoa_r+0x7c2>
 800b3d2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3d4:	0023      	movs	r3, r4
 800b3d6:	4294      	cmp	r4, r2
 800b3d8:	dd00      	ble.n	800b3dc <_dtoa_r+0x7b4>
 800b3da:	0013      	movs	r3, r2
 800b3dc:	9a06      	ldr	r2, [sp, #24]
 800b3de:	1ae4      	subs	r4, r4, r3
 800b3e0:	1ad2      	subs	r2, r2, r3
 800b3e2:	9206      	str	r2, [sp, #24]
 800b3e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3e6:	1ad3      	subs	r3, r2, r3
 800b3e8:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d021      	beq.n	800b434 <_dtoa_r+0x80c>
 800b3f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d100      	bne.n	800b3f8 <_dtoa_r+0x7d0>
 800b3f6:	e0d3      	b.n	800b5a0 <_dtoa_r+0x978>
 800b3f8:	9e05      	ldr	r6, [sp, #20]
 800b3fa:	2d00      	cmp	r5, #0
 800b3fc:	d014      	beq.n	800b428 <_dtoa_r+0x800>
 800b3fe:	0039      	movs	r1, r7
 800b400:	002a      	movs	r2, r5
 800b402:	9803      	ldr	r0, [sp, #12]
 800b404:	f001 fa2e 	bl	800c864 <__pow5mult>
 800b408:	9a05      	ldr	r2, [sp, #20]
 800b40a:	0001      	movs	r1, r0
 800b40c:	0007      	movs	r7, r0
 800b40e:	9803      	ldr	r0, [sp, #12]
 800b410:	f001 f97e 	bl	800c710 <__multiply>
 800b414:	0006      	movs	r6, r0
 800b416:	9905      	ldr	r1, [sp, #20]
 800b418:	9803      	ldr	r0, [sp, #12]
 800b41a:	f001 f8a9 	bl	800c570 <_Bfree>
 800b41e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b420:	9605      	str	r6, [sp, #20]
 800b422:	1b5b      	subs	r3, r3, r5
 800b424:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b426:	d005      	beq.n	800b434 <_dtoa_r+0x80c>
 800b428:	0031      	movs	r1, r6
 800b42a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b42c:	9803      	ldr	r0, [sp, #12]
 800b42e:	f001 fa19 	bl	800c864 <__pow5mult>
 800b432:	9005      	str	r0, [sp, #20]
 800b434:	2101      	movs	r1, #1
 800b436:	9803      	ldr	r0, [sp, #12]
 800b438:	f001 f952 	bl	800c6e0 <__i2b>
 800b43c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b43e:	0006      	movs	r6, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d100      	bne.n	800b446 <_dtoa_r+0x81e>
 800b444:	e1bc      	b.n	800b7c0 <_dtoa_r+0xb98>
 800b446:	001a      	movs	r2, r3
 800b448:	0001      	movs	r1, r0
 800b44a:	9803      	ldr	r0, [sp, #12]
 800b44c:	f001 fa0a 	bl	800c864 <__pow5mult>
 800b450:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b452:	0006      	movs	r6, r0
 800b454:	2500      	movs	r5, #0
 800b456:	2b01      	cmp	r3, #1
 800b458:	dc16      	bgt.n	800b488 <_dtoa_r+0x860>
 800b45a:	2500      	movs	r5, #0
 800b45c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b45e:	42ab      	cmp	r3, r5
 800b460:	d10e      	bne.n	800b480 <_dtoa_r+0x858>
 800b462:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b464:	031b      	lsls	r3, r3, #12
 800b466:	42ab      	cmp	r3, r5
 800b468:	d10a      	bne.n	800b480 <_dtoa_r+0x858>
 800b46a:	4b8d      	ldr	r3, [pc, #564]	@ (800b6a0 <_dtoa_r+0xa78>)
 800b46c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b46e:	4213      	tst	r3, r2
 800b470:	d006      	beq.n	800b480 <_dtoa_r+0x858>
 800b472:	9b06      	ldr	r3, [sp, #24]
 800b474:	3501      	adds	r5, #1
 800b476:	3301      	adds	r3, #1
 800b478:	9306      	str	r3, [sp, #24]
 800b47a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b47c:	3301      	adds	r3, #1
 800b47e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b480:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b482:	2001      	movs	r0, #1
 800b484:	2b00      	cmp	r3, #0
 800b486:	d008      	beq.n	800b49a <_dtoa_r+0x872>
 800b488:	6933      	ldr	r3, [r6, #16]
 800b48a:	3303      	adds	r3, #3
 800b48c:	009b      	lsls	r3, r3, #2
 800b48e:	18f3      	adds	r3, r6, r3
 800b490:	6858      	ldr	r0, [r3, #4]
 800b492:	f001 f8d5 	bl	800c640 <__hi0bits>
 800b496:	2320      	movs	r3, #32
 800b498:	1a18      	subs	r0, r3, r0
 800b49a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b49c:	1818      	adds	r0, r3, r0
 800b49e:	0002      	movs	r2, r0
 800b4a0:	231f      	movs	r3, #31
 800b4a2:	401a      	ands	r2, r3
 800b4a4:	4218      	tst	r0, r3
 800b4a6:	d100      	bne.n	800b4aa <_dtoa_r+0x882>
 800b4a8:	e081      	b.n	800b5ae <_dtoa_r+0x986>
 800b4aa:	3301      	adds	r3, #1
 800b4ac:	1a9b      	subs	r3, r3, r2
 800b4ae:	2b04      	cmp	r3, #4
 800b4b0:	dd79      	ble.n	800b5a6 <_dtoa_r+0x97e>
 800b4b2:	231c      	movs	r3, #28
 800b4b4:	1a9b      	subs	r3, r3, r2
 800b4b6:	9a06      	ldr	r2, [sp, #24]
 800b4b8:	18e4      	adds	r4, r4, r3
 800b4ba:	18d2      	adds	r2, r2, r3
 800b4bc:	9206      	str	r2, [sp, #24]
 800b4be:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b4c0:	18d3      	adds	r3, r2, r3
 800b4c2:	930d      	str	r3, [sp, #52]	@ 0x34
 800b4c4:	9b06      	ldr	r3, [sp, #24]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	dd05      	ble.n	800b4d6 <_dtoa_r+0x8ae>
 800b4ca:	001a      	movs	r2, r3
 800b4cc:	9905      	ldr	r1, [sp, #20]
 800b4ce:	9803      	ldr	r0, [sp, #12]
 800b4d0:	f001 fa24 	bl	800c91c <__lshift>
 800b4d4:	9005      	str	r0, [sp, #20]
 800b4d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	dd05      	ble.n	800b4e8 <_dtoa_r+0x8c0>
 800b4dc:	0031      	movs	r1, r6
 800b4de:	001a      	movs	r2, r3
 800b4e0:	9803      	ldr	r0, [sp, #12]
 800b4e2:	f001 fa1b 	bl	800c91c <__lshift>
 800b4e6:	0006      	movs	r6, r0
 800b4e8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d061      	beq.n	800b5b2 <_dtoa_r+0x98a>
 800b4ee:	0031      	movs	r1, r6
 800b4f0:	9805      	ldr	r0, [sp, #20]
 800b4f2:	f001 fa7f 	bl	800c9f4 <__mcmp>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	da5b      	bge.n	800b5b2 <_dtoa_r+0x98a>
 800b4fa:	9b04      	ldr	r3, [sp, #16]
 800b4fc:	220a      	movs	r2, #10
 800b4fe:	3b01      	subs	r3, #1
 800b500:	930c      	str	r3, [sp, #48]	@ 0x30
 800b502:	9905      	ldr	r1, [sp, #20]
 800b504:	2300      	movs	r3, #0
 800b506:	9803      	ldr	r0, [sp, #12]
 800b508:	f001 f856 	bl	800c5b8 <__multadd>
 800b50c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b50e:	9005      	str	r0, [sp, #20]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d100      	bne.n	800b516 <_dtoa_r+0x8ee>
 800b514:	e15b      	b.n	800b7ce <_dtoa_r+0xba6>
 800b516:	2300      	movs	r3, #0
 800b518:	0039      	movs	r1, r7
 800b51a:	220a      	movs	r2, #10
 800b51c:	9803      	ldr	r0, [sp, #12]
 800b51e:	f001 f84b 	bl	800c5b8 <__multadd>
 800b522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b524:	0007      	movs	r7, r0
 800b526:	2b00      	cmp	r3, #0
 800b528:	dc4d      	bgt.n	800b5c6 <_dtoa_r+0x99e>
 800b52a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b52c:	2b02      	cmp	r3, #2
 800b52e:	dd46      	ble.n	800b5be <_dtoa_r+0x996>
 800b530:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b532:	2b00      	cmp	r3, #0
 800b534:	d000      	beq.n	800b538 <_dtoa_r+0x910>
 800b536:	e5db      	b.n	800b0f0 <_dtoa_r+0x4c8>
 800b538:	0031      	movs	r1, r6
 800b53a:	2205      	movs	r2, #5
 800b53c:	9803      	ldr	r0, [sp, #12]
 800b53e:	f001 f83b 	bl	800c5b8 <__multadd>
 800b542:	0006      	movs	r6, r0
 800b544:	0001      	movs	r1, r0
 800b546:	9805      	ldr	r0, [sp, #20]
 800b548:	f001 fa54 	bl	800c9f4 <__mcmp>
 800b54c:	2800      	cmp	r0, #0
 800b54e:	dc00      	bgt.n	800b552 <_dtoa_r+0x92a>
 800b550:	e5ce      	b.n	800b0f0 <_dtoa_r+0x4c8>
 800b552:	9b08      	ldr	r3, [sp, #32]
 800b554:	9a08      	ldr	r2, [sp, #32]
 800b556:	1c5c      	adds	r4, r3, #1
 800b558:	2331      	movs	r3, #49	@ 0x31
 800b55a:	7013      	strb	r3, [r2, #0]
 800b55c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b55e:	3301      	adds	r3, #1
 800b560:	930c      	str	r3, [sp, #48]	@ 0x30
 800b562:	e5c9      	b.n	800b0f8 <_dtoa_r+0x4d0>
 800b564:	2336      	movs	r3, #54	@ 0x36
 800b566:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b568:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b56a:	1a9b      	subs	r3, r3, r2
 800b56c:	9c06      	ldr	r4, [sp, #24]
 800b56e:	e720      	b.n	800b3b2 <_dtoa_r+0x78a>
 800b570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b572:	1e5d      	subs	r5, r3, #1
 800b574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b576:	42ab      	cmp	r3, r5
 800b578:	db08      	blt.n	800b58c <_dtoa_r+0x964>
 800b57a:	1b5d      	subs	r5, r3, r5
 800b57c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b57e:	2b00      	cmp	r3, #0
 800b580:	daf4      	bge.n	800b56c <_dtoa_r+0x944>
 800b582:	9b06      	ldr	r3, [sp, #24]
 800b584:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b586:	1a9c      	subs	r4, r3, r2
 800b588:	2300      	movs	r3, #0
 800b58a:	e712      	b.n	800b3b2 <_dtoa_r+0x78a>
 800b58c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b58e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b590:	1aeb      	subs	r3, r5, r3
 800b592:	18d3      	adds	r3, r2, r3
 800b594:	9314      	str	r3, [sp, #80]	@ 0x50
 800b596:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b598:	9c06      	ldr	r4, [sp, #24]
 800b59a:	2500      	movs	r5, #0
 800b59c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b59e:	e708      	b.n	800b3b2 <_dtoa_r+0x78a>
 800b5a0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b5a2:	9905      	ldr	r1, [sp, #20]
 800b5a4:	e742      	b.n	800b42c <_dtoa_r+0x804>
 800b5a6:	2b04      	cmp	r3, #4
 800b5a8:	d08c      	beq.n	800b4c4 <_dtoa_r+0x89c>
 800b5aa:	331c      	adds	r3, #28
 800b5ac:	e783      	b.n	800b4b6 <_dtoa_r+0x88e>
 800b5ae:	0013      	movs	r3, r2
 800b5b0:	e7fb      	b.n	800b5aa <_dtoa_r+0x982>
 800b5b2:	9b04      	ldr	r3, [sp, #16]
 800b5b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5b8:	930e      	str	r3, [sp, #56]	@ 0x38
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	ddb5      	ble.n	800b52a <_dtoa_r+0x902>
 800b5be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d100      	bne.n	800b5c6 <_dtoa_r+0x99e>
 800b5c4:	e107      	b.n	800b7d6 <_dtoa_r+0xbae>
 800b5c6:	2c00      	cmp	r4, #0
 800b5c8:	dd05      	ble.n	800b5d6 <_dtoa_r+0x9ae>
 800b5ca:	0039      	movs	r1, r7
 800b5cc:	0022      	movs	r2, r4
 800b5ce:	9803      	ldr	r0, [sp, #12]
 800b5d0:	f001 f9a4 	bl	800c91c <__lshift>
 800b5d4:	0007      	movs	r7, r0
 800b5d6:	9704      	str	r7, [sp, #16]
 800b5d8:	2d00      	cmp	r5, #0
 800b5da:	d020      	beq.n	800b61e <_dtoa_r+0x9f6>
 800b5dc:	6879      	ldr	r1, [r7, #4]
 800b5de:	9803      	ldr	r0, [sp, #12]
 800b5e0:	f000 ff82 	bl	800c4e8 <_Balloc>
 800b5e4:	1e04      	subs	r4, r0, #0
 800b5e6:	d10c      	bne.n	800b602 <_dtoa_r+0x9da>
 800b5e8:	0022      	movs	r2, r4
 800b5ea:	4b2e      	ldr	r3, [pc, #184]	@ (800b6a4 <_dtoa_r+0xa7c>)
 800b5ec:	482e      	ldr	r0, [pc, #184]	@ (800b6a8 <_dtoa_r+0xa80>)
 800b5ee:	492f      	ldr	r1, [pc, #188]	@ (800b6ac <_dtoa_r+0xa84>)
 800b5f0:	f7ff fb2f 	bl	800ac52 <_dtoa_r+0x2a>
 800b5f4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b5f6:	0037      	movs	r7, r6
 800b5f8:	e7ab      	b.n	800b552 <_dtoa_r+0x92a>
 800b5fa:	9b04      	ldr	r3, [sp, #16]
 800b5fc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b5fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800b600:	e7f9      	b.n	800b5f6 <_dtoa_r+0x9ce>
 800b602:	0039      	movs	r1, r7
 800b604:	693a      	ldr	r2, [r7, #16]
 800b606:	310c      	adds	r1, #12
 800b608:	3202      	adds	r2, #2
 800b60a:	0092      	lsls	r2, r2, #2
 800b60c:	300c      	adds	r0, #12
 800b60e:	f7ff fa7c 	bl	800ab0a <memcpy>
 800b612:	2201      	movs	r2, #1
 800b614:	0021      	movs	r1, r4
 800b616:	9803      	ldr	r0, [sp, #12]
 800b618:	f001 f980 	bl	800c91c <__lshift>
 800b61c:	9004      	str	r0, [sp, #16]
 800b61e:	9b08      	ldr	r3, [sp, #32]
 800b620:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b622:	9306      	str	r3, [sp, #24]
 800b624:	3b01      	subs	r3, #1
 800b626:	189b      	adds	r3, r3, r2
 800b628:	2201      	movs	r2, #1
 800b62a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b62c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b62e:	4013      	ands	r3, r2
 800b630:	930e      	str	r3, [sp, #56]	@ 0x38
 800b632:	0031      	movs	r1, r6
 800b634:	9805      	ldr	r0, [sp, #20]
 800b636:	f7ff fa71 	bl	800ab1c <quorem>
 800b63a:	0039      	movs	r1, r7
 800b63c:	0005      	movs	r5, r0
 800b63e:	900a      	str	r0, [sp, #40]	@ 0x28
 800b640:	9805      	ldr	r0, [sp, #20]
 800b642:	f001 f9d7 	bl	800c9f4 <__mcmp>
 800b646:	9a04      	ldr	r2, [sp, #16]
 800b648:	900d      	str	r0, [sp, #52]	@ 0x34
 800b64a:	0031      	movs	r1, r6
 800b64c:	9803      	ldr	r0, [sp, #12]
 800b64e:	f001 f9ed 	bl	800ca2c <__mdiff>
 800b652:	2201      	movs	r2, #1
 800b654:	68c3      	ldr	r3, [r0, #12]
 800b656:	0004      	movs	r4, r0
 800b658:	3530      	adds	r5, #48	@ 0x30
 800b65a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d104      	bne.n	800b66a <_dtoa_r+0xa42>
 800b660:	0001      	movs	r1, r0
 800b662:	9805      	ldr	r0, [sp, #20]
 800b664:	f001 f9c6 	bl	800c9f4 <__mcmp>
 800b668:	9009      	str	r0, [sp, #36]	@ 0x24
 800b66a:	0021      	movs	r1, r4
 800b66c:	9803      	ldr	r0, [sp, #12]
 800b66e:	f000 ff7f 	bl	800c570 <_Bfree>
 800b672:	9b06      	ldr	r3, [sp, #24]
 800b674:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b676:	1c5c      	adds	r4, r3, #1
 800b678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b67a:	4313      	orrs	r3, r2
 800b67c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b67e:	4313      	orrs	r3, r2
 800b680:	d116      	bne.n	800b6b0 <_dtoa_r+0xa88>
 800b682:	2d39      	cmp	r5, #57	@ 0x39
 800b684:	d02f      	beq.n	800b6e6 <_dtoa_r+0xabe>
 800b686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b688:	2b00      	cmp	r3, #0
 800b68a:	dd01      	ble.n	800b690 <_dtoa_r+0xa68>
 800b68c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b68e:	3531      	adds	r5, #49	@ 0x31
 800b690:	9b06      	ldr	r3, [sp, #24]
 800b692:	701d      	strb	r5, [r3, #0]
 800b694:	e532      	b.n	800b0fc <_dtoa_r+0x4d4>
 800b696:	46c0      	nop			@ (mov r8, r8)
 800b698:	40240000 	.word	0x40240000
 800b69c:	00000433 	.word	0x00000433
 800b6a0:	7ff00000 	.word	0x7ff00000
 800b6a4:	0800dd16 	.word	0x0800dd16
 800b6a8:	0800dcbe 	.word	0x0800dcbe
 800b6ac:	000002ef 	.word	0x000002ef
 800b6b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	db04      	blt.n	800b6c0 <_dtoa_r+0xa98>
 800b6b6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	d11e      	bne.n	800b6fe <_dtoa_r+0xad6>
 800b6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	dde4      	ble.n	800b690 <_dtoa_r+0xa68>
 800b6c6:	9905      	ldr	r1, [sp, #20]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	9803      	ldr	r0, [sp, #12]
 800b6cc:	f001 f926 	bl	800c91c <__lshift>
 800b6d0:	0031      	movs	r1, r6
 800b6d2:	9005      	str	r0, [sp, #20]
 800b6d4:	f001 f98e 	bl	800c9f4 <__mcmp>
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	dc02      	bgt.n	800b6e2 <_dtoa_r+0xaba>
 800b6dc:	d1d8      	bne.n	800b690 <_dtoa_r+0xa68>
 800b6de:	07eb      	lsls	r3, r5, #31
 800b6e0:	d5d6      	bpl.n	800b690 <_dtoa_r+0xa68>
 800b6e2:	2d39      	cmp	r5, #57	@ 0x39
 800b6e4:	d1d2      	bne.n	800b68c <_dtoa_r+0xa64>
 800b6e6:	2339      	movs	r3, #57	@ 0x39
 800b6e8:	9a06      	ldr	r2, [sp, #24]
 800b6ea:	7013      	strb	r3, [r2, #0]
 800b6ec:	0023      	movs	r3, r4
 800b6ee:	001c      	movs	r4, r3
 800b6f0:	3b01      	subs	r3, #1
 800b6f2:	781a      	ldrb	r2, [r3, #0]
 800b6f4:	2a39      	cmp	r2, #57	@ 0x39
 800b6f6:	d050      	beq.n	800b79a <_dtoa_r+0xb72>
 800b6f8:	3201      	adds	r2, #1
 800b6fa:	701a      	strb	r2, [r3, #0]
 800b6fc:	e4fe      	b.n	800b0fc <_dtoa_r+0x4d4>
 800b6fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b700:	2b00      	cmp	r3, #0
 800b702:	dd03      	ble.n	800b70c <_dtoa_r+0xae4>
 800b704:	2d39      	cmp	r5, #57	@ 0x39
 800b706:	d0ee      	beq.n	800b6e6 <_dtoa_r+0xabe>
 800b708:	3501      	adds	r5, #1
 800b70a:	e7c1      	b.n	800b690 <_dtoa_r+0xa68>
 800b70c:	9b06      	ldr	r3, [sp, #24]
 800b70e:	9a06      	ldr	r2, [sp, #24]
 800b710:	701d      	strb	r5, [r3, #0]
 800b712:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b714:	4293      	cmp	r3, r2
 800b716:	d02b      	beq.n	800b770 <_dtoa_r+0xb48>
 800b718:	2300      	movs	r3, #0
 800b71a:	220a      	movs	r2, #10
 800b71c:	9905      	ldr	r1, [sp, #20]
 800b71e:	9803      	ldr	r0, [sp, #12]
 800b720:	f000 ff4a 	bl	800c5b8 <__multadd>
 800b724:	9b04      	ldr	r3, [sp, #16]
 800b726:	9005      	str	r0, [sp, #20]
 800b728:	429f      	cmp	r7, r3
 800b72a:	d109      	bne.n	800b740 <_dtoa_r+0xb18>
 800b72c:	0039      	movs	r1, r7
 800b72e:	2300      	movs	r3, #0
 800b730:	220a      	movs	r2, #10
 800b732:	9803      	ldr	r0, [sp, #12]
 800b734:	f000 ff40 	bl	800c5b8 <__multadd>
 800b738:	0007      	movs	r7, r0
 800b73a:	9004      	str	r0, [sp, #16]
 800b73c:	9406      	str	r4, [sp, #24]
 800b73e:	e778      	b.n	800b632 <_dtoa_r+0xa0a>
 800b740:	0039      	movs	r1, r7
 800b742:	2300      	movs	r3, #0
 800b744:	220a      	movs	r2, #10
 800b746:	9803      	ldr	r0, [sp, #12]
 800b748:	f000 ff36 	bl	800c5b8 <__multadd>
 800b74c:	2300      	movs	r3, #0
 800b74e:	0007      	movs	r7, r0
 800b750:	220a      	movs	r2, #10
 800b752:	9904      	ldr	r1, [sp, #16]
 800b754:	9803      	ldr	r0, [sp, #12]
 800b756:	f000 ff2f 	bl	800c5b8 <__multadd>
 800b75a:	9004      	str	r0, [sp, #16]
 800b75c:	e7ee      	b.n	800b73c <_dtoa_r+0xb14>
 800b75e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b760:	2401      	movs	r4, #1
 800b762:	2b00      	cmp	r3, #0
 800b764:	dd00      	ble.n	800b768 <_dtoa_r+0xb40>
 800b766:	001c      	movs	r4, r3
 800b768:	9704      	str	r7, [sp, #16]
 800b76a:	2700      	movs	r7, #0
 800b76c:	9b08      	ldr	r3, [sp, #32]
 800b76e:	191c      	adds	r4, r3, r4
 800b770:	9905      	ldr	r1, [sp, #20]
 800b772:	2201      	movs	r2, #1
 800b774:	9803      	ldr	r0, [sp, #12]
 800b776:	f001 f8d1 	bl	800c91c <__lshift>
 800b77a:	0031      	movs	r1, r6
 800b77c:	9005      	str	r0, [sp, #20]
 800b77e:	f001 f939 	bl	800c9f4 <__mcmp>
 800b782:	2800      	cmp	r0, #0
 800b784:	dcb2      	bgt.n	800b6ec <_dtoa_r+0xac4>
 800b786:	d101      	bne.n	800b78c <_dtoa_r+0xb64>
 800b788:	07ed      	lsls	r5, r5, #31
 800b78a:	d4af      	bmi.n	800b6ec <_dtoa_r+0xac4>
 800b78c:	0023      	movs	r3, r4
 800b78e:	001c      	movs	r4, r3
 800b790:	3b01      	subs	r3, #1
 800b792:	781a      	ldrb	r2, [r3, #0]
 800b794:	2a30      	cmp	r2, #48	@ 0x30
 800b796:	d0fa      	beq.n	800b78e <_dtoa_r+0xb66>
 800b798:	e4b0      	b.n	800b0fc <_dtoa_r+0x4d4>
 800b79a:	9a08      	ldr	r2, [sp, #32]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d1a6      	bne.n	800b6ee <_dtoa_r+0xac6>
 800b7a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7a6:	2331      	movs	r3, #49	@ 0x31
 800b7a8:	7013      	strb	r3, [r2, #0]
 800b7aa:	e4a7      	b.n	800b0fc <_dtoa_r+0x4d4>
 800b7ac:	4b14      	ldr	r3, [pc, #80]	@ (800b800 <_dtoa_r+0xbd8>)
 800b7ae:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b7b0:	9308      	str	r3, [sp, #32]
 800b7b2:	4b14      	ldr	r3, [pc, #80]	@ (800b804 <_dtoa_r+0xbdc>)
 800b7b4:	2a00      	cmp	r2, #0
 800b7b6:	d001      	beq.n	800b7bc <_dtoa_r+0xb94>
 800b7b8:	f7ff fa7e 	bl	800acb8 <_dtoa_r+0x90>
 800b7bc:	f7ff fa7e 	bl	800acbc <_dtoa_r+0x94>
 800b7c0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	dc00      	bgt.n	800b7c8 <_dtoa_r+0xba0>
 800b7c6:	e648      	b.n	800b45a <_dtoa_r+0x832>
 800b7c8:	2001      	movs	r0, #1
 800b7ca:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b7cc:	e665      	b.n	800b49a <_dtoa_r+0x872>
 800b7ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	dc00      	bgt.n	800b7d6 <_dtoa_r+0xbae>
 800b7d4:	e6a9      	b.n	800b52a <_dtoa_r+0x902>
 800b7d6:	2400      	movs	r4, #0
 800b7d8:	0031      	movs	r1, r6
 800b7da:	9805      	ldr	r0, [sp, #20]
 800b7dc:	f7ff f99e 	bl	800ab1c <quorem>
 800b7e0:	9b08      	ldr	r3, [sp, #32]
 800b7e2:	3030      	adds	r0, #48	@ 0x30
 800b7e4:	5518      	strb	r0, [r3, r4]
 800b7e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7e8:	3401      	adds	r4, #1
 800b7ea:	0005      	movs	r5, r0
 800b7ec:	42a3      	cmp	r3, r4
 800b7ee:	ddb6      	ble.n	800b75e <_dtoa_r+0xb36>
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	220a      	movs	r2, #10
 800b7f4:	9905      	ldr	r1, [sp, #20]
 800b7f6:	9803      	ldr	r0, [sp, #12]
 800b7f8:	f000 fede 	bl	800c5b8 <__multadd>
 800b7fc:	9005      	str	r0, [sp, #20]
 800b7fe:	e7eb      	b.n	800b7d8 <_dtoa_r+0xbb0>
 800b800:	0800dc9a 	.word	0x0800dc9a
 800b804:	0800dca2 	.word	0x0800dca2

0800b808 <_free_r>:
 800b808:	b570      	push	{r4, r5, r6, lr}
 800b80a:	0005      	movs	r5, r0
 800b80c:	1e0c      	subs	r4, r1, #0
 800b80e:	d010      	beq.n	800b832 <_free_r+0x2a>
 800b810:	3c04      	subs	r4, #4
 800b812:	6823      	ldr	r3, [r4, #0]
 800b814:	2b00      	cmp	r3, #0
 800b816:	da00      	bge.n	800b81a <_free_r+0x12>
 800b818:	18e4      	adds	r4, r4, r3
 800b81a:	0028      	movs	r0, r5
 800b81c:	f000 fe54 	bl	800c4c8 <__malloc_lock>
 800b820:	4a1d      	ldr	r2, [pc, #116]	@ (800b898 <_free_r+0x90>)
 800b822:	6813      	ldr	r3, [r2, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d105      	bne.n	800b834 <_free_r+0x2c>
 800b828:	6063      	str	r3, [r4, #4]
 800b82a:	6014      	str	r4, [r2, #0]
 800b82c:	0028      	movs	r0, r5
 800b82e:	f000 fe53 	bl	800c4d8 <__malloc_unlock>
 800b832:	bd70      	pop	{r4, r5, r6, pc}
 800b834:	42a3      	cmp	r3, r4
 800b836:	d908      	bls.n	800b84a <_free_r+0x42>
 800b838:	6820      	ldr	r0, [r4, #0]
 800b83a:	1821      	adds	r1, r4, r0
 800b83c:	428b      	cmp	r3, r1
 800b83e:	d1f3      	bne.n	800b828 <_free_r+0x20>
 800b840:	6819      	ldr	r1, [r3, #0]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	1809      	adds	r1, r1, r0
 800b846:	6021      	str	r1, [r4, #0]
 800b848:	e7ee      	b.n	800b828 <_free_r+0x20>
 800b84a:	001a      	movs	r2, r3
 800b84c:	685b      	ldr	r3, [r3, #4]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d001      	beq.n	800b856 <_free_r+0x4e>
 800b852:	42a3      	cmp	r3, r4
 800b854:	d9f9      	bls.n	800b84a <_free_r+0x42>
 800b856:	6811      	ldr	r1, [r2, #0]
 800b858:	1850      	adds	r0, r2, r1
 800b85a:	42a0      	cmp	r0, r4
 800b85c:	d10b      	bne.n	800b876 <_free_r+0x6e>
 800b85e:	6820      	ldr	r0, [r4, #0]
 800b860:	1809      	adds	r1, r1, r0
 800b862:	1850      	adds	r0, r2, r1
 800b864:	6011      	str	r1, [r2, #0]
 800b866:	4283      	cmp	r3, r0
 800b868:	d1e0      	bne.n	800b82c <_free_r+0x24>
 800b86a:	6818      	ldr	r0, [r3, #0]
 800b86c:	685b      	ldr	r3, [r3, #4]
 800b86e:	1841      	adds	r1, r0, r1
 800b870:	6011      	str	r1, [r2, #0]
 800b872:	6053      	str	r3, [r2, #4]
 800b874:	e7da      	b.n	800b82c <_free_r+0x24>
 800b876:	42a0      	cmp	r0, r4
 800b878:	d902      	bls.n	800b880 <_free_r+0x78>
 800b87a:	230c      	movs	r3, #12
 800b87c:	602b      	str	r3, [r5, #0]
 800b87e:	e7d5      	b.n	800b82c <_free_r+0x24>
 800b880:	6820      	ldr	r0, [r4, #0]
 800b882:	1821      	adds	r1, r4, r0
 800b884:	428b      	cmp	r3, r1
 800b886:	d103      	bne.n	800b890 <_free_r+0x88>
 800b888:	6819      	ldr	r1, [r3, #0]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	1809      	adds	r1, r1, r0
 800b88e:	6021      	str	r1, [r4, #0]
 800b890:	6063      	str	r3, [r4, #4]
 800b892:	6054      	str	r4, [r2, #4]
 800b894:	e7ca      	b.n	800b82c <_free_r+0x24>
 800b896:	46c0      	nop			@ (mov r8, r8)
 800b898:	2000091c 	.word	0x2000091c

0800b89c <__ssputs_r>:
 800b89c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b89e:	688e      	ldr	r6, [r1, #8]
 800b8a0:	b085      	sub	sp, #20
 800b8a2:	001f      	movs	r7, r3
 800b8a4:	000c      	movs	r4, r1
 800b8a6:	680b      	ldr	r3, [r1, #0]
 800b8a8:	9002      	str	r0, [sp, #8]
 800b8aa:	9203      	str	r2, [sp, #12]
 800b8ac:	42be      	cmp	r6, r7
 800b8ae:	d830      	bhi.n	800b912 <__ssputs_r+0x76>
 800b8b0:	210c      	movs	r1, #12
 800b8b2:	5e62      	ldrsh	r2, [r4, r1]
 800b8b4:	2190      	movs	r1, #144	@ 0x90
 800b8b6:	00c9      	lsls	r1, r1, #3
 800b8b8:	420a      	tst	r2, r1
 800b8ba:	d028      	beq.n	800b90e <__ssputs_r+0x72>
 800b8bc:	2003      	movs	r0, #3
 800b8be:	6921      	ldr	r1, [r4, #16]
 800b8c0:	1a5b      	subs	r3, r3, r1
 800b8c2:	9301      	str	r3, [sp, #4]
 800b8c4:	6963      	ldr	r3, [r4, #20]
 800b8c6:	4343      	muls	r3, r0
 800b8c8:	9801      	ldr	r0, [sp, #4]
 800b8ca:	0fdd      	lsrs	r5, r3, #31
 800b8cc:	18ed      	adds	r5, r5, r3
 800b8ce:	1c7b      	adds	r3, r7, #1
 800b8d0:	181b      	adds	r3, r3, r0
 800b8d2:	106d      	asrs	r5, r5, #1
 800b8d4:	42ab      	cmp	r3, r5
 800b8d6:	d900      	bls.n	800b8da <__ssputs_r+0x3e>
 800b8d8:	001d      	movs	r5, r3
 800b8da:	0552      	lsls	r2, r2, #21
 800b8dc:	d528      	bpl.n	800b930 <__ssputs_r+0x94>
 800b8de:	0029      	movs	r1, r5
 800b8e0:	9802      	ldr	r0, [sp, #8]
 800b8e2:	f000 fb25 	bl	800bf30 <_malloc_r>
 800b8e6:	1e06      	subs	r6, r0, #0
 800b8e8:	d02c      	beq.n	800b944 <__ssputs_r+0xa8>
 800b8ea:	9a01      	ldr	r2, [sp, #4]
 800b8ec:	6921      	ldr	r1, [r4, #16]
 800b8ee:	f7ff f90c 	bl	800ab0a <memcpy>
 800b8f2:	89a2      	ldrh	r2, [r4, #12]
 800b8f4:	4b18      	ldr	r3, [pc, #96]	@ (800b958 <__ssputs_r+0xbc>)
 800b8f6:	401a      	ands	r2, r3
 800b8f8:	2380      	movs	r3, #128	@ 0x80
 800b8fa:	4313      	orrs	r3, r2
 800b8fc:	81a3      	strh	r3, [r4, #12]
 800b8fe:	9b01      	ldr	r3, [sp, #4]
 800b900:	6126      	str	r6, [r4, #16]
 800b902:	18f6      	adds	r6, r6, r3
 800b904:	6026      	str	r6, [r4, #0]
 800b906:	003e      	movs	r6, r7
 800b908:	6165      	str	r5, [r4, #20]
 800b90a:	1aed      	subs	r5, r5, r3
 800b90c:	60a5      	str	r5, [r4, #8]
 800b90e:	42be      	cmp	r6, r7
 800b910:	d900      	bls.n	800b914 <__ssputs_r+0x78>
 800b912:	003e      	movs	r6, r7
 800b914:	0032      	movs	r2, r6
 800b916:	9903      	ldr	r1, [sp, #12]
 800b918:	6820      	ldr	r0, [r4, #0]
 800b91a:	f001 fb03 	bl	800cf24 <memmove>
 800b91e:	2000      	movs	r0, #0
 800b920:	68a3      	ldr	r3, [r4, #8]
 800b922:	1b9b      	subs	r3, r3, r6
 800b924:	60a3      	str	r3, [r4, #8]
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	199b      	adds	r3, r3, r6
 800b92a:	6023      	str	r3, [r4, #0]
 800b92c:	b005      	add	sp, #20
 800b92e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b930:	002a      	movs	r2, r5
 800b932:	9802      	ldr	r0, [sp, #8]
 800b934:	f001 f9b2 	bl	800cc9c <_realloc_r>
 800b938:	1e06      	subs	r6, r0, #0
 800b93a:	d1e0      	bne.n	800b8fe <__ssputs_r+0x62>
 800b93c:	6921      	ldr	r1, [r4, #16]
 800b93e:	9802      	ldr	r0, [sp, #8]
 800b940:	f7ff ff62 	bl	800b808 <_free_r>
 800b944:	230c      	movs	r3, #12
 800b946:	2001      	movs	r0, #1
 800b948:	9a02      	ldr	r2, [sp, #8]
 800b94a:	4240      	negs	r0, r0
 800b94c:	6013      	str	r3, [r2, #0]
 800b94e:	89a2      	ldrh	r2, [r4, #12]
 800b950:	3334      	adds	r3, #52	@ 0x34
 800b952:	4313      	orrs	r3, r2
 800b954:	81a3      	strh	r3, [r4, #12]
 800b956:	e7e9      	b.n	800b92c <__ssputs_r+0x90>
 800b958:	fffffb7f 	.word	0xfffffb7f

0800b95c <_svfiprintf_r>:
 800b95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b95e:	b0a1      	sub	sp, #132	@ 0x84
 800b960:	9003      	str	r0, [sp, #12]
 800b962:	001d      	movs	r5, r3
 800b964:	898b      	ldrh	r3, [r1, #12]
 800b966:	000f      	movs	r7, r1
 800b968:	0016      	movs	r6, r2
 800b96a:	061b      	lsls	r3, r3, #24
 800b96c:	d511      	bpl.n	800b992 <_svfiprintf_r+0x36>
 800b96e:	690b      	ldr	r3, [r1, #16]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d10e      	bne.n	800b992 <_svfiprintf_r+0x36>
 800b974:	2140      	movs	r1, #64	@ 0x40
 800b976:	f000 fadb 	bl	800bf30 <_malloc_r>
 800b97a:	6038      	str	r0, [r7, #0]
 800b97c:	6138      	str	r0, [r7, #16]
 800b97e:	2800      	cmp	r0, #0
 800b980:	d105      	bne.n	800b98e <_svfiprintf_r+0x32>
 800b982:	230c      	movs	r3, #12
 800b984:	9a03      	ldr	r2, [sp, #12]
 800b986:	6013      	str	r3, [r2, #0]
 800b988:	2001      	movs	r0, #1
 800b98a:	4240      	negs	r0, r0
 800b98c:	e0cf      	b.n	800bb2e <_svfiprintf_r+0x1d2>
 800b98e:	2340      	movs	r3, #64	@ 0x40
 800b990:	617b      	str	r3, [r7, #20]
 800b992:	2300      	movs	r3, #0
 800b994:	ac08      	add	r4, sp, #32
 800b996:	6163      	str	r3, [r4, #20]
 800b998:	3320      	adds	r3, #32
 800b99a:	7663      	strb	r3, [r4, #25]
 800b99c:	3310      	adds	r3, #16
 800b99e:	76a3      	strb	r3, [r4, #26]
 800b9a0:	9507      	str	r5, [sp, #28]
 800b9a2:	0035      	movs	r5, r6
 800b9a4:	782b      	ldrb	r3, [r5, #0]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d001      	beq.n	800b9ae <_svfiprintf_r+0x52>
 800b9aa:	2b25      	cmp	r3, #37	@ 0x25
 800b9ac:	d148      	bne.n	800ba40 <_svfiprintf_r+0xe4>
 800b9ae:	1bab      	subs	r3, r5, r6
 800b9b0:	9305      	str	r3, [sp, #20]
 800b9b2:	42b5      	cmp	r5, r6
 800b9b4:	d00b      	beq.n	800b9ce <_svfiprintf_r+0x72>
 800b9b6:	0032      	movs	r2, r6
 800b9b8:	0039      	movs	r1, r7
 800b9ba:	9803      	ldr	r0, [sp, #12]
 800b9bc:	f7ff ff6e 	bl	800b89c <__ssputs_r>
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	d100      	bne.n	800b9c6 <_svfiprintf_r+0x6a>
 800b9c4:	e0ae      	b.n	800bb24 <_svfiprintf_r+0x1c8>
 800b9c6:	6963      	ldr	r3, [r4, #20]
 800b9c8:	9a05      	ldr	r2, [sp, #20]
 800b9ca:	189b      	adds	r3, r3, r2
 800b9cc:	6163      	str	r3, [r4, #20]
 800b9ce:	782b      	ldrb	r3, [r5, #0]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d100      	bne.n	800b9d6 <_svfiprintf_r+0x7a>
 800b9d4:	e0a6      	b.n	800bb24 <_svfiprintf_r+0x1c8>
 800b9d6:	2201      	movs	r2, #1
 800b9d8:	2300      	movs	r3, #0
 800b9da:	4252      	negs	r2, r2
 800b9dc:	6062      	str	r2, [r4, #4]
 800b9de:	a904      	add	r1, sp, #16
 800b9e0:	3254      	adds	r2, #84	@ 0x54
 800b9e2:	1852      	adds	r2, r2, r1
 800b9e4:	1c6e      	adds	r6, r5, #1
 800b9e6:	6023      	str	r3, [r4, #0]
 800b9e8:	60e3      	str	r3, [r4, #12]
 800b9ea:	60a3      	str	r3, [r4, #8]
 800b9ec:	7013      	strb	r3, [r2, #0]
 800b9ee:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b9f0:	4b54      	ldr	r3, [pc, #336]	@ (800bb44 <_svfiprintf_r+0x1e8>)
 800b9f2:	2205      	movs	r2, #5
 800b9f4:	0018      	movs	r0, r3
 800b9f6:	7831      	ldrb	r1, [r6, #0]
 800b9f8:	9305      	str	r3, [sp, #20]
 800b9fa:	f7ff f87b 	bl	800aaf4 <memchr>
 800b9fe:	1c75      	adds	r5, r6, #1
 800ba00:	2800      	cmp	r0, #0
 800ba02:	d11f      	bne.n	800ba44 <_svfiprintf_r+0xe8>
 800ba04:	6822      	ldr	r2, [r4, #0]
 800ba06:	06d3      	lsls	r3, r2, #27
 800ba08:	d504      	bpl.n	800ba14 <_svfiprintf_r+0xb8>
 800ba0a:	2353      	movs	r3, #83	@ 0x53
 800ba0c:	a904      	add	r1, sp, #16
 800ba0e:	185b      	adds	r3, r3, r1
 800ba10:	2120      	movs	r1, #32
 800ba12:	7019      	strb	r1, [r3, #0]
 800ba14:	0713      	lsls	r3, r2, #28
 800ba16:	d504      	bpl.n	800ba22 <_svfiprintf_r+0xc6>
 800ba18:	2353      	movs	r3, #83	@ 0x53
 800ba1a:	a904      	add	r1, sp, #16
 800ba1c:	185b      	adds	r3, r3, r1
 800ba1e:	212b      	movs	r1, #43	@ 0x2b
 800ba20:	7019      	strb	r1, [r3, #0]
 800ba22:	7833      	ldrb	r3, [r6, #0]
 800ba24:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba26:	d016      	beq.n	800ba56 <_svfiprintf_r+0xfa>
 800ba28:	0035      	movs	r5, r6
 800ba2a:	2100      	movs	r1, #0
 800ba2c:	200a      	movs	r0, #10
 800ba2e:	68e3      	ldr	r3, [r4, #12]
 800ba30:	782a      	ldrb	r2, [r5, #0]
 800ba32:	1c6e      	adds	r6, r5, #1
 800ba34:	3a30      	subs	r2, #48	@ 0x30
 800ba36:	2a09      	cmp	r2, #9
 800ba38:	d950      	bls.n	800badc <_svfiprintf_r+0x180>
 800ba3a:	2900      	cmp	r1, #0
 800ba3c:	d111      	bne.n	800ba62 <_svfiprintf_r+0x106>
 800ba3e:	e017      	b.n	800ba70 <_svfiprintf_r+0x114>
 800ba40:	3501      	adds	r5, #1
 800ba42:	e7af      	b.n	800b9a4 <_svfiprintf_r+0x48>
 800ba44:	9b05      	ldr	r3, [sp, #20]
 800ba46:	6822      	ldr	r2, [r4, #0]
 800ba48:	1ac0      	subs	r0, r0, r3
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	4083      	lsls	r3, r0
 800ba4e:	4313      	orrs	r3, r2
 800ba50:	002e      	movs	r6, r5
 800ba52:	6023      	str	r3, [r4, #0]
 800ba54:	e7cc      	b.n	800b9f0 <_svfiprintf_r+0x94>
 800ba56:	9b07      	ldr	r3, [sp, #28]
 800ba58:	1d19      	adds	r1, r3, #4
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	9107      	str	r1, [sp, #28]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	db01      	blt.n	800ba66 <_svfiprintf_r+0x10a>
 800ba62:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba64:	e004      	b.n	800ba70 <_svfiprintf_r+0x114>
 800ba66:	425b      	negs	r3, r3
 800ba68:	60e3      	str	r3, [r4, #12]
 800ba6a:	2302      	movs	r3, #2
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	6023      	str	r3, [r4, #0]
 800ba70:	782b      	ldrb	r3, [r5, #0]
 800ba72:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba74:	d10c      	bne.n	800ba90 <_svfiprintf_r+0x134>
 800ba76:	786b      	ldrb	r3, [r5, #1]
 800ba78:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba7a:	d134      	bne.n	800bae6 <_svfiprintf_r+0x18a>
 800ba7c:	9b07      	ldr	r3, [sp, #28]
 800ba7e:	3502      	adds	r5, #2
 800ba80:	1d1a      	adds	r2, r3, #4
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	9207      	str	r2, [sp, #28]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	da01      	bge.n	800ba8e <_svfiprintf_r+0x132>
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	425b      	negs	r3, r3
 800ba8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba90:	4e2d      	ldr	r6, [pc, #180]	@ (800bb48 <_svfiprintf_r+0x1ec>)
 800ba92:	2203      	movs	r2, #3
 800ba94:	0030      	movs	r0, r6
 800ba96:	7829      	ldrb	r1, [r5, #0]
 800ba98:	f7ff f82c 	bl	800aaf4 <memchr>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	d006      	beq.n	800baae <_svfiprintf_r+0x152>
 800baa0:	2340      	movs	r3, #64	@ 0x40
 800baa2:	1b80      	subs	r0, r0, r6
 800baa4:	4083      	lsls	r3, r0
 800baa6:	6822      	ldr	r2, [r4, #0]
 800baa8:	3501      	adds	r5, #1
 800baaa:	4313      	orrs	r3, r2
 800baac:	6023      	str	r3, [r4, #0]
 800baae:	7829      	ldrb	r1, [r5, #0]
 800bab0:	2206      	movs	r2, #6
 800bab2:	4826      	ldr	r0, [pc, #152]	@ (800bb4c <_svfiprintf_r+0x1f0>)
 800bab4:	1c6e      	adds	r6, r5, #1
 800bab6:	7621      	strb	r1, [r4, #24]
 800bab8:	f7ff f81c 	bl	800aaf4 <memchr>
 800babc:	2800      	cmp	r0, #0
 800babe:	d038      	beq.n	800bb32 <_svfiprintf_r+0x1d6>
 800bac0:	4b23      	ldr	r3, [pc, #140]	@ (800bb50 <_svfiprintf_r+0x1f4>)
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d122      	bne.n	800bb0c <_svfiprintf_r+0x1b0>
 800bac6:	2207      	movs	r2, #7
 800bac8:	9b07      	ldr	r3, [sp, #28]
 800baca:	3307      	adds	r3, #7
 800bacc:	4393      	bics	r3, r2
 800bace:	3308      	adds	r3, #8
 800bad0:	9307      	str	r3, [sp, #28]
 800bad2:	6963      	ldr	r3, [r4, #20]
 800bad4:	9a04      	ldr	r2, [sp, #16]
 800bad6:	189b      	adds	r3, r3, r2
 800bad8:	6163      	str	r3, [r4, #20]
 800bada:	e762      	b.n	800b9a2 <_svfiprintf_r+0x46>
 800badc:	4343      	muls	r3, r0
 800bade:	0035      	movs	r5, r6
 800bae0:	2101      	movs	r1, #1
 800bae2:	189b      	adds	r3, r3, r2
 800bae4:	e7a4      	b.n	800ba30 <_svfiprintf_r+0xd4>
 800bae6:	2300      	movs	r3, #0
 800bae8:	200a      	movs	r0, #10
 800baea:	0019      	movs	r1, r3
 800baec:	3501      	adds	r5, #1
 800baee:	6063      	str	r3, [r4, #4]
 800baf0:	782a      	ldrb	r2, [r5, #0]
 800baf2:	1c6e      	adds	r6, r5, #1
 800baf4:	3a30      	subs	r2, #48	@ 0x30
 800baf6:	2a09      	cmp	r2, #9
 800baf8:	d903      	bls.n	800bb02 <_svfiprintf_r+0x1a6>
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d0c8      	beq.n	800ba90 <_svfiprintf_r+0x134>
 800bafe:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb00:	e7c6      	b.n	800ba90 <_svfiprintf_r+0x134>
 800bb02:	4341      	muls	r1, r0
 800bb04:	0035      	movs	r5, r6
 800bb06:	2301      	movs	r3, #1
 800bb08:	1889      	adds	r1, r1, r2
 800bb0a:	e7f1      	b.n	800baf0 <_svfiprintf_r+0x194>
 800bb0c:	aa07      	add	r2, sp, #28
 800bb0e:	9200      	str	r2, [sp, #0]
 800bb10:	0021      	movs	r1, r4
 800bb12:	003a      	movs	r2, r7
 800bb14:	4b0f      	ldr	r3, [pc, #60]	@ (800bb54 <_svfiprintf_r+0x1f8>)
 800bb16:	9803      	ldr	r0, [sp, #12]
 800bb18:	f7fe fa38 	bl	8009f8c <_printf_float>
 800bb1c:	9004      	str	r0, [sp, #16]
 800bb1e:	9b04      	ldr	r3, [sp, #16]
 800bb20:	3301      	adds	r3, #1
 800bb22:	d1d6      	bne.n	800bad2 <_svfiprintf_r+0x176>
 800bb24:	89bb      	ldrh	r3, [r7, #12]
 800bb26:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800bb28:	065b      	lsls	r3, r3, #25
 800bb2a:	d500      	bpl.n	800bb2e <_svfiprintf_r+0x1d2>
 800bb2c:	e72c      	b.n	800b988 <_svfiprintf_r+0x2c>
 800bb2e:	b021      	add	sp, #132	@ 0x84
 800bb30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb32:	aa07      	add	r2, sp, #28
 800bb34:	9200      	str	r2, [sp, #0]
 800bb36:	0021      	movs	r1, r4
 800bb38:	003a      	movs	r2, r7
 800bb3a:	4b06      	ldr	r3, [pc, #24]	@ (800bb54 <_svfiprintf_r+0x1f8>)
 800bb3c:	9803      	ldr	r0, [sp, #12]
 800bb3e:	f7fe fcd3 	bl	800a4e8 <_printf_i>
 800bb42:	e7eb      	b.n	800bb1c <_svfiprintf_r+0x1c0>
 800bb44:	0800dd27 	.word	0x0800dd27
 800bb48:	0800dd2d 	.word	0x0800dd2d
 800bb4c:	0800dd31 	.word	0x0800dd31
 800bb50:	08009f8d 	.word	0x08009f8d
 800bb54:	0800b89d 	.word	0x0800b89d

0800bb58 <_sungetc_r>:
 800bb58:	b570      	push	{r4, r5, r6, lr}
 800bb5a:	0014      	movs	r4, r2
 800bb5c:	1c4b      	adds	r3, r1, #1
 800bb5e:	d103      	bne.n	800bb68 <_sungetc_r+0x10>
 800bb60:	2501      	movs	r5, #1
 800bb62:	426d      	negs	r5, r5
 800bb64:	0028      	movs	r0, r5
 800bb66:	bd70      	pop	{r4, r5, r6, pc}
 800bb68:	8993      	ldrh	r3, [r2, #12]
 800bb6a:	2220      	movs	r2, #32
 800bb6c:	4393      	bics	r3, r2
 800bb6e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800bb70:	81a3      	strh	r3, [r4, #12]
 800bb72:	b2ce      	uxtb	r6, r1
 800bb74:	6863      	ldr	r3, [r4, #4]
 800bb76:	b2cd      	uxtb	r5, r1
 800bb78:	2a00      	cmp	r2, #0
 800bb7a:	d010      	beq.n	800bb9e <_sungetc_r+0x46>
 800bb7c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	dd07      	ble.n	800bb92 <_sungetc_r+0x3a>
 800bb82:	6823      	ldr	r3, [r4, #0]
 800bb84:	3b01      	subs	r3, #1
 800bb86:	6023      	str	r3, [r4, #0]
 800bb88:	701e      	strb	r6, [r3, #0]
 800bb8a:	6863      	ldr	r3, [r4, #4]
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	6063      	str	r3, [r4, #4]
 800bb90:	e7e8      	b.n	800bb64 <_sungetc_r+0xc>
 800bb92:	0021      	movs	r1, r4
 800bb94:	f001 f844 	bl	800cc20 <__submore>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d0f2      	beq.n	800bb82 <_sungetc_r+0x2a>
 800bb9c:	e7e0      	b.n	800bb60 <_sungetc_r+0x8>
 800bb9e:	6921      	ldr	r1, [r4, #16]
 800bba0:	6822      	ldr	r2, [r4, #0]
 800bba2:	2900      	cmp	r1, #0
 800bba4:	d007      	beq.n	800bbb6 <_sungetc_r+0x5e>
 800bba6:	4291      	cmp	r1, r2
 800bba8:	d205      	bcs.n	800bbb6 <_sungetc_r+0x5e>
 800bbaa:	1e51      	subs	r1, r2, #1
 800bbac:	7808      	ldrb	r0, [r1, #0]
 800bbae:	42a8      	cmp	r0, r5
 800bbb0:	d101      	bne.n	800bbb6 <_sungetc_r+0x5e>
 800bbb2:	6021      	str	r1, [r4, #0]
 800bbb4:	e7ea      	b.n	800bb8c <_sungetc_r+0x34>
 800bbb6:	6423      	str	r3, [r4, #64]	@ 0x40
 800bbb8:	0023      	movs	r3, r4
 800bbba:	3344      	adds	r3, #68	@ 0x44
 800bbbc:	6363      	str	r3, [r4, #52]	@ 0x34
 800bbbe:	2303      	movs	r3, #3
 800bbc0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bbc2:	0023      	movs	r3, r4
 800bbc4:	3346      	adds	r3, #70	@ 0x46
 800bbc6:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800bbc8:	701e      	strb	r6, [r3, #0]
 800bbca:	6023      	str	r3, [r4, #0]
 800bbcc:	2301      	movs	r3, #1
 800bbce:	e7de      	b.n	800bb8e <_sungetc_r+0x36>

0800bbd0 <__ssrefill_r>:
 800bbd0:	b510      	push	{r4, lr}
 800bbd2:	000c      	movs	r4, r1
 800bbd4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800bbd6:	2900      	cmp	r1, #0
 800bbd8:	d00e      	beq.n	800bbf8 <__ssrefill_r+0x28>
 800bbda:	0023      	movs	r3, r4
 800bbdc:	3344      	adds	r3, #68	@ 0x44
 800bbde:	4299      	cmp	r1, r3
 800bbe0:	d001      	beq.n	800bbe6 <__ssrefill_r+0x16>
 800bbe2:	f7ff fe11 	bl	800b808 <_free_r>
 800bbe6:	2000      	movs	r0, #0
 800bbe8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bbea:	6360      	str	r0, [r4, #52]	@ 0x34
 800bbec:	6063      	str	r3, [r4, #4]
 800bbee:	4283      	cmp	r3, r0
 800bbf0:	d002      	beq.n	800bbf8 <__ssrefill_r+0x28>
 800bbf2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	bd10      	pop	{r4, pc}
 800bbf8:	6923      	ldr	r3, [r4, #16]
 800bbfa:	2001      	movs	r0, #1
 800bbfc:	6023      	str	r3, [r4, #0]
 800bbfe:	2300      	movs	r3, #0
 800bc00:	89a2      	ldrh	r2, [r4, #12]
 800bc02:	6063      	str	r3, [r4, #4]
 800bc04:	3320      	adds	r3, #32
 800bc06:	4313      	orrs	r3, r2
 800bc08:	81a3      	strh	r3, [r4, #12]
 800bc0a:	4240      	negs	r0, r0
 800bc0c:	e7f3      	b.n	800bbf6 <__ssrefill_r+0x26>
	...

0800bc10 <__ssvfiscanf_r>:
 800bc10:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc12:	4cab      	ldr	r4, [pc, #684]	@ (800bec0 <__ssvfiscanf_r+0x2b0>)
 800bc14:	44a5      	add	sp, r4
 800bc16:	000c      	movs	r4, r1
 800bc18:	2100      	movs	r1, #0
 800bc1a:	9000      	str	r0, [sp, #0]
 800bc1c:	20be      	movs	r0, #190	@ 0xbe
 800bc1e:	9146      	str	r1, [sp, #280]	@ 0x118
 800bc20:	9147      	str	r1, [sp, #284]	@ 0x11c
 800bc22:	a903      	add	r1, sp, #12
 800bc24:	9148      	str	r1, [sp, #288]	@ 0x120
 800bc26:	49a7      	ldr	r1, [pc, #668]	@ (800bec4 <__ssvfiscanf_r+0x2b4>)
 800bc28:	0040      	lsls	r0, r0, #1
 800bc2a:	ad43      	add	r5, sp, #268	@ 0x10c
 800bc2c:	5029      	str	r1, [r5, r0]
 800bc2e:	49a6      	ldr	r1, [pc, #664]	@ (800bec8 <__ssvfiscanf_r+0x2b8>)
 800bc30:	3004      	adds	r0, #4
 800bc32:	ad43      	add	r5, sp, #268	@ 0x10c
 800bc34:	5029      	str	r1, [r5, r0]
 800bc36:	9302      	str	r3, [sp, #8]
 800bc38:	7816      	ldrb	r6, [r2, #0]
 800bc3a:	2e00      	cmp	r6, #0
 800bc3c:	d100      	bne.n	800bc40 <__ssvfiscanf_r+0x30>
 800bc3e:	e13c      	b.n	800beba <__ssvfiscanf_r+0x2aa>
 800bc40:	2308      	movs	r3, #8
 800bc42:	2008      	movs	r0, #8
 800bc44:	4da1      	ldr	r5, [pc, #644]	@ (800becc <__ssvfiscanf_r+0x2bc>)
 800bc46:	1c57      	adds	r7, r2, #1
 800bc48:	5da9      	ldrb	r1, [r5, r6]
 800bc4a:	400b      	ands	r3, r1
 800bc4c:	4201      	tst	r1, r0
 800bc4e:	d01d      	beq.n	800bc8c <__ssvfiscanf_r+0x7c>
 800bc50:	0006      	movs	r6, r0
 800bc52:	6863      	ldr	r3, [r4, #4]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	dd0f      	ble.n	800bc78 <__ssvfiscanf_r+0x68>
 800bc58:	6823      	ldr	r3, [r4, #0]
 800bc5a:	781a      	ldrb	r2, [r3, #0]
 800bc5c:	5caa      	ldrb	r2, [r5, r2]
 800bc5e:	4232      	tst	r2, r6
 800bc60:	d101      	bne.n	800bc66 <__ssvfiscanf_r+0x56>
 800bc62:	003a      	movs	r2, r7
 800bc64:	e7e8      	b.n	800bc38 <__ssvfiscanf_r+0x28>
 800bc66:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800bc68:	3301      	adds	r3, #1
 800bc6a:	3201      	adds	r2, #1
 800bc6c:	9247      	str	r2, [sp, #284]	@ 0x11c
 800bc6e:	6862      	ldr	r2, [r4, #4]
 800bc70:	6023      	str	r3, [r4, #0]
 800bc72:	3a01      	subs	r2, #1
 800bc74:	6062      	str	r2, [r4, #4]
 800bc76:	e7ec      	b.n	800bc52 <__ssvfiscanf_r+0x42>
 800bc78:	22c0      	movs	r2, #192	@ 0xc0
 800bc7a:	ab43      	add	r3, sp, #268	@ 0x10c
 800bc7c:	0052      	lsls	r2, r2, #1
 800bc7e:	0021      	movs	r1, r4
 800bc80:	589b      	ldr	r3, [r3, r2]
 800bc82:	9800      	ldr	r0, [sp, #0]
 800bc84:	4798      	blx	r3
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d0e6      	beq.n	800bc58 <__ssvfiscanf_r+0x48>
 800bc8a:	e7ea      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800bc8c:	2e25      	cmp	r6, #37	@ 0x25
 800bc8e:	d162      	bne.n	800bd56 <__ssvfiscanf_r+0x146>
 800bc90:	9345      	str	r3, [sp, #276]	@ 0x114
 800bc92:	9343      	str	r3, [sp, #268]	@ 0x10c
 800bc94:	7853      	ldrb	r3, [r2, #1]
 800bc96:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc98:	d102      	bne.n	800bca0 <__ssvfiscanf_r+0x90>
 800bc9a:	3b1a      	subs	r3, #26
 800bc9c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800bc9e:	1c97      	adds	r7, r2, #2
 800bca0:	003d      	movs	r5, r7
 800bca2:	220a      	movs	r2, #10
 800bca4:	7829      	ldrb	r1, [r5, #0]
 800bca6:	1c6f      	adds	r7, r5, #1
 800bca8:	000b      	movs	r3, r1
 800bcaa:	3b30      	subs	r3, #48	@ 0x30
 800bcac:	2b09      	cmp	r3, #9
 800bcae:	d91f      	bls.n	800bcf0 <__ssvfiscanf_r+0xe0>
 800bcb0:	4b87      	ldr	r3, [pc, #540]	@ (800bed0 <__ssvfiscanf_r+0x2c0>)
 800bcb2:	2203      	movs	r2, #3
 800bcb4:	0018      	movs	r0, r3
 800bcb6:	9301      	str	r3, [sp, #4]
 800bcb8:	f7fe ff1c 	bl	800aaf4 <memchr>
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d007      	beq.n	800bcd0 <__ssvfiscanf_r+0xc0>
 800bcc0:	9b01      	ldr	r3, [sp, #4]
 800bcc2:	003d      	movs	r5, r7
 800bcc4:	1ac0      	subs	r0, r0, r3
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	4083      	lsls	r3, r0
 800bcca:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800bccc:	4313      	orrs	r3, r2
 800bcce:	9343      	str	r3, [sp, #268]	@ 0x10c
 800bcd0:	782b      	ldrb	r3, [r5, #0]
 800bcd2:	1c6f      	adds	r7, r5, #1
 800bcd4:	2b78      	cmp	r3, #120	@ 0x78
 800bcd6:	d806      	bhi.n	800bce6 <__ssvfiscanf_r+0xd6>
 800bcd8:	2b57      	cmp	r3, #87	@ 0x57
 800bcda:	d810      	bhi.n	800bcfe <__ssvfiscanf_r+0xee>
 800bcdc:	2b25      	cmp	r3, #37	@ 0x25
 800bcde:	d03a      	beq.n	800bd56 <__ssvfiscanf_r+0x146>
 800bce0:	d834      	bhi.n	800bd4c <__ssvfiscanf_r+0x13c>
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d055      	beq.n	800bd92 <__ssvfiscanf_r+0x182>
 800bce6:	2303      	movs	r3, #3
 800bce8:	9349      	str	r3, [sp, #292]	@ 0x124
 800bcea:	3307      	adds	r3, #7
 800bcec:	9344      	str	r3, [sp, #272]	@ 0x110
 800bcee:	e069      	b.n	800bdc4 <__ssvfiscanf_r+0x1b4>
 800bcf0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800bcf2:	003d      	movs	r5, r7
 800bcf4:	4353      	muls	r3, r2
 800bcf6:	3b30      	subs	r3, #48	@ 0x30
 800bcf8:	185b      	adds	r3, r3, r1
 800bcfa:	9345      	str	r3, [sp, #276]	@ 0x114
 800bcfc:	e7d2      	b.n	800bca4 <__ssvfiscanf_r+0x94>
 800bcfe:	0018      	movs	r0, r3
 800bd00:	3858      	subs	r0, #88	@ 0x58
 800bd02:	2820      	cmp	r0, #32
 800bd04:	d8ef      	bhi.n	800bce6 <__ssvfiscanf_r+0xd6>
 800bd06:	f7f4 fa19 	bl	800013c <__gnu_thumb1_case_shi>
 800bd0a:	004b      	.short	0x004b
 800bd0c:	ffeeffee 	.word	0xffeeffee
 800bd10:	ffee007d 	.word	0xffee007d
 800bd14:	ffeeffee 	.word	0xffeeffee
 800bd18:	ffeeffee 	.word	0xffeeffee
 800bd1c:	ffeeffee 	.word	0xffeeffee
 800bd20:	007b0088 	.word	0x007b0088
 800bd24:	00240024 	.word	0x00240024
 800bd28:	ffee0024 	.word	0xffee0024
 800bd2c:	ffee0055 	.word	0xffee0055
 800bd30:	ffeeffee 	.word	0xffeeffee
 800bd34:	0090ffee 	.word	0x0090ffee
 800bd38:	00470059 	.word	0x00470059
 800bd3c:	ffeeffee 	.word	0xffeeffee
 800bd40:	ffee008e 	.word	0xffee008e
 800bd44:	ffee007b 	.word	0xffee007b
 800bd48:	004bffee 	.word	0x004bffee
 800bd4c:	3b45      	subs	r3, #69	@ 0x45
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	d8c9      	bhi.n	800bce6 <__ssvfiscanf_r+0xd6>
 800bd52:	2305      	movs	r3, #5
 800bd54:	e035      	b.n	800bdc2 <__ssvfiscanf_r+0x1b2>
 800bd56:	6863      	ldr	r3, [r4, #4]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	dd0d      	ble.n	800bd78 <__ssvfiscanf_r+0x168>
 800bd5c:	6823      	ldr	r3, [r4, #0]
 800bd5e:	781a      	ldrb	r2, [r3, #0]
 800bd60:	42b2      	cmp	r2, r6
 800bd62:	d000      	beq.n	800bd66 <__ssvfiscanf_r+0x156>
 800bd64:	e0a9      	b.n	800beba <__ssvfiscanf_r+0x2aa>
 800bd66:	3301      	adds	r3, #1
 800bd68:	6862      	ldr	r2, [r4, #4]
 800bd6a:	6023      	str	r3, [r4, #0]
 800bd6c:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800bd6e:	3a01      	subs	r2, #1
 800bd70:	3301      	adds	r3, #1
 800bd72:	6062      	str	r2, [r4, #4]
 800bd74:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bd76:	e774      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800bd78:	23c0      	movs	r3, #192	@ 0xc0
 800bd7a:	aa43      	add	r2, sp, #268	@ 0x10c
 800bd7c:	005b      	lsls	r3, r3, #1
 800bd7e:	0021      	movs	r1, r4
 800bd80:	58d3      	ldr	r3, [r2, r3]
 800bd82:	9800      	ldr	r0, [sp, #0]
 800bd84:	4798      	blx	r3
 800bd86:	2800      	cmp	r0, #0
 800bd88:	d0e8      	beq.n	800bd5c <__ssvfiscanf_r+0x14c>
 800bd8a:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800bd8c:	2800      	cmp	r0, #0
 800bd8e:	d000      	beq.n	800bd92 <__ssvfiscanf_r+0x182>
 800bd90:	e08b      	b.n	800beaa <__ssvfiscanf_r+0x29a>
 800bd92:	2001      	movs	r0, #1
 800bd94:	4240      	negs	r0, r0
 800bd96:	e08c      	b.n	800beb2 <__ssvfiscanf_r+0x2a2>
 800bd98:	2220      	movs	r2, #32
 800bd9a:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800bd9c:	430a      	orrs	r2, r1
 800bd9e:	9243      	str	r2, [sp, #268]	@ 0x10c
 800bda0:	2280      	movs	r2, #128	@ 0x80
 800bda2:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800bda4:	0092      	lsls	r2, r2, #2
 800bda6:	430a      	orrs	r2, r1
 800bda8:	9243      	str	r2, [sp, #268]	@ 0x10c
 800bdaa:	2210      	movs	r2, #16
 800bdac:	9244      	str	r2, [sp, #272]	@ 0x110
 800bdae:	2b6e      	cmp	r3, #110	@ 0x6e
 800bdb0:	d902      	bls.n	800bdb8 <__ssvfiscanf_r+0x1a8>
 800bdb2:	e005      	b.n	800bdc0 <__ssvfiscanf_r+0x1b0>
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	9344      	str	r3, [sp, #272]	@ 0x110
 800bdb8:	2303      	movs	r3, #3
 800bdba:	e002      	b.n	800bdc2 <__ssvfiscanf_r+0x1b2>
 800bdbc:	2308      	movs	r3, #8
 800bdbe:	9344      	str	r3, [sp, #272]	@ 0x110
 800bdc0:	2304      	movs	r3, #4
 800bdc2:	9349      	str	r3, [sp, #292]	@ 0x124
 800bdc4:	6863      	ldr	r3, [r4, #4]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	dd3e      	ble.n	800be48 <__ssvfiscanf_r+0x238>
 800bdca:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800bdcc:	065b      	lsls	r3, r3, #25
 800bdce:	d408      	bmi.n	800bde2 <__ssvfiscanf_r+0x1d2>
 800bdd0:	26c0      	movs	r6, #192	@ 0xc0
 800bdd2:	2508      	movs	r5, #8
 800bdd4:	0076      	lsls	r6, r6, #1
 800bdd6:	6823      	ldr	r3, [r4, #0]
 800bdd8:	493c      	ldr	r1, [pc, #240]	@ (800becc <__ssvfiscanf_r+0x2bc>)
 800bdda:	781a      	ldrb	r2, [r3, #0]
 800bddc:	5c8a      	ldrb	r2, [r1, r2]
 800bdde:	422a      	tst	r2, r5
 800bde0:	d13c      	bne.n	800be5c <__ssvfiscanf_r+0x24c>
 800bde2:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	dc4c      	bgt.n	800be82 <__ssvfiscanf_r+0x272>
 800bde8:	0022      	movs	r2, r4
 800bdea:	9800      	ldr	r0, [sp, #0]
 800bdec:	ab02      	add	r3, sp, #8
 800bdee:	a943      	add	r1, sp, #268	@ 0x10c
 800bdf0:	f000 f91e 	bl	800c030 <_scanf_chars>
 800bdf4:	2801      	cmp	r0, #1
 800bdf6:	d060      	beq.n	800beba <__ssvfiscanf_r+0x2aa>
 800bdf8:	2802      	cmp	r0, #2
 800bdfa:	d000      	beq.n	800bdfe <__ssvfiscanf_r+0x1ee>
 800bdfc:	e731      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800bdfe:	e7c4      	b.n	800bd8a <__ssvfiscanf_r+0x17a>
 800be00:	220a      	movs	r2, #10
 800be02:	e7d3      	b.n	800bdac <__ssvfiscanf_r+0x19c>
 800be04:	0039      	movs	r1, r7
 800be06:	a803      	add	r0, sp, #12
 800be08:	f000 fa72 	bl	800c2f0 <__sccl>
 800be0c:	2340      	movs	r3, #64	@ 0x40
 800be0e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800be10:	0007      	movs	r7, r0
 800be12:	4313      	orrs	r3, r2
 800be14:	9343      	str	r3, [sp, #268]	@ 0x10c
 800be16:	2301      	movs	r3, #1
 800be18:	e7d3      	b.n	800bdc2 <__ssvfiscanf_r+0x1b2>
 800be1a:	2340      	movs	r3, #64	@ 0x40
 800be1c:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800be1e:	4313      	orrs	r3, r2
 800be20:	9343      	str	r3, [sp, #268]	@ 0x10c
 800be22:	2300      	movs	r3, #0
 800be24:	e7cd      	b.n	800bdc2 <__ssvfiscanf_r+0x1b2>
 800be26:	2302      	movs	r3, #2
 800be28:	e7cb      	b.n	800bdc2 <__ssvfiscanf_r+0x1b2>
 800be2a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800be2c:	06d3      	lsls	r3, r2, #27
 800be2e:	d500      	bpl.n	800be32 <__ssvfiscanf_r+0x222>
 800be30:	e717      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800be32:	9b02      	ldr	r3, [sp, #8]
 800be34:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 800be36:	1d18      	adds	r0, r3, #4
 800be38:	9002      	str	r0, [sp, #8]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	07d5      	lsls	r5, r2, #31
 800be3e:	d501      	bpl.n	800be44 <__ssvfiscanf_r+0x234>
 800be40:	8019      	strh	r1, [r3, #0]
 800be42:	e70e      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800be44:	6019      	str	r1, [r3, #0]
 800be46:	e70c      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800be48:	23c0      	movs	r3, #192	@ 0xc0
 800be4a:	aa43      	add	r2, sp, #268	@ 0x10c
 800be4c:	005b      	lsls	r3, r3, #1
 800be4e:	0021      	movs	r1, r4
 800be50:	58d3      	ldr	r3, [r2, r3]
 800be52:	9800      	ldr	r0, [sp, #0]
 800be54:	4798      	blx	r3
 800be56:	2800      	cmp	r0, #0
 800be58:	d0b7      	beq.n	800bdca <__ssvfiscanf_r+0x1ba>
 800be5a:	e796      	b.n	800bd8a <__ssvfiscanf_r+0x17a>
 800be5c:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800be5e:	3201      	adds	r2, #1
 800be60:	9247      	str	r2, [sp, #284]	@ 0x11c
 800be62:	6862      	ldr	r2, [r4, #4]
 800be64:	3a01      	subs	r2, #1
 800be66:	6062      	str	r2, [r4, #4]
 800be68:	2a00      	cmp	r2, #0
 800be6a:	dd02      	ble.n	800be72 <__ssvfiscanf_r+0x262>
 800be6c:	3301      	adds	r3, #1
 800be6e:	6023      	str	r3, [r4, #0]
 800be70:	e7b1      	b.n	800bdd6 <__ssvfiscanf_r+0x1c6>
 800be72:	ab43      	add	r3, sp, #268	@ 0x10c
 800be74:	0021      	movs	r1, r4
 800be76:	599b      	ldr	r3, [r3, r6]
 800be78:	9800      	ldr	r0, [sp, #0]
 800be7a:	4798      	blx	r3
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d0aa      	beq.n	800bdd6 <__ssvfiscanf_r+0x1c6>
 800be80:	e783      	b.n	800bd8a <__ssvfiscanf_r+0x17a>
 800be82:	2b04      	cmp	r3, #4
 800be84:	dc06      	bgt.n	800be94 <__ssvfiscanf_r+0x284>
 800be86:	0022      	movs	r2, r4
 800be88:	9800      	ldr	r0, [sp, #0]
 800be8a:	ab02      	add	r3, sp, #8
 800be8c:	a943      	add	r1, sp, #268	@ 0x10c
 800be8e:	f000 f92f 	bl	800c0f0 <_scanf_i>
 800be92:	e7af      	b.n	800bdf4 <__ssvfiscanf_r+0x1e4>
 800be94:	4b0f      	ldr	r3, [pc, #60]	@ (800bed4 <__ssvfiscanf_r+0x2c4>)
 800be96:	2b00      	cmp	r3, #0
 800be98:	d100      	bne.n	800be9c <__ssvfiscanf_r+0x28c>
 800be9a:	e6e2      	b.n	800bc62 <__ssvfiscanf_r+0x52>
 800be9c:	0022      	movs	r2, r4
 800be9e:	9800      	ldr	r0, [sp, #0]
 800bea0:	ab02      	add	r3, sp, #8
 800bea2:	a943      	add	r1, sp, #268	@ 0x10c
 800bea4:	e000      	b.n	800bea8 <__ssvfiscanf_r+0x298>
 800bea6:	bf00      	nop
 800bea8:	e7a4      	b.n	800bdf4 <__ssvfiscanf_r+0x1e4>
 800beaa:	89a3      	ldrh	r3, [r4, #12]
 800beac:	065b      	lsls	r3, r3, #25
 800beae:	d500      	bpl.n	800beb2 <__ssvfiscanf_r+0x2a2>
 800beb0:	e76f      	b.n	800bd92 <__ssvfiscanf_r+0x182>
 800beb2:	23a5      	movs	r3, #165	@ 0xa5
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	449d      	add	sp, r3
 800beb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800beba:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800bebc:	e7f9      	b.n	800beb2 <__ssvfiscanf_r+0x2a2>
 800bebe:	46c0      	nop			@ (mov r8, r8)
 800bec0:	fffffd6c 	.word	0xfffffd6c
 800bec4:	0800bb59 	.word	0x0800bb59
 800bec8:	0800bbd1 	.word	0x0800bbd1
 800becc:	0800def1 	.word	0x0800def1
 800bed0:	0800dd2d 	.word	0x0800dd2d
 800bed4:	00000000 	.word	0x00000000

0800bed8 <malloc>:
 800bed8:	b510      	push	{r4, lr}
 800beda:	4b03      	ldr	r3, [pc, #12]	@ (800bee8 <malloc+0x10>)
 800bedc:	0001      	movs	r1, r0
 800bede:	6818      	ldr	r0, [r3, #0]
 800bee0:	f000 f826 	bl	800bf30 <_malloc_r>
 800bee4:	bd10      	pop	{r4, pc}
 800bee6:	46c0      	nop			@ (mov r8, r8)
 800bee8:	20000018 	.word	0x20000018

0800beec <sbrk_aligned>:
 800beec:	b570      	push	{r4, r5, r6, lr}
 800beee:	4e0f      	ldr	r6, [pc, #60]	@ (800bf2c <sbrk_aligned+0x40>)
 800bef0:	000d      	movs	r5, r1
 800bef2:	6831      	ldr	r1, [r6, #0]
 800bef4:	0004      	movs	r4, r0
 800bef6:	2900      	cmp	r1, #0
 800bef8:	d102      	bne.n	800bf00 <sbrk_aligned+0x14>
 800befa:	f001 f825 	bl	800cf48 <_sbrk_r>
 800befe:	6030      	str	r0, [r6, #0]
 800bf00:	0029      	movs	r1, r5
 800bf02:	0020      	movs	r0, r4
 800bf04:	f001 f820 	bl	800cf48 <_sbrk_r>
 800bf08:	1c43      	adds	r3, r0, #1
 800bf0a:	d103      	bne.n	800bf14 <sbrk_aligned+0x28>
 800bf0c:	2501      	movs	r5, #1
 800bf0e:	426d      	negs	r5, r5
 800bf10:	0028      	movs	r0, r5
 800bf12:	bd70      	pop	{r4, r5, r6, pc}
 800bf14:	2303      	movs	r3, #3
 800bf16:	1cc5      	adds	r5, r0, #3
 800bf18:	439d      	bics	r5, r3
 800bf1a:	42a8      	cmp	r0, r5
 800bf1c:	d0f8      	beq.n	800bf10 <sbrk_aligned+0x24>
 800bf1e:	1a29      	subs	r1, r5, r0
 800bf20:	0020      	movs	r0, r4
 800bf22:	f001 f811 	bl	800cf48 <_sbrk_r>
 800bf26:	3001      	adds	r0, #1
 800bf28:	d1f2      	bne.n	800bf10 <sbrk_aligned+0x24>
 800bf2a:	e7ef      	b.n	800bf0c <sbrk_aligned+0x20>
 800bf2c:	20000918 	.word	0x20000918

0800bf30 <_malloc_r>:
 800bf30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf32:	2203      	movs	r2, #3
 800bf34:	1ccb      	adds	r3, r1, #3
 800bf36:	4393      	bics	r3, r2
 800bf38:	3308      	adds	r3, #8
 800bf3a:	0005      	movs	r5, r0
 800bf3c:	001f      	movs	r7, r3
 800bf3e:	2b0c      	cmp	r3, #12
 800bf40:	d234      	bcs.n	800bfac <_malloc_r+0x7c>
 800bf42:	270c      	movs	r7, #12
 800bf44:	42b9      	cmp	r1, r7
 800bf46:	d833      	bhi.n	800bfb0 <_malloc_r+0x80>
 800bf48:	0028      	movs	r0, r5
 800bf4a:	f000 fabd 	bl	800c4c8 <__malloc_lock>
 800bf4e:	4e37      	ldr	r6, [pc, #220]	@ (800c02c <_malloc_r+0xfc>)
 800bf50:	6833      	ldr	r3, [r6, #0]
 800bf52:	001c      	movs	r4, r3
 800bf54:	2c00      	cmp	r4, #0
 800bf56:	d12f      	bne.n	800bfb8 <_malloc_r+0x88>
 800bf58:	0039      	movs	r1, r7
 800bf5a:	0028      	movs	r0, r5
 800bf5c:	f7ff ffc6 	bl	800beec <sbrk_aligned>
 800bf60:	0004      	movs	r4, r0
 800bf62:	1c43      	adds	r3, r0, #1
 800bf64:	d15f      	bne.n	800c026 <_malloc_r+0xf6>
 800bf66:	6834      	ldr	r4, [r6, #0]
 800bf68:	9400      	str	r4, [sp, #0]
 800bf6a:	9b00      	ldr	r3, [sp, #0]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d14a      	bne.n	800c006 <_malloc_r+0xd6>
 800bf70:	2c00      	cmp	r4, #0
 800bf72:	d052      	beq.n	800c01a <_malloc_r+0xea>
 800bf74:	6823      	ldr	r3, [r4, #0]
 800bf76:	0028      	movs	r0, r5
 800bf78:	18e3      	adds	r3, r4, r3
 800bf7a:	9900      	ldr	r1, [sp, #0]
 800bf7c:	9301      	str	r3, [sp, #4]
 800bf7e:	f000 ffe3 	bl	800cf48 <_sbrk_r>
 800bf82:	9b01      	ldr	r3, [sp, #4]
 800bf84:	4283      	cmp	r3, r0
 800bf86:	d148      	bne.n	800c01a <_malloc_r+0xea>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	0028      	movs	r0, r5
 800bf8c:	1aff      	subs	r7, r7, r3
 800bf8e:	0039      	movs	r1, r7
 800bf90:	f7ff ffac 	bl	800beec <sbrk_aligned>
 800bf94:	3001      	adds	r0, #1
 800bf96:	d040      	beq.n	800c01a <_malloc_r+0xea>
 800bf98:	6823      	ldr	r3, [r4, #0]
 800bf9a:	19db      	adds	r3, r3, r7
 800bf9c:	6023      	str	r3, [r4, #0]
 800bf9e:	6833      	ldr	r3, [r6, #0]
 800bfa0:	685a      	ldr	r2, [r3, #4]
 800bfa2:	2a00      	cmp	r2, #0
 800bfa4:	d133      	bne.n	800c00e <_malloc_r+0xde>
 800bfa6:	9b00      	ldr	r3, [sp, #0]
 800bfa8:	6033      	str	r3, [r6, #0]
 800bfaa:	e019      	b.n	800bfe0 <_malloc_r+0xb0>
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	dac9      	bge.n	800bf44 <_malloc_r+0x14>
 800bfb0:	230c      	movs	r3, #12
 800bfb2:	602b      	str	r3, [r5, #0]
 800bfb4:	2000      	movs	r0, #0
 800bfb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bfb8:	6821      	ldr	r1, [r4, #0]
 800bfba:	1bc9      	subs	r1, r1, r7
 800bfbc:	d420      	bmi.n	800c000 <_malloc_r+0xd0>
 800bfbe:	290b      	cmp	r1, #11
 800bfc0:	d90a      	bls.n	800bfd8 <_malloc_r+0xa8>
 800bfc2:	19e2      	adds	r2, r4, r7
 800bfc4:	6027      	str	r7, [r4, #0]
 800bfc6:	42a3      	cmp	r3, r4
 800bfc8:	d104      	bne.n	800bfd4 <_malloc_r+0xa4>
 800bfca:	6032      	str	r2, [r6, #0]
 800bfcc:	6863      	ldr	r3, [r4, #4]
 800bfce:	6011      	str	r1, [r2, #0]
 800bfd0:	6053      	str	r3, [r2, #4]
 800bfd2:	e005      	b.n	800bfe0 <_malloc_r+0xb0>
 800bfd4:	605a      	str	r2, [r3, #4]
 800bfd6:	e7f9      	b.n	800bfcc <_malloc_r+0x9c>
 800bfd8:	6862      	ldr	r2, [r4, #4]
 800bfda:	42a3      	cmp	r3, r4
 800bfdc:	d10e      	bne.n	800bffc <_malloc_r+0xcc>
 800bfde:	6032      	str	r2, [r6, #0]
 800bfe0:	0028      	movs	r0, r5
 800bfe2:	f000 fa79 	bl	800c4d8 <__malloc_unlock>
 800bfe6:	0020      	movs	r0, r4
 800bfe8:	2207      	movs	r2, #7
 800bfea:	300b      	adds	r0, #11
 800bfec:	1d23      	adds	r3, r4, #4
 800bfee:	4390      	bics	r0, r2
 800bff0:	1ac2      	subs	r2, r0, r3
 800bff2:	4298      	cmp	r0, r3
 800bff4:	d0df      	beq.n	800bfb6 <_malloc_r+0x86>
 800bff6:	1a1b      	subs	r3, r3, r0
 800bff8:	50a3      	str	r3, [r4, r2]
 800bffa:	e7dc      	b.n	800bfb6 <_malloc_r+0x86>
 800bffc:	605a      	str	r2, [r3, #4]
 800bffe:	e7ef      	b.n	800bfe0 <_malloc_r+0xb0>
 800c000:	0023      	movs	r3, r4
 800c002:	6864      	ldr	r4, [r4, #4]
 800c004:	e7a6      	b.n	800bf54 <_malloc_r+0x24>
 800c006:	9c00      	ldr	r4, [sp, #0]
 800c008:	6863      	ldr	r3, [r4, #4]
 800c00a:	9300      	str	r3, [sp, #0]
 800c00c:	e7ad      	b.n	800bf6a <_malloc_r+0x3a>
 800c00e:	001a      	movs	r2, r3
 800c010:	685b      	ldr	r3, [r3, #4]
 800c012:	42a3      	cmp	r3, r4
 800c014:	d1fb      	bne.n	800c00e <_malloc_r+0xde>
 800c016:	2300      	movs	r3, #0
 800c018:	e7da      	b.n	800bfd0 <_malloc_r+0xa0>
 800c01a:	230c      	movs	r3, #12
 800c01c:	0028      	movs	r0, r5
 800c01e:	602b      	str	r3, [r5, #0]
 800c020:	f000 fa5a 	bl	800c4d8 <__malloc_unlock>
 800c024:	e7c6      	b.n	800bfb4 <_malloc_r+0x84>
 800c026:	6007      	str	r7, [r0, #0]
 800c028:	e7da      	b.n	800bfe0 <_malloc_r+0xb0>
 800c02a:	46c0      	nop			@ (mov r8, r8)
 800c02c:	2000091c 	.word	0x2000091c

0800c030 <_scanf_chars>:
 800c030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c032:	0015      	movs	r5, r2
 800c034:	688a      	ldr	r2, [r1, #8]
 800c036:	000c      	movs	r4, r1
 800c038:	9001      	str	r0, [sp, #4]
 800c03a:	2a00      	cmp	r2, #0
 800c03c:	d104      	bne.n	800c048 <_scanf_chars+0x18>
 800c03e:	698a      	ldr	r2, [r1, #24]
 800c040:	2a00      	cmp	r2, #0
 800c042:	d117      	bne.n	800c074 <_scanf_chars+0x44>
 800c044:	3201      	adds	r2, #1
 800c046:	60a2      	str	r2, [r4, #8]
 800c048:	6822      	ldr	r2, [r4, #0]
 800c04a:	06d2      	lsls	r2, r2, #27
 800c04c:	d403      	bmi.n	800c056 <_scanf_chars+0x26>
 800c04e:	681a      	ldr	r2, [r3, #0]
 800c050:	1d11      	adds	r1, r2, #4
 800c052:	6019      	str	r1, [r3, #0]
 800c054:	6817      	ldr	r7, [r2, #0]
 800c056:	2600      	movs	r6, #0
 800c058:	69a0      	ldr	r0, [r4, #24]
 800c05a:	2800      	cmp	r0, #0
 800c05c:	d016      	beq.n	800c08c <_scanf_chars+0x5c>
 800c05e:	2801      	cmp	r0, #1
 800c060:	d10b      	bne.n	800c07a <_scanf_chars+0x4a>
 800c062:	682b      	ldr	r3, [r5, #0]
 800c064:	6962      	ldr	r2, [r4, #20]
 800c066:	781b      	ldrb	r3, [r3, #0]
 800c068:	5cd3      	ldrb	r3, [r2, r3]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d10e      	bne.n	800c08c <_scanf_chars+0x5c>
 800c06e:	2e00      	cmp	r6, #0
 800c070:	d03b      	beq.n	800c0ea <_scanf_chars+0xba>
 800c072:	e029      	b.n	800c0c8 <_scanf_chars+0x98>
 800c074:	2201      	movs	r2, #1
 800c076:	4252      	negs	r2, r2
 800c078:	e7e5      	b.n	800c046 <_scanf_chars+0x16>
 800c07a:	2802      	cmp	r0, #2
 800c07c:	d124      	bne.n	800c0c8 <_scanf_chars+0x98>
 800c07e:	682b      	ldr	r3, [r5, #0]
 800c080:	4a1a      	ldr	r2, [pc, #104]	@ (800c0ec <_scanf_chars+0xbc>)
 800c082:	781b      	ldrb	r3, [r3, #0]
 800c084:	5cd3      	ldrb	r3, [r2, r3]
 800c086:	2208      	movs	r2, #8
 800c088:	4213      	tst	r3, r2
 800c08a:	d11d      	bne.n	800c0c8 <_scanf_chars+0x98>
 800c08c:	2210      	movs	r2, #16
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	3601      	adds	r6, #1
 800c092:	4213      	tst	r3, r2
 800c094:	d103      	bne.n	800c09e <_scanf_chars+0x6e>
 800c096:	682b      	ldr	r3, [r5, #0]
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	703b      	strb	r3, [r7, #0]
 800c09c:	3701      	adds	r7, #1
 800c09e:	682a      	ldr	r2, [r5, #0]
 800c0a0:	686b      	ldr	r3, [r5, #4]
 800c0a2:	3201      	adds	r2, #1
 800c0a4:	602a      	str	r2, [r5, #0]
 800c0a6:	68a2      	ldr	r2, [r4, #8]
 800c0a8:	3b01      	subs	r3, #1
 800c0aa:	3a01      	subs	r2, #1
 800c0ac:	606b      	str	r3, [r5, #4]
 800c0ae:	60a2      	str	r2, [r4, #8]
 800c0b0:	2a00      	cmp	r2, #0
 800c0b2:	d009      	beq.n	800c0c8 <_scanf_chars+0x98>
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	dccf      	bgt.n	800c058 <_scanf_chars+0x28>
 800c0b8:	23c0      	movs	r3, #192	@ 0xc0
 800c0ba:	005b      	lsls	r3, r3, #1
 800c0bc:	0029      	movs	r1, r5
 800c0be:	58e3      	ldr	r3, [r4, r3]
 800c0c0:	9801      	ldr	r0, [sp, #4]
 800c0c2:	4798      	blx	r3
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	d0c7      	beq.n	800c058 <_scanf_chars+0x28>
 800c0c8:	6822      	ldr	r2, [r4, #0]
 800c0ca:	2310      	movs	r3, #16
 800c0cc:	0011      	movs	r1, r2
 800c0ce:	4019      	ands	r1, r3
 800c0d0:	421a      	tst	r2, r3
 800c0d2:	d106      	bne.n	800c0e2 <_scanf_chars+0xb2>
 800c0d4:	68e3      	ldr	r3, [r4, #12]
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	60e3      	str	r3, [r4, #12]
 800c0da:	69a3      	ldr	r3, [r4, #24]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d000      	beq.n	800c0e2 <_scanf_chars+0xb2>
 800c0e0:	7039      	strb	r1, [r7, #0]
 800c0e2:	2000      	movs	r0, #0
 800c0e4:	6923      	ldr	r3, [r4, #16]
 800c0e6:	199b      	adds	r3, r3, r6
 800c0e8:	6123      	str	r3, [r4, #16]
 800c0ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c0ec:	0800def1 	.word	0x0800def1

0800c0f0 <_scanf_i>:
 800c0f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0f2:	b08b      	sub	sp, #44	@ 0x2c
 800c0f4:	9301      	str	r3, [sp, #4]
 800c0f6:	4b78      	ldr	r3, [pc, #480]	@ (800c2d8 <_scanf_i+0x1e8>)
 800c0f8:	0016      	movs	r6, r2
 800c0fa:	9004      	str	r0, [sp, #16]
 800c0fc:	aa07      	add	r2, sp, #28
 800c0fe:	cba1      	ldmia	r3!, {r0, r5, r7}
 800c100:	c2a1      	stmia	r2!, {r0, r5, r7}
 800c102:	4a76      	ldr	r2, [pc, #472]	@ (800c2dc <_scanf_i+0x1ec>)
 800c104:	698b      	ldr	r3, [r1, #24]
 800c106:	000c      	movs	r4, r1
 800c108:	9205      	str	r2, [sp, #20]
 800c10a:	2b03      	cmp	r3, #3
 800c10c:	d101      	bne.n	800c112 <_scanf_i+0x22>
 800c10e:	4b74      	ldr	r3, [pc, #464]	@ (800c2e0 <_scanf_i+0x1f0>)
 800c110:	9305      	str	r3, [sp, #20]
 800c112:	22ae      	movs	r2, #174	@ 0xae
 800c114:	2000      	movs	r0, #0
 800c116:	68a3      	ldr	r3, [r4, #8]
 800c118:	0052      	lsls	r2, r2, #1
 800c11a:	1e59      	subs	r1, r3, #1
 800c11c:	9003      	str	r0, [sp, #12]
 800c11e:	4291      	cmp	r1, r2
 800c120:	d905      	bls.n	800c12e <_scanf_i+0x3e>
 800c122:	3b5e      	subs	r3, #94	@ 0x5e
 800c124:	3bff      	subs	r3, #255	@ 0xff
 800c126:	9303      	str	r3, [sp, #12]
 800c128:	235e      	movs	r3, #94	@ 0x5e
 800c12a:	33ff      	adds	r3, #255	@ 0xff
 800c12c:	60a3      	str	r3, [r4, #8]
 800c12e:	0023      	movs	r3, r4
 800c130:	331c      	adds	r3, #28
 800c132:	9300      	str	r3, [sp, #0]
 800c134:	23d0      	movs	r3, #208	@ 0xd0
 800c136:	2700      	movs	r7, #0
 800c138:	6822      	ldr	r2, [r4, #0]
 800c13a:	011b      	lsls	r3, r3, #4
 800c13c:	4313      	orrs	r3, r2
 800c13e:	6023      	str	r3, [r4, #0]
 800c140:	9b00      	ldr	r3, [sp, #0]
 800c142:	9302      	str	r3, [sp, #8]
 800c144:	6833      	ldr	r3, [r6, #0]
 800c146:	a807      	add	r0, sp, #28
 800c148:	7819      	ldrb	r1, [r3, #0]
 800c14a:	00bb      	lsls	r3, r7, #2
 800c14c:	2202      	movs	r2, #2
 800c14e:	5818      	ldr	r0, [r3, r0]
 800c150:	f7fe fcd0 	bl	800aaf4 <memchr>
 800c154:	2800      	cmp	r0, #0
 800c156:	d029      	beq.n	800c1ac <_scanf_i+0xbc>
 800c158:	2f01      	cmp	r7, #1
 800c15a:	d15e      	bne.n	800c21a <_scanf_i+0x12a>
 800c15c:	6863      	ldr	r3, [r4, #4]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d106      	bne.n	800c170 <_scanf_i+0x80>
 800c162:	3308      	adds	r3, #8
 800c164:	6822      	ldr	r2, [r4, #0]
 800c166:	6063      	str	r3, [r4, #4]
 800c168:	33f9      	adds	r3, #249	@ 0xf9
 800c16a:	33ff      	adds	r3, #255	@ 0xff
 800c16c:	4313      	orrs	r3, r2
 800c16e:	6023      	str	r3, [r4, #0]
 800c170:	6823      	ldr	r3, [r4, #0]
 800c172:	4a5c      	ldr	r2, [pc, #368]	@ (800c2e4 <_scanf_i+0x1f4>)
 800c174:	4013      	ands	r3, r2
 800c176:	6023      	str	r3, [r4, #0]
 800c178:	68a3      	ldr	r3, [r4, #8]
 800c17a:	1e5a      	subs	r2, r3, #1
 800c17c:	60a2      	str	r2, [r4, #8]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d014      	beq.n	800c1ac <_scanf_i+0xbc>
 800c182:	6833      	ldr	r3, [r6, #0]
 800c184:	1c5a      	adds	r2, r3, #1
 800c186:	6032      	str	r2, [r6, #0]
 800c188:	781b      	ldrb	r3, [r3, #0]
 800c18a:	9a02      	ldr	r2, [sp, #8]
 800c18c:	7013      	strb	r3, [r2, #0]
 800c18e:	6873      	ldr	r3, [r6, #4]
 800c190:	1c55      	adds	r5, r2, #1
 800c192:	3b01      	subs	r3, #1
 800c194:	6073      	str	r3, [r6, #4]
 800c196:	2b00      	cmp	r3, #0
 800c198:	dc07      	bgt.n	800c1aa <_scanf_i+0xba>
 800c19a:	23c0      	movs	r3, #192	@ 0xc0
 800c19c:	005b      	lsls	r3, r3, #1
 800c19e:	0031      	movs	r1, r6
 800c1a0:	58e3      	ldr	r3, [r4, r3]
 800c1a2:	9804      	ldr	r0, [sp, #16]
 800c1a4:	4798      	blx	r3
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	d17e      	bne.n	800c2a8 <_scanf_i+0x1b8>
 800c1aa:	9502      	str	r5, [sp, #8]
 800c1ac:	3701      	adds	r7, #1
 800c1ae:	2f03      	cmp	r7, #3
 800c1b0:	d1c8      	bne.n	800c144 <_scanf_i+0x54>
 800c1b2:	6863      	ldr	r3, [r4, #4]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d101      	bne.n	800c1bc <_scanf_i+0xcc>
 800c1b8:	330a      	adds	r3, #10
 800c1ba:	6063      	str	r3, [r4, #4]
 800c1bc:	2700      	movs	r7, #0
 800c1be:	6863      	ldr	r3, [r4, #4]
 800c1c0:	4949      	ldr	r1, [pc, #292]	@ (800c2e8 <_scanf_i+0x1f8>)
 800c1c2:	6960      	ldr	r0, [r4, #20]
 800c1c4:	1ac9      	subs	r1, r1, r3
 800c1c6:	f000 f893 	bl	800c2f0 <__sccl>
 800c1ca:	9d02      	ldr	r5, [sp, #8]
 800c1cc:	68a3      	ldr	r3, [r4, #8]
 800c1ce:	6820      	ldr	r0, [r4, #0]
 800c1d0:	9302      	str	r3, [sp, #8]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d03f      	beq.n	800c256 <_scanf_i+0x166>
 800c1d6:	6831      	ldr	r1, [r6, #0]
 800c1d8:	6963      	ldr	r3, [r4, #20]
 800c1da:	780a      	ldrb	r2, [r1, #0]
 800c1dc:	5c9b      	ldrb	r3, [r3, r2]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d039      	beq.n	800c256 <_scanf_i+0x166>
 800c1e2:	2a30      	cmp	r2, #48	@ 0x30
 800c1e4:	d128      	bne.n	800c238 <_scanf_i+0x148>
 800c1e6:	2380      	movs	r3, #128	@ 0x80
 800c1e8:	011b      	lsls	r3, r3, #4
 800c1ea:	4218      	tst	r0, r3
 800c1ec:	d024      	beq.n	800c238 <_scanf_i+0x148>
 800c1ee:	9b03      	ldr	r3, [sp, #12]
 800c1f0:	3701      	adds	r7, #1
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d005      	beq.n	800c202 <_scanf_i+0x112>
 800c1f6:	001a      	movs	r2, r3
 800c1f8:	9b02      	ldr	r3, [sp, #8]
 800c1fa:	3a01      	subs	r2, #1
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	9203      	str	r2, [sp, #12]
 800c200:	60a3      	str	r3, [r4, #8]
 800c202:	6873      	ldr	r3, [r6, #4]
 800c204:	3b01      	subs	r3, #1
 800c206:	6073      	str	r3, [r6, #4]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	dd1c      	ble.n	800c246 <_scanf_i+0x156>
 800c20c:	6833      	ldr	r3, [r6, #0]
 800c20e:	3301      	adds	r3, #1
 800c210:	6033      	str	r3, [r6, #0]
 800c212:	68a3      	ldr	r3, [r4, #8]
 800c214:	3b01      	subs	r3, #1
 800c216:	60a3      	str	r3, [r4, #8]
 800c218:	e7d8      	b.n	800c1cc <_scanf_i+0xdc>
 800c21a:	2f02      	cmp	r7, #2
 800c21c:	d1ac      	bne.n	800c178 <_scanf_i+0x88>
 800c21e:	23c0      	movs	r3, #192	@ 0xc0
 800c220:	2180      	movs	r1, #128	@ 0x80
 800c222:	6822      	ldr	r2, [r4, #0]
 800c224:	00db      	lsls	r3, r3, #3
 800c226:	4013      	ands	r3, r2
 800c228:	0089      	lsls	r1, r1, #2
 800c22a:	428b      	cmp	r3, r1
 800c22c:	d1c1      	bne.n	800c1b2 <_scanf_i+0xc2>
 800c22e:	2310      	movs	r3, #16
 800c230:	6063      	str	r3, [r4, #4]
 800c232:	33f0      	adds	r3, #240	@ 0xf0
 800c234:	4313      	orrs	r3, r2
 800c236:	e79e      	b.n	800c176 <_scanf_i+0x86>
 800c238:	4b2c      	ldr	r3, [pc, #176]	@ (800c2ec <_scanf_i+0x1fc>)
 800c23a:	4003      	ands	r3, r0
 800c23c:	6023      	str	r3, [r4, #0]
 800c23e:	780b      	ldrb	r3, [r1, #0]
 800c240:	702b      	strb	r3, [r5, #0]
 800c242:	3501      	adds	r5, #1
 800c244:	e7dd      	b.n	800c202 <_scanf_i+0x112>
 800c246:	23c0      	movs	r3, #192	@ 0xc0
 800c248:	005b      	lsls	r3, r3, #1
 800c24a:	0031      	movs	r1, r6
 800c24c:	58e3      	ldr	r3, [r4, r3]
 800c24e:	9804      	ldr	r0, [sp, #16]
 800c250:	4798      	blx	r3
 800c252:	2800      	cmp	r0, #0
 800c254:	d0dd      	beq.n	800c212 <_scanf_i+0x122>
 800c256:	6823      	ldr	r3, [r4, #0]
 800c258:	05db      	lsls	r3, r3, #23
 800c25a:	d50e      	bpl.n	800c27a <_scanf_i+0x18a>
 800c25c:	9b00      	ldr	r3, [sp, #0]
 800c25e:	429d      	cmp	r5, r3
 800c260:	d907      	bls.n	800c272 <_scanf_i+0x182>
 800c262:	23be      	movs	r3, #190	@ 0xbe
 800c264:	3d01      	subs	r5, #1
 800c266:	005b      	lsls	r3, r3, #1
 800c268:	0032      	movs	r2, r6
 800c26a:	7829      	ldrb	r1, [r5, #0]
 800c26c:	58e3      	ldr	r3, [r4, r3]
 800c26e:	9804      	ldr	r0, [sp, #16]
 800c270:	4798      	blx	r3
 800c272:	9b00      	ldr	r3, [sp, #0]
 800c274:	2001      	movs	r0, #1
 800c276:	429d      	cmp	r5, r3
 800c278:	d029      	beq.n	800c2ce <_scanf_i+0x1de>
 800c27a:	6821      	ldr	r1, [r4, #0]
 800c27c:	2310      	movs	r3, #16
 800c27e:	000a      	movs	r2, r1
 800c280:	401a      	ands	r2, r3
 800c282:	4219      	tst	r1, r3
 800c284:	d11c      	bne.n	800c2c0 <_scanf_i+0x1d0>
 800c286:	702a      	strb	r2, [r5, #0]
 800c288:	6863      	ldr	r3, [r4, #4]
 800c28a:	9900      	ldr	r1, [sp, #0]
 800c28c:	9804      	ldr	r0, [sp, #16]
 800c28e:	9e05      	ldr	r6, [sp, #20]
 800c290:	47b0      	blx	r6
 800c292:	9b01      	ldr	r3, [sp, #4]
 800c294:	6822      	ldr	r2, [r4, #0]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	0691      	lsls	r1, r2, #26
 800c29a:	d507      	bpl.n	800c2ac <_scanf_i+0x1bc>
 800c29c:	9901      	ldr	r1, [sp, #4]
 800c29e:	1d1a      	adds	r2, r3, #4
 800c2a0:	600a      	str	r2, [r1, #0]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	6018      	str	r0, [r3, #0]
 800c2a6:	e008      	b.n	800c2ba <_scanf_i+0x1ca>
 800c2a8:	2700      	movs	r7, #0
 800c2aa:	e7d4      	b.n	800c256 <_scanf_i+0x166>
 800c2ac:	1d19      	adds	r1, r3, #4
 800c2ae:	07d6      	lsls	r6, r2, #31
 800c2b0:	d50f      	bpl.n	800c2d2 <_scanf_i+0x1e2>
 800c2b2:	9a01      	ldr	r2, [sp, #4]
 800c2b4:	6011      	str	r1, [r2, #0]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	8018      	strh	r0, [r3, #0]
 800c2ba:	68e3      	ldr	r3, [r4, #12]
 800c2bc:	3301      	adds	r3, #1
 800c2be:	60e3      	str	r3, [r4, #12]
 800c2c0:	2000      	movs	r0, #0
 800c2c2:	9b00      	ldr	r3, [sp, #0]
 800c2c4:	1aed      	subs	r5, r5, r3
 800c2c6:	6923      	ldr	r3, [r4, #16]
 800c2c8:	19ed      	adds	r5, r5, r7
 800c2ca:	195b      	adds	r3, r3, r5
 800c2cc:	6123      	str	r3, [r4, #16]
 800c2ce:	b00b      	add	sp, #44	@ 0x2c
 800c2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2d2:	9a01      	ldr	r2, [sp, #4]
 800c2d4:	6011      	str	r1, [r2, #0]
 800c2d6:	e7e4      	b.n	800c2a2 <_scanf_i+0x1b2>
 800c2d8:	0800db18 	.word	0x0800db18
 800c2dc:	0800cf1d 	.word	0x0800cf1d
 800c2e0:	0800ce11 	.word	0x0800ce11
 800c2e4:	fffffaff 	.word	0xfffffaff
 800c2e8:	0800dd48 	.word	0x0800dd48
 800c2ec:	fffff6ff 	.word	0xfffff6ff

0800c2f0 <__sccl>:
 800c2f0:	b570      	push	{r4, r5, r6, lr}
 800c2f2:	780b      	ldrb	r3, [r1, #0]
 800c2f4:	0004      	movs	r4, r0
 800c2f6:	2b5e      	cmp	r3, #94	@ 0x5e
 800c2f8:	d019      	beq.n	800c32e <__sccl+0x3e>
 800c2fa:	1c4d      	adds	r5, r1, #1
 800c2fc:	2100      	movs	r1, #0
 800c2fe:	0022      	movs	r2, r4
 800c300:	1c60      	adds	r0, r4, #1
 800c302:	30ff      	adds	r0, #255	@ 0xff
 800c304:	7011      	strb	r1, [r2, #0]
 800c306:	3201      	adds	r2, #1
 800c308:	4282      	cmp	r2, r0
 800c30a:	d1fb      	bne.n	800c304 <__sccl+0x14>
 800c30c:	1e68      	subs	r0, r5, #1
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d026      	beq.n	800c360 <__sccl+0x70>
 800c312:	2601      	movs	r6, #1
 800c314:	404e      	eors	r6, r1
 800c316:	0028      	movs	r0, r5
 800c318:	54e6      	strb	r6, [r4, r3]
 800c31a:	7801      	ldrb	r1, [r0, #0]
 800c31c:	1c45      	adds	r5, r0, #1
 800c31e:	292d      	cmp	r1, #45	@ 0x2d
 800c320:	d009      	beq.n	800c336 <__sccl+0x46>
 800c322:	295d      	cmp	r1, #93	@ 0x5d
 800c324:	d01b      	beq.n	800c35e <__sccl+0x6e>
 800c326:	2900      	cmp	r1, #0
 800c328:	d01a      	beq.n	800c360 <__sccl+0x70>
 800c32a:	000b      	movs	r3, r1
 800c32c:	e7f3      	b.n	800c316 <__sccl+0x26>
 800c32e:	784b      	ldrb	r3, [r1, #1]
 800c330:	1c8d      	adds	r5, r1, #2
 800c332:	2101      	movs	r1, #1
 800c334:	e7e3      	b.n	800c2fe <__sccl+0xe>
 800c336:	7842      	ldrb	r2, [r0, #1]
 800c338:	2a5d      	cmp	r2, #93	@ 0x5d
 800c33a:	d0f6      	beq.n	800c32a <__sccl+0x3a>
 800c33c:	4293      	cmp	r3, r2
 800c33e:	dcf4      	bgt.n	800c32a <__sccl+0x3a>
 800c340:	0019      	movs	r1, r3
 800c342:	3002      	adds	r0, #2
 800c344:	3101      	adds	r1, #1
 800c346:	5466      	strb	r6, [r4, r1]
 800c348:	428a      	cmp	r2, r1
 800c34a:	dcfb      	bgt.n	800c344 <__sccl+0x54>
 800c34c:	1c59      	adds	r1, r3, #1
 800c34e:	4293      	cmp	r3, r2
 800c350:	db02      	blt.n	800c358 <__sccl+0x68>
 800c352:	2200      	movs	r2, #0
 800c354:	188b      	adds	r3, r1, r2
 800c356:	e7e0      	b.n	800c31a <__sccl+0x2a>
 800c358:	1ad2      	subs	r2, r2, r3
 800c35a:	3a01      	subs	r2, #1
 800c35c:	e7fa      	b.n	800c354 <__sccl+0x64>
 800c35e:	0028      	movs	r0, r5
 800c360:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c364 <__sflush_r>:
 800c364:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c366:	220c      	movs	r2, #12
 800c368:	5e8b      	ldrsh	r3, [r1, r2]
 800c36a:	0005      	movs	r5, r0
 800c36c:	000c      	movs	r4, r1
 800c36e:	071a      	lsls	r2, r3, #28
 800c370:	d456      	bmi.n	800c420 <__sflush_r+0xbc>
 800c372:	684a      	ldr	r2, [r1, #4]
 800c374:	2a00      	cmp	r2, #0
 800c376:	dc02      	bgt.n	800c37e <__sflush_r+0x1a>
 800c378:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c37a:	2a00      	cmp	r2, #0
 800c37c:	dd4e      	ble.n	800c41c <__sflush_r+0xb8>
 800c37e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c380:	2f00      	cmp	r7, #0
 800c382:	d04b      	beq.n	800c41c <__sflush_r+0xb8>
 800c384:	2200      	movs	r2, #0
 800c386:	2080      	movs	r0, #128	@ 0x80
 800c388:	682e      	ldr	r6, [r5, #0]
 800c38a:	602a      	str	r2, [r5, #0]
 800c38c:	001a      	movs	r2, r3
 800c38e:	0140      	lsls	r0, r0, #5
 800c390:	6a21      	ldr	r1, [r4, #32]
 800c392:	4002      	ands	r2, r0
 800c394:	4203      	tst	r3, r0
 800c396:	d033      	beq.n	800c400 <__sflush_r+0x9c>
 800c398:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c39a:	89a3      	ldrh	r3, [r4, #12]
 800c39c:	075b      	lsls	r3, r3, #29
 800c39e:	d506      	bpl.n	800c3ae <__sflush_r+0x4a>
 800c3a0:	6863      	ldr	r3, [r4, #4]
 800c3a2:	1ad2      	subs	r2, r2, r3
 800c3a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d001      	beq.n	800c3ae <__sflush_r+0x4a>
 800c3aa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c3ac:	1ad2      	subs	r2, r2, r3
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	0028      	movs	r0, r5
 800c3b2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c3b4:	6a21      	ldr	r1, [r4, #32]
 800c3b6:	47b8      	blx	r7
 800c3b8:	89a2      	ldrh	r2, [r4, #12]
 800c3ba:	1c43      	adds	r3, r0, #1
 800c3bc:	d106      	bne.n	800c3cc <__sflush_r+0x68>
 800c3be:	6829      	ldr	r1, [r5, #0]
 800c3c0:	291d      	cmp	r1, #29
 800c3c2:	d846      	bhi.n	800c452 <__sflush_r+0xee>
 800c3c4:	4b29      	ldr	r3, [pc, #164]	@ (800c46c <__sflush_r+0x108>)
 800c3c6:	40cb      	lsrs	r3, r1
 800c3c8:	07db      	lsls	r3, r3, #31
 800c3ca:	d542      	bpl.n	800c452 <__sflush_r+0xee>
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	6063      	str	r3, [r4, #4]
 800c3d0:	6923      	ldr	r3, [r4, #16]
 800c3d2:	6023      	str	r3, [r4, #0]
 800c3d4:	04d2      	lsls	r2, r2, #19
 800c3d6:	d505      	bpl.n	800c3e4 <__sflush_r+0x80>
 800c3d8:	1c43      	adds	r3, r0, #1
 800c3da:	d102      	bne.n	800c3e2 <__sflush_r+0x7e>
 800c3dc:	682b      	ldr	r3, [r5, #0]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d100      	bne.n	800c3e4 <__sflush_r+0x80>
 800c3e2:	6560      	str	r0, [r4, #84]	@ 0x54
 800c3e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c3e6:	602e      	str	r6, [r5, #0]
 800c3e8:	2900      	cmp	r1, #0
 800c3ea:	d017      	beq.n	800c41c <__sflush_r+0xb8>
 800c3ec:	0023      	movs	r3, r4
 800c3ee:	3344      	adds	r3, #68	@ 0x44
 800c3f0:	4299      	cmp	r1, r3
 800c3f2:	d002      	beq.n	800c3fa <__sflush_r+0x96>
 800c3f4:	0028      	movs	r0, r5
 800c3f6:	f7ff fa07 	bl	800b808 <_free_r>
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c3fe:	e00d      	b.n	800c41c <__sflush_r+0xb8>
 800c400:	2301      	movs	r3, #1
 800c402:	0028      	movs	r0, r5
 800c404:	47b8      	blx	r7
 800c406:	0002      	movs	r2, r0
 800c408:	1c43      	adds	r3, r0, #1
 800c40a:	d1c6      	bne.n	800c39a <__sflush_r+0x36>
 800c40c:	682b      	ldr	r3, [r5, #0]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d0c3      	beq.n	800c39a <__sflush_r+0x36>
 800c412:	2b1d      	cmp	r3, #29
 800c414:	d001      	beq.n	800c41a <__sflush_r+0xb6>
 800c416:	2b16      	cmp	r3, #22
 800c418:	d11a      	bne.n	800c450 <__sflush_r+0xec>
 800c41a:	602e      	str	r6, [r5, #0]
 800c41c:	2000      	movs	r0, #0
 800c41e:	e01e      	b.n	800c45e <__sflush_r+0xfa>
 800c420:	690e      	ldr	r6, [r1, #16]
 800c422:	2e00      	cmp	r6, #0
 800c424:	d0fa      	beq.n	800c41c <__sflush_r+0xb8>
 800c426:	680f      	ldr	r7, [r1, #0]
 800c428:	600e      	str	r6, [r1, #0]
 800c42a:	1bba      	subs	r2, r7, r6
 800c42c:	9201      	str	r2, [sp, #4]
 800c42e:	2200      	movs	r2, #0
 800c430:	079b      	lsls	r3, r3, #30
 800c432:	d100      	bne.n	800c436 <__sflush_r+0xd2>
 800c434:	694a      	ldr	r2, [r1, #20]
 800c436:	60a2      	str	r2, [r4, #8]
 800c438:	9b01      	ldr	r3, [sp, #4]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	ddee      	ble.n	800c41c <__sflush_r+0xb8>
 800c43e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c440:	0032      	movs	r2, r6
 800c442:	001f      	movs	r7, r3
 800c444:	0028      	movs	r0, r5
 800c446:	9b01      	ldr	r3, [sp, #4]
 800c448:	6a21      	ldr	r1, [r4, #32]
 800c44a:	47b8      	blx	r7
 800c44c:	2800      	cmp	r0, #0
 800c44e:	dc07      	bgt.n	800c460 <__sflush_r+0xfc>
 800c450:	89a2      	ldrh	r2, [r4, #12]
 800c452:	2340      	movs	r3, #64	@ 0x40
 800c454:	2001      	movs	r0, #1
 800c456:	4313      	orrs	r3, r2
 800c458:	b21b      	sxth	r3, r3
 800c45a:	81a3      	strh	r3, [r4, #12]
 800c45c:	4240      	negs	r0, r0
 800c45e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c460:	9b01      	ldr	r3, [sp, #4]
 800c462:	1836      	adds	r6, r6, r0
 800c464:	1a1b      	subs	r3, r3, r0
 800c466:	9301      	str	r3, [sp, #4]
 800c468:	e7e6      	b.n	800c438 <__sflush_r+0xd4>
 800c46a:	46c0      	nop			@ (mov r8, r8)
 800c46c:	20400001 	.word	0x20400001

0800c470 <_fflush_r>:
 800c470:	690b      	ldr	r3, [r1, #16]
 800c472:	b570      	push	{r4, r5, r6, lr}
 800c474:	0005      	movs	r5, r0
 800c476:	000c      	movs	r4, r1
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d102      	bne.n	800c482 <_fflush_r+0x12>
 800c47c:	2500      	movs	r5, #0
 800c47e:	0028      	movs	r0, r5
 800c480:	bd70      	pop	{r4, r5, r6, pc}
 800c482:	2800      	cmp	r0, #0
 800c484:	d004      	beq.n	800c490 <_fflush_r+0x20>
 800c486:	6a03      	ldr	r3, [r0, #32]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d101      	bne.n	800c490 <_fflush_r+0x20>
 800c48c:	f7fe fa76 	bl	800a97c <__sinit>
 800c490:	220c      	movs	r2, #12
 800c492:	5ea3      	ldrsh	r3, [r4, r2]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d0f1      	beq.n	800c47c <_fflush_r+0xc>
 800c498:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c49a:	07d2      	lsls	r2, r2, #31
 800c49c:	d404      	bmi.n	800c4a8 <_fflush_r+0x38>
 800c49e:	059b      	lsls	r3, r3, #22
 800c4a0:	d402      	bmi.n	800c4a8 <_fflush_r+0x38>
 800c4a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4a4:	f7fe fb0d 	bl	800aac2 <__retarget_lock_acquire_recursive>
 800c4a8:	0028      	movs	r0, r5
 800c4aa:	0021      	movs	r1, r4
 800c4ac:	f7ff ff5a 	bl	800c364 <__sflush_r>
 800c4b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4b2:	0005      	movs	r5, r0
 800c4b4:	07db      	lsls	r3, r3, #31
 800c4b6:	d4e2      	bmi.n	800c47e <_fflush_r+0xe>
 800c4b8:	89a3      	ldrh	r3, [r4, #12]
 800c4ba:	059b      	lsls	r3, r3, #22
 800c4bc:	d4df      	bmi.n	800c47e <_fflush_r+0xe>
 800c4be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4c0:	f7fe fb00 	bl	800aac4 <__retarget_lock_release_recursive>
 800c4c4:	e7db      	b.n	800c47e <_fflush_r+0xe>
	...

0800c4c8 <__malloc_lock>:
 800c4c8:	b510      	push	{r4, lr}
 800c4ca:	4802      	ldr	r0, [pc, #8]	@ (800c4d4 <__malloc_lock+0xc>)
 800c4cc:	f7fe faf9 	bl	800aac2 <__retarget_lock_acquire_recursive>
 800c4d0:	bd10      	pop	{r4, pc}
 800c4d2:	46c0      	nop			@ (mov r8, r8)
 800c4d4:	20000910 	.word	0x20000910

0800c4d8 <__malloc_unlock>:
 800c4d8:	b510      	push	{r4, lr}
 800c4da:	4802      	ldr	r0, [pc, #8]	@ (800c4e4 <__malloc_unlock+0xc>)
 800c4dc:	f7fe faf2 	bl	800aac4 <__retarget_lock_release_recursive>
 800c4e0:	bd10      	pop	{r4, pc}
 800c4e2:	46c0      	nop			@ (mov r8, r8)
 800c4e4:	20000910 	.word	0x20000910

0800c4e8 <_Balloc>:
 800c4e8:	b570      	push	{r4, r5, r6, lr}
 800c4ea:	69c5      	ldr	r5, [r0, #28]
 800c4ec:	0006      	movs	r6, r0
 800c4ee:	000c      	movs	r4, r1
 800c4f0:	2d00      	cmp	r5, #0
 800c4f2:	d10e      	bne.n	800c512 <_Balloc+0x2a>
 800c4f4:	2010      	movs	r0, #16
 800c4f6:	f7ff fcef 	bl	800bed8 <malloc>
 800c4fa:	1e02      	subs	r2, r0, #0
 800c4fc:	61f0      	str	r0, [r6, #28]
 800c4fe:	d104      	bne.n	800c50a <_Balloc+0x22>
 800c500:	216b      	movs	r1, #107	@ 0x6b
 800c502:	4b19      	ldr	r3, [pc, #100]	@ (800c568 <_Balloc+0x80>)
 800c504:	4819      	ldr	r0, [pc, #100]	@ (800c56c <_Balloc+0x84>)
 800c506:	f000 fd31 	bl	800cf6c <__assert_func>
 800c50a:	6045      	str	r5, [r0, #4]
 800c50c:	6085      	str	r5, [r0, #8]
 800c50e:	6005      	str	r5, [r0, #0]
 800c510:	60c5      	str	r5, [r0, #12]
 800c512:	69f5      	ldr	r5, [r6, #28]
 800c514:	68eb      	ldr	r3, [r5, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d013      	beq.n	800c542 <_Balloc+0x5a>
 800c51a:	69f3      	ldr	r3, [r6, #28]
 800c51c:	00a2      	lsls	r2, r4, #2
 800c51e:	68db      	ldr	r3, [r3, #12]
 800c520:	189b      	adds	r3, r3, r2
 800c522:	6818      	ldr	r0, [r3, #0]
 800c524:	2800      	cmp	r0, #0
 800c526:	d118      	bne.n	800c55a <_Balloc+0x72>
 800c528:	2101      	movs	r1, #1
 800c52a:	000d      	movs	r5, r1
 800c52c:	40a5      	lsls	r5, r4
 800c52e:	1d6a      	adds	r2, r5, #5
 800c530:	0030      	movs	r0, r6
 800c532:	0092      	lsls	r2, r2, #2
 800c534:	f000 fd38 	bl	800cfa8 <_calloc_r>
 800c538:	2800      	cmp	r0, #0
 800c53a:	d00c      	beq.n	800c556 <_Balloc+0x6e>
 800c53c:	6044      	str	r4, [r0, #4]
 800c53e:	6085      	str	r5, [r0, #8]
 800c540:	e00d      	b.n	800c55e <_Balloc+0x76>
 800c542:	2221      	movs	r2, #33	@ 0x21
 800c544:	2104      	movs	r1, #4
 800c546:	0030      	movs	r0, r6
 800c548:	f000 fd2e 	bl	800cfa8 <_calloc_r>
 800c54c:	69f3      	ldr	r3, [r6, #28]
 800c54e:	60e8      	str	r0, [r5, #12]
 800c550:	68db      	ldr	r3, [r3, #12]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1e1      	bne.n	800c51a <_Balloc+0x32>
 800c556:	2000      	movs	r0, #0
 800c558:	bd70      	pop	{r4, r5, r6, pc}
 800c55a:	6802      	ldr	r2, [r0, #0]
 800c55c:	601a      	str	r2, [r3, #0]
 800c55e:	2300      	movs	r3, #0
 800c560:	6103      	str	r3, [r0, #16]
 800c562:	60c3      	str	r3, [r0, #12]
 800c564:	e7f8      	b.n	800c558 <_Balloc+0x70>
 800c566:	46c0      	nop			@ (mov r8, r8)
 800c568:	0800dca7 	.word	0x0800dca7
 800c56c:	0800dd53 	.word	0x0800dd53

0800c570 <_Bfree>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	69c6      	ldr	r6, [r0, #28]
 800c574:	0005      	movs	r5, r0
 800c576:	000c      	movs	r4, r1
 800c578:	2e00      	cmp	r6, #0
 800c57a:	d10e      	bne.n	800c59a <_Bfree+0x2a>
 800c57c:	2010      	movs	r0, #16
 800c57e:	f7ff fcab 	bl	800bed8 <malloc>
 800c582:	1e02      	subs	r2, r0, #0
 800c584:	61e8      	str	r0, [r5, #28]
 800c586:	d104      	bne.n	800c592 <_Bfree+0x22>
 800c588:	218f      	movs	r1, #143	@ 0x8f
 800c58a:	4b09      	ldr	r3, [pc, #36]	@ (800c5b0 <_Bfree+0x40>)
 800c58c:	4809      	ldr	r0, [pc, #36]	@ (800c5b4 <_Bfree+0x44>)
 800c58e:	f000 fced 	bl	800cf6c <__assert_func>
 800c592:	6046      	str	r6, [r0, #4]
 800c594:	6086      	str	r6, [r0, #8]
 800c596:	6006      	str	r6, [r0, #0]
 800c598:	60c6      	str	r6, [r0, #12]
 800c59a:	2c00      	cmp	r4, #0
 800c59c:	d007      	beq.n	800c5ae <_Bfree+0x3e>
 800c59e:	69eb      	ldr	r3, [r5, #28]
 800c5a0:	6862      	ldr	r2, [r4, #4]
 800c5a2:	68db      	ldr	r3, [r3, #12]
 800c5a4:	0092      	lsls	r2, r2, #2
 800c5a6:	189b      	adds	r3, r3, r2
 800c5a8:	681a      	ldr	r2, [r3, #0]
 800c5aa:	6022      	str	r2, [r4, #0]
 800c5ac:	601c      	str	r4, [r3, #0]
 800c5ae:	bd70      	pop	{r4, r5, r6, pc}
 800c5b0:	0800dca7 	.word	0x0800dca7
 800c5b4:	0800dd53 	.word	0x0800dd53

0800c5b8 <__multadd>:
 800c5b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5ba:	000f      	movs	r7, r1
 800c5bc:	9001      	str	r0, [sp, #4]
 800c5be:	000c      	movs	r4, r1
 800c5c0:	001e      	movs	r6, r3
 800c5c2:	2000      	movs	r0, #0
 800c5c4:	690d      	ldr	r5, [r1, #16]
 800c5c6:	3714      	adds	r7, #20
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	3001      	adds	r0, #1
 800c5cc:	b299      	uxth	r1, r3
 800c5ce:	4351      	muls	r1, r2
 800c5d0:	0c1b      	lsrs	r3, r3, #16
 800c5d2:	4353      	muls	r3, r2
 800c5d4:	1989      	adds	r1, r1, r6
 800c5d6:	0c0e      	lsrs	r6, r1, #16
 800c5d8:	199b      	adds	r3, r3, r6
 800c5da:	0c1e      	lsrs	r6, r3, #16
 800c5dc:	b289      	uxth	r1, r1
 800c5de:	041b      	lsls	r3, r3, #16
 800c5e0:	185b      	adds	r3, r3, r1
 800c5e2:	c708      	stmia	r7!, {r3}
 800c5e4:	4285      	cmp	r5, r0
 800c5e6:	dcef      	bgt.n	800c5c8 <__multadd+0x10>
 800c5e8:	2e00      	cmp	r6, #0
 800c5ea:	d022      	beq.n	800c632 <__multadd+0x7a>
 800c5ec:	68a3      	ldr	r3, [r4, #8]
 800c5ee:	42ab      	cmp	r3, r5
 800c5f0:	dc19      	bgt.n	800c626 <__multadd+0x6e>
 800c5f2:	6861      	ldr	r1, [r4, #4]
 800c5f4:	9801      	ldr	r0, [sp, #4]
 800c5f6:	3101      	adds	r1, #1
 800c5f8:	f7ff ff76 	bl	800c4e8 <_Balloc>
 800c5fc:	1e07      	subs	r7, r0, #0
 800c5fe:	d105      	bne.n	800c60c <__multadd+0x54>
 800c600:	003a      	movs	r2, r7
 800c602:	21ba      	movs	r1, #186	@ 0xba
 800c604:	4b0c      	ldr	r3, [pc, #48]	@ (800c638 <__multadd+0x80>)
 800c606:	480d      	ldr	r0, [pc, #52]	@ (800c63c <__multadd+0x84>)
 800c608:	f000 fcb0 	bl	800cf6c <__assert_func>
 800c60c:	0021      	movs	r1, r4
 800c60e:	6922      	ldr	r2, [r4, #16]
 800c610:	310c      	adds	r1, #12
 800c612:	3202      	adds	r2, #2
 800c614:	0092      	lsls	r2, r2, #2
 800c616:	300c      	adds	r0, #12
 800c618:	f7fe fa77 	bl	800ab0a <memcpy>
 800c61c:	0021      	movs	r1, r4
 800c61e:	9801      	ldr	r0, [sp, #4]
 800c620:	f7ff ffa6 	bl	800c570 <_Bfree>
 800c624:	003c      	movs	r4, r7
 800c626:	1d2b      	adds	r3, r5, #4
 800c628:	009b      	lsls	r3, r3, #2
 800c62a:	18e3      	adds	r3, r4, r3
 800c62c:	3501      	adds	r5, #1
 800c62e:	605e      	str	r6, [r3, #4]
 800c630:	6125      	str	r5, [r4, #16]
 800c632:	0020      	movs	r0, r4
 800c634:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c636:	46c0      	nop			@ (mov r8, r8)
 800c638:	0800dd16 	.word	0x0800dd16
 800c63c:	0800dd53 	.word	0x0800dd53

0800c640 <__hi0bits>:
 800c640:	2280      	movs	r2, #128	@ 0x80
 800c642:	0003      	movs	r3, r0
 800c644:	0252      	lsls	r2, r2, #9
 800c646:	2000      	movs	r0, #0
 800c648:	4293      	cmp	r3, r2
 800c64a:	d201      	bcs.n	800c650 <__hi0bits+0x10>
 800c64c:	041b      	lsls	r3, r3, #16
 800c64e:	3010      	adds	r0, #16
 800c650:	2280      	movs	r2, #128	@ 0x80
 800c652:	0452      	lsls	r2, r2, #17
 800c654:	4293      	cmp	r3, r2
 800c656:	d201      	bcs.n	800c65c <__hi0bits+0x1c>
 800c658:	3008      	adds	r0, #8
 800c65a:	021b      	lsls	r3, r3, #8
 800c65c:	2280      	movs	r2, #128	@ 0x80
 800c65e:	0552      	lsls	r2, r2, #21
 800c660:	4293      	cmp	r3, r2
 800c662:	d201      	bcs.n	800c668 <__hi0bits+0x28>
 800c664:	3004      	adds	r0, #4
 800c666:	011b      	lsls	r3, r3, #4
 800c668:	2280      	movs	r2, #128	@ 0x80
 800c66a:	05d2      	lsls	r2, r2, #23
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d201      	bcs.n	800c674 <__hi0bits+0x34>
 800c670:	3002      	adds	r0, #2
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	2b00      	cmp	r3, #0
 800c676:	db03      	blt.n	800c680 <__hi0bits+0x40>
 800c678:	3001      	adds	r0, #1
 800c67a:	4213      	tst	r3, r2
 800c67c:	d100      	bne.n	800c680 <__hi0bits+0x40>
 800c67e:	2020      	movs	r0, #32
 800c680:	4770      	bx	lr

0800c682 <__lo0bits>:
 800c682:	6803      	ldr	r3, [r0, #0]
 800c684:	0001      	movs	r1, r0
 800c686:	2207      	movs	r2, #7
 800c688:	0018      	movs	r0, r3
 800c68a:	4010      	ands	r0, r2
 800c68c:	4213      	tst	r3, r2
 800c68e:	d00d      	beq.n	800c6ac <__lo0bits+0x2a>
 800c690:	3a06      	subs	r2, #6
 800c692:	2000      	movs	r0, #0
 800c694:	4213      	tst	r3, r2
 800c696:	d105      	bne.n	800c6a4 <__lo0bits+0x22>
 800c698:	3002      	adds	r0, #2
 800c69a:	4203      	tst	r3, r0
 800c69c:	d003      	beq.n	800c6a6 <__lo0bits+0x24>
 800c69e:	40d3      	lsrs	r3, r2
 800c6a0:	0010      	movs	r0, r2
 800c6a2:	600b      	str	r3, [r1, #0]
 800c6a4:	4770      	bx	lr
 800c6a6:	089b      	lsrs	r3, r3, #2
 800c6a8:	600b      	str	r3, [r1, #0]
 800c6aa:	e7fb      	b.n	800c6a4 <__lo0bits+0x22>
 800c6ac:	b29a      	uxth	r2, r3
 800c6ae:	2a00      	cmp	r2, #0
 800c6b0:	d101      	bne.n	800c6b6 <__lo0bits+0x34>
 800c6b2:	2010      	movs	r0, #16
 800c6b4:	0c1b      	lsrs	r3, r3, #16
 800c6b6:	b2da      	uxtb	r2, r3
 800c6b8:	2a00      	cmp	r2, #0
 800c6ba:	d101      	bne.n	800c6c0 <__lo0bits+0x3e>
 800c6bc:	3008      	adds	r0, #8
 800c6be:	0a1b      	lsrs	r3, r3, #8
 800c6c0:	071a      	lsls	r2, r3, #28
 800c6c2:	d101      	bne.n	800c6c8 <__lo0bits+0x46>
 800c6c4:	3004      	adds	r0, #4
 800c6c6:	091b      	lsrs	r3, r3, #4
 800c6c8:	079a      	lsls	r2, r3, #30
 800c6ca:	d101      	bne.n	800c6d0 <__lo0bits+0x4e>
 800c6cc:	3002      	adds	r0, #2
 800c6ce:	089b      	lsrs	r3, r3, #2
 800c6d0:	07da      	lsls	r2, r3, #31
 800c6d2:	d4e9      	bmi.n	800c6a8 <__lo0bits+0x26>
 800c6d4:	3001      	adds	r0, #1
 800c6d6:	085b      	lsrs	r3, r3, #1
 800c6d8:	d1e6      	bne.n	800c6a8 <__lo0bits+0x26>
 800c6da:	2020      	movs	r0, #32
 800c6dc:	e7e2      	b.n	800c6a4 <__lo0bits+0x22>
	...

0800c6e0 <__i2b>:
 800c6e0:	b510      	push	{r4, lr}
 800c6e2:	000c      	movs	r4, r1
 800c6e4:	2101      	movs	r1, #1
 800c6e6:	f7ff feff 	bl	800c4e8 <_Balloc>
 800c6ea:	2800      	cmp	r0, #0
 800c6ec:	d107      	bne.n	800c6fe <__i2b+0x1e>
 800c6ee:	2146      	movs	r1, #70	@ 0x46
 800c6f0:	4c05      	ldr	r4, [pc, #20]	@ (800c708 <__i2b+0x28>)
 800c6f2:	0002      	movs	r2, r0
 800c6f4:	4b05      	ldr	r3, [pc, #20]	@ (800c70c <__i2b+0x2c>)
 800c6f6:	0020      	movs	r0, r4
 800c6f8:	31ff      	adds	r1, #255	@ 0xff
 800c6fa:	f000 fc37 	bl	800cf6c <__assert_func>
 800c6fe:	2301      	movs	r3, #1
 800c700:	6144      	str	r4, [r0, #20]
 800c702:	6103      	str	r3, [r0, #16]
 800c704:	bd10      	pop	{r4, pc}
 800c706:	46c0      	nop			@ (mov r8, r8)
 800c708:	0800dd53 	.word	0x0800dd53
 800c70c:	0800dd16 	.word	0x0800dd16

0800c710 <__multiply>:
 800c710:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c712:	0014      	movs	r4, r2
 800c714:	690a      	ldr	r2, [r1, #16]
 800c716:	6923      	ldr	r3, [r4, #16]
 800c718:	000d      	movs	r5, r1
 800c71a:	b089      	sub	sp, #36	@ 0x24
 800c71c:	429a      	cmp	r2, r3
 800c71e:	db02      	blt.n	800c726 <__multiply+0x16>
 800c720:	0023      	movs	r3, r4
 800c722:	000c      	movs	r4, r1
 800c724:	001d      	movs	r5, r3
 800c726:	6927      	ldr	r7, [r4, #16]
 800c728:	692e      	ldr	r6, [r5, #16]
 800c72a:	6861      	ldr	r1, [r4, #4]
 800c72c:	19bb      	adds	r3, r7, r6
 800c72e:	9300      	str	r3, [sp, #0]
 800c730:	68a3      	ldr	r3, [r4, #8]
 800c732:	19ba      	adds	r2, r7, r6
 800c734:	4293      	cmp	r3, r2
 800c736:	da00      	bge.n	800c73a <__multiply+0x2a>
 800c738:	3101      	adds	r1, #1
 800c73a:	f7ff fed5 	bl	800c4e8 <_Balloc>
 800c73e:	4684      	mov	ip, r0
 800c740:	2800      	cmp	r0, #0
 800c742:	d106      	bne.n	800c752 <__multiply+0x42>
 800c744:	21b1      	movs	r1, #177	@ 0xb1
 800c746:	4662      	mov	r2, ip
 800c748:	4b44      	ldr	r3, [pc, #272]	@ (800c85c <__multiply+0x14c>)
 800c74a:	4845      	ldr	r0, [pc, #276]	@ (800c860 <__multiply+0x150>)
 800c74c:	0049      	lsls	r1, r1, #1
 800c74e:	f000 fc0d 	bl	800cf6c <__assert_func>
 800c752:	0002      	movs	r2, r0
 800c754:	19bb      	adds	r3, r7, r6
 800c756:	3214      	adds	r2, #20
 800c758:	009b      	lsls	r3, r3, #2
 800c75a:	18d3      	adds	r3, r2, r3
 800c75c:	9301      	str	r3, [sp, #4]
 800c75e:	2100      	movs	r1, #0
 800c760:	0013      	movs	r3, r2
 800c762:	9801      	ldr	r0, [sp, #4]
 800c764:	4283      	cmp	r3, r0
 800c766:	d328      	bcc.n	800c7ba <__multiply+0xaa>
 800c768:	0023      	movs	r3, r4
 800c76a:	00bf      	lsls	r7, r7, #2
 800c76c:	3314      	adds	r3, #20
 800c76e:	9304      	str	r3, [sp, #16]
 800c770:	3514      	adds	r5, #20
 800c772:	19db      	adds	r3, r3, r7
 800c774:	00b6      	lsls	r6, r6, #2
 800c776:	9302      	str	r3, [sp, #8]
 800c778:	19ab      	adds	r3, r5, r6
 800c77a:	9307      	str	r3, [sp, #28]
 800c77c:	2304      	movs	r3, #4
 800c77e:	9305      	str	r3, [sp, #20]
 800c780:	0023      	movs	r3, r4
 800c782:	9902      	ldr	r1, [sp, #8]
 800c784:	3315      	adds	r3, #21
 800c786:	4299      	cmp	r1, r3
 800c788:	d305      	bcc.n	800c796 <__multiply+0x86>
 800c78a:	1b0c      	subs	r4, r1, r4
 800c78c:	3c15      	subs	r4, #21
 800c78e:	08a4      	lsrs	r4, r4, #2
 800c790:	3401      	adds	r4, #1
 800c792:	00a3      	lsls	r3, r4, #2
 800c794:	9305      	str	r3, [sp, #20]
 800c796:	9b07      	ldr	r3, [sp, #28]
 800c798:	429d      	cmp	r5, r3
 800c79a:	d310      	bcc.n	800c7be <__multiply+0xae>
 800c79c:	9b00      	ldr	r3, [sp, #0]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	dd05      	ble.n	800c7ae <__multiply+0x9e>
 800c7a2:	9b01      	ldr	r3, [sp, #4]
 800c7a4:	3b04      	subs	r3, #4
 800c7a6:	9301      	str	r3, [sp, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d052      	beq.n	800c854 <__multiply+0x144>
 800c7ae:	4663      	mov	r3, ip
 800c7b0:	4660      	mov	r0, ip
 800c7b2:	9a00      	ldr	r2, [sp, #0]
 800c7b4:	611a      	str	r2, [r3, #16]
 800c7b6:	b009      	add	sp, #36	@ 0x24
 800c7b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ba:	c302      	stmia	r3!, {r1}
 800c7bc:	e7d1      	b.n	800c762 <__multiply+0x52>
 800c7be:	682c      	ldr	r4, [r5, #0]
 800c7c0:	b2a4      	uxth	r4, r4
 800c7c2:	2c00      	cmp	r4, #0
 800c7c4:	d01f      	beq.n	800c806 <__multiply+0xf6>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	0017      	movs	r7, r2
 800c7ca:	9e04      	ldr	r6, [sp, #16]
 800c7cc:	9303      	str	r3, [sp, #12]
 800c7ce:	ce08      	ldmia	r6!, {r3}
 800c7d0:	6839      	ldr	r1, [r7, #0]
 800c7d2:	9306      	str	r3, [sp, #24]
 800c7d4:	466b      	mov	r3, sp
 800c7d6:	8b1b      	ldrh	r3, [r3, #24]
 800c7d8:	b288      	uxth	r0, r1
 800c7da:	4363      	muls	r3, r4
 800c7dc:	181b      	adds	r3, r3, r0
 800c7de:	9803      	ldr	r0, [sp, #12]
 800c7e0:	0c09      	lsrs	r1, r1, #16
 800c7e2:	181b      	adds	r3, r3, r0
 800c7e4:	9806      	ldr	r0, [sp, #24]
 800c7e6:	0c00      	lsrs	r0, r0, #16
 800c7e8:	4360      	muls	r0, r4
 800c7ea:	1840      	adds	r0, r0, r1
 800c7ec:	0c19      	lsrs	r1, r3, #16
 800c7ee:	1841      	adds	r1, r0, r1
 800c7f0:	0c08      	lsrs	r0, r1, #16
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	0409      	lsls	r1, r1, #16
 800c7f6:	4319      	orrs	r1, r3
 800c7f8:	9b02      	ldr	r3, [sp, #8]
 800c7fa:	9003      	str	r0, [sp, #12]
 800c7fc:	c702      	stmia	r7!, {r1}
 800c7fe:	42b3      	cmp	r3, r6
 800c800:	d8e5      	bhi.n	800c7ce <__multiply+0xbe>
 800c802:	9b05      	ldr	r3, [sp, #20]
 800c804:	50d0      	str	r0, [r2, r3]
 800c806:	682c      	ldr	r4, [r5, #0]
 800c808:	0c24      	lsrs	r4, r4, #16
 800c80a:	d020      	beq.n	800c84e <__multiply+0x13e>
 800c80c:	2100      	movs	r1, #0
 800c80e:	0010      	movs	r0, r2
 800c810:	6813      	ldr	r3, [r2, #0]
 800c812:	9e04      	ldr	r6, [sp, #16]
 800c814:	9103      	str	r1, [sp, #12]
 800c816:	6831      	ldr	r1, [r6, #0]
 800c818:	6807      	ldr	r7, [r0, #0]
 800c81a:	b289      	uxth	r1, r1
 800c81c:	4361      	muls	r1, r4
 800c81e:	0c3f      	lsrs	r7, r7, #16
 800c820:	19c9      	adds	r1, r1, r7
 800c822:	9f03      	ldr	r7, [sp, #12]
 800c824:	b29b      	uxth	r3, r3
 800c826:	19c9      	adds	r1, r1, r7
 800c828:	040f      	lsls	r7, r1, #16
 800c82a:	431f      	orrs	r7, r3
 800c82c:	6007      	str	r7, [r0, #0]
 800c82e:	ce80      	ldmia	r6!, {r7}
 800c830:	6843      	ldr	r3, [r0, #4]
 800c832:	0c3f      	lsrs	r7, r7, #16
 800c834:	4367      	muls	r7, r4
 800c836:	b29b      	uxth	r3, r3
 800c838:	0c09      	lsrs	r1, r1, #16
 800c83a:	18fb      	adds	r3, r7, r3
 800c83c:	185b      	adds	r3, r3, r1
 800c83e:	0c19      	lsrs	r1, r3, #16
 800c840:	9103      	str	r1, [sp, #12]
 800c842:	9902      	ldr	r1, [sp, #8]
 800c844:	3004      	adds	r0, #4
 800c846:	42b1      	cmp	r1, r6
 800c848:	d8e5      	bhi.n	800c816 <__multiply+0x106>
 800c84a:	9905      	ldr	r1, [sp, #20]
 800c84c:	5053      	str	r3, [r2, r1]
 800c84e:	3504      	adds	r5, #4
 800c850:	3204      	adds	r2, #4
 800c852:	e7a0      	b.n	800c796 <__multiply+0x86>
 800c854:	9b00      	ldr	r3, [sp, #0]
 800c856:	3b01      	subs	r3, #1
 800c858:	9300      	str	r3, [sp, #0]
 800c85a:	e79f      	b.n	800c79c <__multiply+0x8c>
 800c85c:	0800dd16 	.word	0x0800dd16
 800c860:	0800dd53 	.word	0x0800dd53

0800c864 <__pow5mult>:
 800c864:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c866:	2303      	movs	r3, #3
 800c868:	0015      	movs	r5, r2
 800c86a:	0007      	movs	r7, r0
 800c86c:	000e      	movs	r6, r1
 800c86e:	401a      	ands	r2, r3
 800c870:	421d      	tst	r5, r3
 800c872:	d008      	beq.n	800c886 <__pow5mult+0x22>
 800c874:	4925      	ldr	r1, [pc, #148]	@ (800c90c <__pow5mult+0xa8>)
 800c876:	3a01      	subs	r2, #1
 800c878:	0092      	lsls	r2, r2, #2
 800c87a:	5852      	ldr	r2, [r2, r1]
 800c87c:	2300      	movs	r3, #0
 800c87e:	0031      	movs	r1, r6
 800c880:	f7ff fe9a 	bl	800c5b8 <__multadd>
 800c884:	0006      	movs	r6, r0
 800c886:	10ad      	asrs	r5, r5, #2
 800c888:	d03d      	beq.n	800c906 <__pow5mult+0xa2>
 800c88a:	69fc      	ldr	r4, [r7, #28]
 800c88c:	2c00      	cmp	r4, #0
 800c88e:	d10f      	bne.n	800c8b0 <__pow5mult+0x4c>
 800c890:	2010      	movs	r0, #16
 800c892:	f7ff fb21 	bl	800bed8 <malloc>
 800c896:	1e02      	subs	r2, r0, #0
 800c898:	61f8      	str	r0, [r7, #28]
 800c89a:	d105      	bne.n	800c8a8 <__pow5mult+0x44>
 800c89c:	21b4      	movs	r1, #180	@ 0xb4
 800c89e:	4b1c      	ldr	r3, [pc, #112]	@ (800c910 <__pow5mult+0xac>)
 800c8a0:	481c      	ldr	r0, [pc, #112]	@ (800c914 <__pow5mult+0xb0>)
 800c8a2:	31ff      	adds	r1, #255	@ 0xff
 800c8a4:	f000 fb62 	bl	800cf6c <__assert_func>
 800c8a8:	6044      	str	r4, [r0, #4]
 800c8aa:	6084      	str	r4, [r0, #8]
 800c8ac:	6004      	str	r4, [r0, #0]
 800c8ae:	60c4      	str	r4, [r0, #12]
 800c8b0:	69fb      	ldr	r3, [r7, #28]
 800c8b2:	689c      	ldr	r4, [r3, #8]
 800c8b4:	9301      	str	r3, [sp, #4]
 800c8b6:	2c00      	cmp	r4, #0
 800c8b8:	d108      	bne.n	800c8cc <__pow5mult+0x68>
 800c8ba:	0038      	movs	r0, r7
 800c8bc:	4916      	ldr	r1, [pc, #88]	@ (800c918 <__pow5mult+0xb4>)
 800c8be:	f7ff ff0f 	bl	800c6e0 <__i2b>
 800c8c2:	9b01      	ldr	r3, [sp, #4]
 800c8c4:	0004      	movs	r4, r0
 800c8c6:	6098      	str	r0, [r3, #8]
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	6003      	str	r3, [r0, #0]
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	421d      	tst	r5, r3
 800c8d0:	d00a      	beq.n	800c8e8 <__pow5mult+0x84>
 800c8d2:	0031      	movs	r1, r6
 800c8d4:	0022      	movs	r2, r4
 800c8d6:	0038      	movs	r0, r7
 800c8d8:	f7ff ff1a 	bl	800c710 <__multiply>
 800c8dc:	0031      	movs	r1, r6
 800c8de:	9001      	str	r0, [sp, #4]
 800c8e0:	0038      	movs	r0, r7
 800c8e2:	f7ff fe45 	bl	800c570 <_Bfree>
 800c8e6:	9e01      	ldr	r6, [sp, #4]
 800c8e8:	106d      	asrs	r5, r5, #1
 800c8ea:	d00c      	beq.n	800c906 <__pow5mult+0xa2>
 800c8ec:	6820      	ldr	r0, [r4, #0]
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d107      	bne.n	800c902 <__pow5mult+0x9e>
 800c8f2:	0022      	movs	r2, r4
 800c8f4:	0021      	movs	r1, r4
 800c8f6:	0038      	movs	r0, r7
 800c8f8:	f7ff ff0a 	bl	800c710 <__multiply>
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	6020      	str	r0, [r4, #0]
 800c900:	6003      	str	r3, [r0, #0]
 800c902:	0004      	movs	r4, r0
 800c904:	e7e2      	b.n	800c8cc <__pow5mult+0x68>
 800c906:	0030      	movs	r0, r6
 800c908:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c90a:	46c0      	nop			@ (mov r8, r8)
 800c90c:	0800ddf4 	.word	0x0800ddf4
 800c910:	0800dca7 	.word	0x0800dca7
 800c914:	0800dd53 	.word	0x0800dd53
 800c918:	00000271 	.word	0x00000271

0800c91c <__lshift>:
 800c91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c91e:	000c      	movs	r4, r1
 800c920:	0016      	movs	r6, r2
 800c922:	6923      	ldr	r3, [r4, #16]
 800c924:	1157      	asrs	r7, r2, #5
 800c926:	b085      	sub	sp, #20
 800c928:	18fb      	adds	r3, r7, r3
 800c92a:	9301      	str	r3, [sp, #4]
 800c92c:	3301      	adds	r3, #1
 800c92e:	9300      	str	r3, [sp, #0]
 800c930:	6849      	ldr	r1, [r1, #4]
 800c932:	68a3      	ldr	r3, [r4, #8]
 800c934:	9002      	str	r0, [sp, #8]
 800c936:	9a00      	ldr	r2, [sp, #0]
 800c938:	4293      	cmp	r3, r2
 800c93a:	db10      	blt.n	800c95e <__lshift+0x42>
 800c93c:	9802      	ldr	r0, [sp, #8]
 800c93e:	f7ff fdd3 	bl	800c4e8 <_Balloc>
 800c942:	2300      	movs	r3, #0
 800c944:	0001      	movs	r1, r0
 800c946:	0005      	movs	r5, r0
 800c948:	001a      	movs	r2, r3
 800c94a:	3114      	adds	r1, #20
 800c94c:	4298      	cmp	r0, r3
 800c94e:	d10c      	bne.n	800c96a <__lshift+0x4e>
 800c950:	21ef      	movs	r1, #239	@ 0xef
 800c952:	002a      	movs	r2, r5
 800c954:	4b25      	ldr	r3, [pc, #148]	@ (800c9ec <__lshift+0xd0>)
 800c956:	4826      	ldr	r0, [pc, #152]	@ (800c9f0 <__lshift+0xd4>)
 800c958:	0049      	lsls	r1, r1, #1
 800c95a:	f000 fb07 	bl	800cf6c <__assert_func>
 800c95e:	3101      	adds	r1, #1
 800c960:	005b      	lsls	r3, r3, #1
 800c962:	e7e8      	b.n	800c936 <__lshift+0x1a>
 800c964:	0098      	lsls	r0, r3, #2
 800c966:	500a      	str	r2, [r1, r0]
 800c968:	3301      	adds	r3, #1
 800c96a:	42bb      	cmp	r3, r7
 800c96c:	dbfa      	blt.n	800c964 <__lshift+0x48>
 800c96e:	43fb      	mvns	r3, r7
 800c970:	17db      	asrs	r3, r3, #31
 800c972:	401f      	ands	r7, r3
 800c974:	00bf      	lsls	r7, r7, #2
 800c976:	0023      	movs	r3, r4
 800c978:	201f      	movs	r0, #31
 800c97a:	19c9      	adds	r1, r1, r7
 800c97c:	0037      	movs	r7, r6
 800c97e:	6922      	ldr	r2, [r4, #16]
 800c980:	3314      	adds	r3, #20
 800c982:	0092      	lsls	r2, r2, #2
 800c984:	189a      	adds	r2, r3, r2
 800c986:	4007      	ands	r7, r0
 800c988:	4206      	tst	r6, r0
 800c98a:	d029      	beq.n	800c9e0 <__lshift+0xc4>
 800c98c:	3001      	adds	r0, #1
 800c98e:	1bc0      	subs	r0, r0, r7
 800c990:	9003      	str	r0, [sp, #12]
 800c992:	468c      	mov	ip, r1
 800c994:	2000      	movs	r0, #0
 800c996:	681e      	ldr	r6, [r3, #0]
 800c998:	40be      	lsls	r6, r7
 800c99a:	4306      	orrs	r6, r0
 800c99c:	4660      	mov	r0, ip
 800c99e:	c040      	stmia	r0!, {r6}
 800c9a0:	4684      	mov	ip, r0
 800c9a2:	9e03      	ldr	r6, [sp, #12]
 800c9a4:	cb01      	ldmia	r3!, {r0}
 800c9a6:	40f0      	lsrs	r0, r6
 800c9a8:	429a      	cmp	r2, r3
 800c9aa:	d8f4      	bhi.n	800c996 <__lshift+0x7a>
 800c9ac:	0026      	movs	r6, r4
 800c9ae:	3615      	adds	r6, #21
 800c9b0:	2304      	movs	r3, #4
 800c9b2:	42b2      	cmp	r2, r6
 800c9b4:	d304      	bcc.n	800c9c0 <__lshift+0xa4>
 800c9b6:	1b13      	subs	r3, r2, r4
 800c9b8:	3b15      	subs	r3, #21
 800c9ba:	089b      	lsrs	r3, r3, #2
 800c9bc:	3301      	adds	r3, #1
 800c9be:	009b      	lsls	r3, r3, #2
 800c9c0:	50c8      	str	r0, [r1, r3]
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	d002      	beq.n	800c9cc <__lshift+0xb0>
 800c9c6:	9b01      	ldr	r3, [sp, #4]
 800c9c8:	3302      	adds	r3, #2
 800c9ca:	9300      	str	r3, [sp, #0]
 800c9cc:	9b00      	ldr	r3, [sp, #0]
 800c9ce:	9802      	ldr	r0, [sp, #8]
 800c9d0:	3b01      	subs	r3, #1
 800c9d2:	0021      	movs	r1, r4
 800c9d4:	612b      	str	r3, [r5, #16]
 800c9d6:	f7ff fdcb 	bl	800c570 <_Bfree>
 800c9da:	0028      	movs	r0, r5
 800c9dc:	b005      	add	sp, #20
 800c9de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9e0:	cb01      	ldmia	r3!, {r0}
 800c9e2:	c101      	stmia	r1!, {r0}
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d8fb      	bhi.n	800c9e0 <__lshift+0xc4>
 800c9e8:	e7f0      	b.n	800c9cc <__lshift+0xb0>
 800c9ea:	46c0      	nop			@ (mov r8, r8)
 800c9ec:	0800dd16 	.word	0x0800dd16
 800c9f0:	0800dd53 	.word	0x0800dd53

0800c9f4 <__mcmp>:
 800c9f4:	b530      	push	{r4, r5, lr}
 800c9f6:	690b      	ldr	r3, [r1, #16]
 800c9f8:	6904      	ldr	r4, [r0, #16]
 800c9fa:	0002      	movs	r2, r0
 800c9fc:	1ae0      	subs	r0, r4, r3
 800c9fe:	429c      	cmp	r4, r3
 800ca00:	d10f      	bne.n	800ca22 <__mcmp+0x2e>
 800ca02:	3214      	adds	r2, #20
 800ca04:	009b      	lsls	r3, r3, #2
 800ca06:	3114      	adds	r1, #20
 800ca08:	0014      	movs	r4, r2
 800ca0a:	18c9      	adds	r1, r1, r3
 800ca0c:	18d2      	adds	r2, r2, r3
 800ca0e:	3a04      	subs	r2, #4
 800ca10:	3904      	subs	r1, #4
 800ca12:	6815      	ldr	r5, [r2, #0]
 800ca14:	680b      	ldr	r3, [r1, #0]
 800ca16:	429d      	cmp	r5, r3
 800ca18:	d004      	beq.n	800ca24 <__mcmp+0x30>
 800ca1a:	2001      	movs	r0, #1
 800ca1c:	429d      	cmp	r5, r3
 800ca1e:	d200      	bcs.n	800ca22 <__mcmp+0x2e>
 800ca20:	3802      	subs	r0, #2
 800ca22:	bd30      	pop	{r4, r5, pc}
 800ca24:	4294      	cmp	r4, r2
 800ca26:	d3f2      	bcc.n	800ca0e <__mcmp+0x1a>
 800ca28:	e7fb      	b.n	800ca22 <__mcmp+0x2e>
	...

0800ca2c <__mdiff>:
 800ca2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca2e:	000c      	movs	r4, r1
 800ca30:	b087      	sub	sp, #28
 800ca32:	9000      	str	r0, [sp, #0]
 800ca34:	0011      	movs	r1, r2
 800ca36:	0020      	movs	r0, r4
 800ca38:	0017      	movs	r7, r2
 800ca3a:	f7ff ffdb 	bl	800c9f4 <__mcmp>
 800ca3e:	1e05      	subs	r5, r0, #0
 800ca40:	d110      	bne.n	800ca64 <__mdiff+0x38>
 800ca42:	0001      	movs	r1, r0
 800ca44:	9800      	ldr	r0, [sp, #0]
 800ca46:	f7ff fd4f 	bl	800c4e8 <_Balloc>
 800ca4a:	1e02      	subs	r2, r0, #0
 800ca4c:	d104      	bne.n	800ca58 <__mdiff+0x2c>
 800ca4e:	4b40      	ldr	r3, [pc, #256]	@ (800cb50 <__mdiff+0x124>)
 800ca50:	4840      	ldr	r0, [pc, #256]	@ (800cb54 <__mdiff+0x128>)
 800ca52:	4941      	ldr	r1, [pc, #260]	@ (800cb58 <__mdiff+0x12c>)
 800ca54:	f000 fa8a 	bl	800cf6c <__assert_func>
 800ca58:	2301      	movs	r3, #1
 800ca5a:	6145      	str	r5, [r0, #20]
 800ca5c:	6103      	str	r3, [r0, #16]
 800ca5e:	0010      	movs	r0, r2
 800ca60:	b007      	add	sp, #28
 800ca62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca64:	2600      	movs	r6, #0
 800ca66:	42b0      	cmp	r0, r6
 800ca68:	da03      	bge.n	800ca72 <__mdiff+0x46>
 800ca6a:	0023      	movs	r3, r4
 800ca6c:	003c      	movs	r4, r7
 800ca6e:	001f      	movs	r7, r3
 800ca70:	3601      	adds	r6, #1
 800ca72:	6861      	ldr	r1, [r4, #4]
 800ca74:	9800      	ldr	r0, [sp, #0]
 800ca76:	f7ff fd37 	bl	800c4e8 <_Balloc>
 800ca7a:	1e02      	subs	r2, r0, #0
 800ca7c:	d103      	bne.n	800ca86 <__mdiff+0x5a>
 800ca7e:	4b34      	ldr	r3, [pc, #208]	@ (800cb50 <__mdiff+0x124>)
 800ca80:	4834      	ldr	r0, [pc, #208]	@ (800cb54 <__mdiff+0x128>)
 800ca82:	4936      	ldr	r1, [pc, #216]	@ (800cb5c <__mdiff+0x130>)
 800ca84:	e7e6      	b.n	800ca54 <__mdiff+0x28>
 800ca86:	6923      	ldr	r3, [r4, #16]
 800ca88:	3414      	adds	r4, #20
 800ca8a:	9300      	str	r3, [sp, #0]
 800ca8c:	009b      	lsls	r3, r3, #2
 800ca8e:	18e3      	adds	r3, r4, r3
 800ca90:	0021      	movs	r1, r4
 800ca92:	9401      	str	r4, [sp, #4]
 800ca94:	003c      	movs	r4, r7
 800ca96:	9302      	str	r3, [sp, #8]
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	3414      	adds	r4, #20
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	18e3      	adds	r3, r4, r3
 800caa0:	9303      	str	r3, [sp, #12]
 800caa2:	0003      	movs	r3, r0
 800caa4:	60c6      	str	r6, [r0, #12]
 800caa6:	468c      	mov	ip, r1
 800caa8:	2000      	movs	r0, #0
 800caaa:	3314      	adds	r3, #20
 800caac:	9304      	str	r3, [sp, #16]
 800caae:	9305      	str	r3, [sp, #20]
 800cab0:	4663      	mov	r3, ip
 800cab2:	cb20      	ldmia	r3!, {r5}
 800cab4:	b2a9      	uxth	r1, r5
 800cab6:	000e      	movs	r6, r1
 800cab8:	469c      	mov	ip, r3
 800caba:	cc08      	ldmia	r4!, {r3}
 800cabc:	0c2d      	lsrs	r5, r5, #16
 800cabe:	b299      	uxth	r1, r3
 800cac0:	1a71      	subs	r1, r6, r1
 800cac2:	1809      	adds	r1, r1, r0
 800cac4:	0c1b      	lsrs	r3, r3, #16
 800cac6:	1408      	asrs	r0, r1, #16
 800cac8:	1aeb      	subs	r3, r5, r3
 800caca:	181b      	adds	r3, r3, r0
 800cacc:	1418      	asrs	r0, r3, #16
 800cace:	b289      	uxth	r1, r1
 800cad0:	041b      	lsls	r3, r3, #16
 800cad2:	4319      	orrs	r1, r3
 800cad4:	9b05      	ldr	r3, [sp, #20]
 800cad6:	c302      	stmia	r3!, {r1}
 800cad8:	9305      	str	r3, [sp, #20]
 800cada:	9b03      	ldr	r3, [sp, #12]
 800cadc:	42a3      	cmp	r3, r4
 800cade:	d8e7      	bhi.n	800cab0 <__mdiff+0x84>
 800cae0:	0039      	movs	r1, r7
 800cae2:	9c03      	ldr	r4, [sp, #12]
 800cae4:	3115      	adds	r1, #21
 800cae6:	2304      	movs	r3, #4
 800cae8:	428c      	cmp	r4, r1
 800caea:	d304      	bcc.n	800caf6 <__mdiff+0xca>
 800caec:	1be3      	subs	r3, r4, r7
 800caee:	3b15      	subs	r3, #21
 800caf0:	089b      	lsrs	r3, r3, #2
 800caf2:	3301      	adds	r3, #1
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	9901      	ldr	r1, [sp, #4]
 800caf8:	18cd      	adds	r5, r1, r3
 800cafa:	9904      	ldr	r1, [sp, #16]
 800cafc:	002e      	movs	r6, r5
 800cafe:	18cb      	adds	r3, r1, r3
 800cb00:	001f      	movs	r7, r3
 800cb02:	9902      	ldr	r1, [sp, #8]
 800cb04:	428e      	cmp	r6, r1
 800cb06:	d311      	bcc.n	800cb2c <__mdiff+0x100>
 800cb08:	9c02      	ldr	r4, [sp, #8]
 800cb0a:	1ee9      	subs	r1, r5, #3
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	428c      	cmp	r4, r1
 800cb10:	d304      	bcc.n	800cb1c <__mdiff+0xf0>
 800cb12:	0021      	movs	r1, r4
 800cb14:	3103      	adds	r1, #3
 800cb16:	1b49      	subs	r1, r1, r5
 800cb18:	0889      	lsrs	r1, r1, #2
 800cb1a:	0088      	lsls	r0, r1, #2
 800cb1c:	181b      	adds	r3, r3, r0
 800cb1e:	3b04      	subs	r3, #4
 800cb20:	6819      	ldr	r1, [r3, #0]
 800cb22:	2900      	cmp	r1, #0
 800cb24:	d010      	beq.n	800cb48 <__mdiff+0x11c>
 800cb26:	9b00      	ldr	r3, [sp, #0]
 800cb28:	6113      	str	r3, [r2, #16]
 800cb2a:	e798      	b.n	800ca5e <__mdiff+0x32>
 800cb2c:	4684      	mov	ip, r0
 800cb2e:	ce02      	ldmia	r6!, {r1}
 800cb30:	b288      	uxth	r0, r1
 800cb32:	4460      	add	r0, ip
 800cb34:	1400      	asrs	r0, r0, #16
 800cb36:	0c0c      	lsrs	r4, r1, #16
 800cb38:	1904      	adds	r4, r0, r4
 800cb3a:	4461      	add	r1, ip
 800cb3c:	1420      	asrs	r0, r4, #16
 800cb3e:	b289      	uxth	r1, r1
 800cb40:	0424      	lsls	r4, r4, #16
 800cb42:	4321      	orrs	r1, r4
 800cb44:	c702      	stmia	r7!, {r1}
 800cb46:	e7dc      	b.n	800cb02 <__mdiff+0xd6>
 800cb48:	9900      	ldr	r1, [sp, #0]
 800cb4a:	3901      	subs	r1, #1
 800cb4c:	9100      	str	r1, [sp, #0]
 800cb4e:	e7e6      	b.n	800cb1e <__mdiff+0xf2>
 800cb50:	0800dd16 	.word	0x0800dd16
 800cb54:	0800dd53 	.word	0x0800dd53
 800cb58:	00000237 	.word	0x00000237
 800cb5c:	00000245 	.word	0x00000245

0800cb60 <__d2b>:
 800cb60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb62:	2101      	movs	r1, #1
 800cb64:	0016      	movs	r6, r2
 800cb66:	001f      	movs	r7, r3
 800cb68:	f7ff fcbe 	bl	800c4e8 <_Balloc>
 800cb6c:	1e04      	subs	r4, r0, #0
 800cb6e:	d105      	bne.n	800cb7c <__d2b+0x1c>
 800cb70:	0022      	movs	r2, r4
 800cb72:	4b25      	ldr	r3, [pc, #148]	@ (800cc08 <__d2b+0xa8>)
 800cb74:	4825      	ldr	r0, [pc, #148]	@ (800cc0c <__d2b+0xac>)
 800cb76:	4926      	ldr	r1, [pc, #152]	@ (800cc10 <__d2b+0xb0>)
 800cb78:	f000 f9f8 	bl	800cf6c <__assert_func>
 800cb7c:	033b      	lsls	r3, r7, #12
 800cb7e:	007d      	lsls	r5, r7, #1
 800cb80:	0b1b      	lsrs	r3, r3, #12
 800cb82:	0d6d      	lsrs	r5, r5, #21
 800cb84:	d002      	beq.n	800cb8c <__d2b+0x2c>
 800cb86:	2280      	movs	r2, #128	@ 0x80
 800cb88:	0352      	lsls	r2, r2, #13
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	9301      	str	r3, [sp, #4]
 800cb8e:	2e00      	cmp	r6, #0
 800cb90:	d025      	beq.n	800cbde <__d2b+0x7e>
 800cb92:	4668      	mov	r0, sp
 800cb94:	9600      	str	r6, [sp, #0]
 800cb96:	f7ff fd74 	bl	800c682 <__lo0bits>
 800cb9a:	9b01      	ldr	r3, [sp, #4]
 800cb9c:	9900      	ldr	r1, [sp, #0]
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d01b      	beq.n	800cbda <__d2b+0x7a>
 800cba2:	2220      	movs	r2, #32
 800cba4:	001e      	movs	r6, r3
 800cba6:	1a12      	subs	r2, r2, r0
 800cba8:	4096      	lsls	r6, r2
 800cbaa:	0032      	movs	r2, r6
 800cbac:	40c3      	lsrs	r3, r0
 800cbae:	430a      	orrs	r2, r1
 800cbb0:	6162      	str	r2, [r4, #20]
 800cbb2:	9301      	str	r3, [sp, #4]
 800cbb4:	9e01      	ldr	r6, [sp, #4]
 800cbb6:	61a6      	str	r6, [r4, #24]
 800cbb8:	1e73      	subs	r3, r6, #1
 800cbba:	419e      	sbcs	r6, r3
 800cbbc:	3601      	adds	r6, #1
 800cbbe:	6126      	str	r6, [r4, #16]
 800cbc0:	2d00      	cmp	r5, #0
 800cbc2:	d014      	beq.n	800cbee <__d2b+0x8e>
 800cbc4:	2635      	movs	r6, #53	@ 0x35
 800cbc6:	4b13      	ldr	r3, [pc, #76]	@ (800cc14 <__d2b+0xb4>)
 800cbc8:	18ed      	adds	r5, r5, r3
 800cbca:	9b08      	ldr	r3, [sp, #32]
 800cbcc:	182d      	adds	r5, r5, r0
 800cbce:	601d      	str	r5, [r3, #0]
 800cbd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbd2:	1a36      	subs	r6, r6, r0
 800cbd4:	601e      	str	r6, [r3, #0]
 800cbd6:	0020      	movs	r0, r4
 800cbd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cbda:	6161      	str	r1, [r4, #20]
 800cbdc:	e7ea      	b.n	800cbb4 <__d2b+0x54>
 800cbde:	a801      	add	r0, sp, #4
 800cbe0:	f7ff fd4f 	bl	800c682 <__lo0bits>
 800cbe4:	9b01      	ldr	r3, [sp, #4]
 800cbe6:	2601      	movs	r6, #1
 800cbe8:	6163      	str	r3, [r4, #20]
 800cbea:	3020      	adds	r0, #32
 800cbec:	e7e7      	b.n	800cbbe <__d2b+0x5e>
 800cbee:	4b0a      	ldr	r3, [pc, #40]	@ (800cc18 <__d2b+0xb8>)
 800cbf0:	18c0      	adds	r0, r0, r3
 800cbf2:	9b08      	ldr	r3, [sp, #32]
 800cbf4:	6018      	str	r0, [r3, #0]
 800cbf6:	4b09      	ldr	r3, [pc, #36]	@ (800cc1c <__d2b+0xbc>)
 800cbf8:	18f3      	adds	r3, r6, r3
 800cbfa:	009b      	lsls	r3, r3, #2
 800cbfc:	18e3      	adds	r3, r4, r3
 800cbfe:	6958      	ldr	r0, [r3, #20]
 800cc00:	f7ff fd1e 	bl	800c640 <__hi0bits>
 800cc04:	0176      	lsls	r6, r6, #5
 800cc06:	e7e3      	b.n	800cbd0 <__d2b+0x70>
 800cc08:	0800dd16 	.word	0x0800dd16
 800cc0c:	0800dd53 	.word	0x0800dd53
 800cc10:	0000030f 	.word	0x0000030f
 800cc14:	fffffbcd 	.word	0xfffffbcd
 800cc18:	fffffbce 	.word	0xfffffbce
 800cc1c:	3fffffff 	.word	0x3fffffff

0800cc20 <__submore>:
 800cc20:	000b      	movs	r3, r1
 800cc22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc24:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 800cc26:	3344      	adds	r3, #68	@ 0x44
 800cc28:	000c      	movs	r4, r1
 800cc2a:	429d      	cmp	r5, r3
 800cc2c:	d11c      	bne.n	800cc68 <__submore+0x48>
 800cc2e:	2680      	movs	r6, #128	@ 0x80
 800cc30:	00f6      	lsls	r6, r6, #3
 800cc32:	0031      	movs	r1, r6
 800cc34:	f7ff f97c 	bl	800bf30 <_malloc_r>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d102      	bne.n	800cc42 <__submore+0x22>
 800cc3c:	2001      	movs	r0, #1
 800cc3e:	4240      	negs	r0, r0
 800cc40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cc42:	0023      	movs	r3, r4
 800cc44:	6360      	str	r0, [r4, #52]	@ 0x34
 800cc46:	63a6      	str	r6, [r4, #56]	@ 0x38
 800cc48:	3346      	adds	r3, #70	@ 0x46
 800cc4a:	781a      	ldrb	r2, [r3, #0]
 800cc4c:	4b10      	ldr	r3, [pc, #64]	@ (800cc90 <__submore+0x70>)
 800cc4e:	54c2      	strb	r2, [r0, r3]
 800cc50:	0023      	movs	r3, r4
 800cc52:	3345      	adds	r3, #69	@ 0x45
 800cc54:	781a      	ldrb	r2, [r3, #0]
 800cc56:	4b0f      	ldr	r3, [pc, #60]	@ (800cc94 <__submore+0x74>)
 800cc58:	54c2      	strb	r2, [r0, r3]
 800cc5a:	782a      	ldrb	r2, [r5, #0]
 800cc5c:	4b0e      	ldr	r3, [pc, #56]	@ (800cc98 <__submore+0x78>)
 800cc5e:	54c2      	strb	r2, [r0, r3]
 800cc60:	18c0      	adds	r0, r0, r3
 800cc62:	6020      	str	r0, [r4, #0]
 800cc64:	2000      	movs	r0, #0
 800cc66:	e7eb      	b.n	800cc40 <__submore+0x20>
 800cc68:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 800cc6a:	0029      	movs	r1, r5
 800cc6c:	0073      	lsls	r3, r6, #1
 800cc6e:	001a      	movs	r2, r3
 800cc70:	9301      	str	r3, [sp, #4]
 800cc72:	f000 f813 	bl	800cc9c <_realloc_r>
 800cc76:	1e05      	subs	r5, r0, #0
 800cc78:	d0e0      	beq.n	800cc3c <__submore+0x1c>
 800cc7a:	1987      	adds	r7, r0, r6
 800cc7c:	0001      	movs	r1, r0
 800cc7e:	0032      	movs	r2, r6
 800cc80:	0038      	movs	r0, r7
 800cc82:	f7fd ff42 	bl	800ab0a <memcpy>
 800cc86:	9b01      	ldr	r3, [sp, #4]
 800cc88:	6027      	str	r7, [r4, #0]
 800cc8a:	6365      	str	r5, [r4, #52]	@ 0x34
 800cc8c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cc8e:	e7e9      	b.n	800cc64 <__submore+0x44>
 800cc90:	000003ff 	.word	0x000003ff
 800cc94:	000003fe 	.word	0x000003fe
 800cc98:	000003fd 	.word	0x000003fd

0800cc9c <_realloc_r>:
 800cc9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc9e:	0006      	movs	r6, r0
 800cca0:	000c      	movs	r4, r1
 800cca2:	0015      	movs	r5, r2
 800cca4:	2900      	cmp	r1, #0
 800cca6:	d105      	bne.n	800ccb4 <_realloc_r+0x18>
 800cca8:	0011      	movs	r1, r2
 800ccaa:	f7ff f941 	bl	800bf30 <_malloc_r>
 800ccae:	0004      	movs	r4, r0
 800ccb0:	0020      	movs	r0, r4
 800ccb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ccb4:	2a00      	cmp	r2, #0
 800ccb6:	d103      	bne.n	800ccc0 <_realloc_r+0x24>
 800ccb8:	f7fe fda6 	bl	800b808 <_free_r>
 800ccbc:	002c      	movs	r4, r5
 800ccbe:	e7f7      	b.n	800ccb0 <_realloc_r+0x14>
 800ccc0:	f000 f9b1 	bl	800d026 <_malloc_usable_size_r>
 800ccc4:	0007      	movs	r7, r0
 800ccc6:	4285      	cmp	r5, r0
 800ccc8:	d802      	bhi.n	800ccd0 <_realloc_r+0x34>
 800ccca:	0843      	lsrs	r3, r0, #1
 800cccc:	42ab      	cmp	r3, r5
 800ccce:	d3ef      	bcc.n	800ccb0 <_realloc_r+0x14>
 800ccd0:	0029      	movs	r1, r5
 800ccd2:	0030      	movs	r0, r6
 800ccd4:	f7ff f92c 	bl	800bf30 <_malloc_r>
 800ccd8:	9001      	str	r0, [sp, #4]
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	d101      	bne.n	800cce2 <_realloc_r+0x46>
 800ccde:	9c01      	ldr	r4, [sp, #4]
 800cce0:	e7e6      	b.n	800ccb0 <_realloc_r+0x14>
 800cce2:	002a      	movs	r2, r5
 800cce4:	42bd      	cmp	r5, r7
 800cce6:	d900      	bls.n	800ccea <_realloc_r+0x4e>
 800cce8:	003a      	movs	r2, r7
 800ccea:	0021      	movs	r1, r4
 800ccec:	9801      	ldr	r0, [sp, #4]
 800ccee:	f7fd ff0c 	bl	800ab0a <memcpy>
 800ccf2:	0021      	movs	r1, r4
 800ccf4:	0030      	movs	r0, r6
 800ccf6:	f7fe fd87 	bl	800b808 <_free_r>
 800ccfa:	e7f0      	b.n	800ccde <_realloc_r+0x42>

0800ccfc <_strtol_l.isra.0>:
 800ccfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccfe:	b085      	sub	sp, #20
 800cd00:	0017      	movs	r7, r2
 800cd02:	001e      	movs	r6, r3
 800cd04:	9003      	str	r0, [sp, #12]
 800cd06:	9101      	str	r1, [sp, #4]
 800cd08:	2b24      	cmp	r3, #36	@ 0x24
 800cd0a:	d823      	bhi.n	800cd54 <_strtol_l.isra.0+0x58>
 800cd0c:	000c      	movs	r4, r1
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	d020      	beq.n	800cd54 <_strtol_l.isra.0+0x58>
 800cd12:	4b3d      	ldr	r3, [pc, #244]	@ (800ce08 <_strtol_l.isra.0+0x10c>)
 800cd14:	2208      	movs	r2, #8
 800cd16:	469c      	mov	ip, r3
 800cd18:	0023      	movs	r3, r4
 800cd1a:	4661      	mov	r1, ip
 800cd1c:	781d      	ldrb	r5, [r3, #0]
 800cd1e:	3401      	adds	r4, #1
 800cd20:	5d48      	ldrb	r0, [r1, r5]
 800cd22:	0001      	movs	r1, r0
 800cd24:	4011      	ands	r1, r2
 800cd26:	4210      	tst	r0, r2
 800cd28:	d1f6      	bne.n	800cd18 <_strtol_l.isra.0+0x1c>
 800cd2a:	2d2d      	cmp	r5, #45	@ 0x2d
 800cd2c:	d119      	bne.n	800cd62 <_strtol_l.isra.0+0x66>
 800cd2e:	7825      	ldrb	r5, [r4, #0]
 800cd30:	1c9c      	adds	r4, r3, #2
 800cd32:	2301      	movs	r3, #1
 800cd34:	9300      	str	r3, [sp, #0]
 800cd36:	2210      	movs	r2, #16
 800cd38:	0033      	movs	r3, r6
 800cd3a:	4393      	bics	r3, r2
 800cd3c:	d11d      	bne.n	800cd7a <_strtol_l.isra.0+0x7e>
 800cd3e:	2d30      	cmp	r5, #48	@ 0x30
 800cd40:	d115      	bne.n	800cd6e <_strtol_l.isra.0+0x72>
 800cd42:	2120      	movs	r1, #32
 800cd44:	7823      	ldrb	r3, [r4, #0]
 800cd46:	438b      	bics	r3, r1
 800cd48:	2b58      	cmp	r3, #88	@ 0x58
 800cd4a:	d110      	bne.n	800cd6e <_strtol_l.isra.0+0x72>
 800cd4c:	7865      	ldrb	r5, [r4, #1]
 800cd4e:	3402      	adds	r4, #2
 800cd50:	2610      	movs	r6, #16
 800cd52:	e012      	b.n	800cd7a <_strtol_l.isra.0+0x7e>
 800cd54:	f7fd fe8a 	bl	800aa6c <__errno>
 800cd58:	2316      	movs	r3, #22
 800cd5a:	6003      	str	r3, [r0, #0]
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	b005      	add	sp, #20
 800cd60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd62:	9100      	str	r1, [sp, #0]
 800cd64:	2d2b      	cmp	r5, #43	@ 0x2b
 800cd66:	d1e6      	bne.n	800cd36 <_strtol_l.isra.0+0x3a>
 800cd68:	7825      	ldrb	r5, [r4, #0]
 800cd6a:	1c9c      	adds	r4, r3, #2
 800cd6c:	e7e3      	b.n	800cd36 <_strtol_l.isra.0+0x3a>
 800cd6e:	2e00      	cmp	r6, #0
 800cd70:	d1ee      	bne.n	800cd50 <_strtol_l.isra.0+0x54>
 800cd72:	360a      	adds	r6, #10
 800cd74:	2d30      	cmp	r5, #48	@ 0x30
 800cd76:	d100      	bne.n	800cd7a <_strtol_l.isra.0+0x7e>
 800cd78:	3e02      	subs	r6, #2
 800cd7a:	4a24      	ldr	r2, [pc, #144]	@ (800ce0c <_strtol_l.isra.0+0x110>)
 800cd7c:	9b00      	ldr	r3, [sp, #0]
 800cd7e:	4694      	mov	ip, r2
 800cd80:	4463      	add	r3, ip
 800cd82:	0031      	movs	r1, r6
 800cd84:	0018      	movs	r0, r3
 800cd86:	9302      	str	r3, [sp, #8]
 800cd88:	f7f3 fa68 	bl	800025c <__aeabi_uidivmod>
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	4684      	mov	ip, r0
 800cd90:	0010      	movs	r0, r2
 800cd92:	002b      	movs	r3, r5
 800cd94:	3b30      	subs	r3, #48	@ 0x30
 800cd96:	2b09      	cmp	r3, #9
 800cd98:	d811      	bhi.n	800cdbe <_strtol_l.isra.0+0xc2>
 800cd9a:	001d      	movs	r5, r3
 800cd9c:	42ae      	cmp	r6, r5
 800cd9e:	dd1d      	ble.n	800cddc <_strtol_l.isra.0+0xe0>
 800cda0:	1c53      	adds	r3, r2, #1
 800cda2:	d009      	beq.n	800cdb8 <_strtol_l.isra.0+0xbc>
 800cda4:	2201      	movs	r2, #1
 800cda6:	4252      	negs	r2, r2
 800cda8:	4584      	cmp	ip, r0
 800cdaa:	d305      	bcc.n	800cdb8 <_strtol_l.isra.0+0xbc>
 800cdac:	d101      	bne.n	800cdb2 <_strtol_l.isra.0+0xb6>
 800cdae:	42a9      	cmp	r1, r5
 800cdb0:	db11      	blt.n	800cdd6 <_strtol_l.isra.0+0xda>
 800cdb2:	2201      	movs	r2, #1
 800cdb4:	4370      	muls	r0, r6
 800cdb6:	1828      	adds	r0, r5, r0
 800cdb8:	7825      	ldrb	r5, [r4, #0]
 800cdba:	3401      	adds	r4, #1
 800cdbc:	e7e9      	b.n	800cd92 <_strtol_l.isra.0+0x96>
 800cdbe:	002b      	movs	r3, r5
 800cdc0:	3b41      	subs	r3, #65	@ 0x41
 800cdc2:	2b19      	cmp	r3, #25
 800cdc4:	d801      	bhi.n	800cdca <_strtol_l.isra.0+0xce>
 800cdc6:	3d37      	subs	r5, #55	@ 0x37
 800cdc8:	e7e8      	b.n	800cd9c <_strtol_l.isra.0+0xa0>
 800cdca:	002b      	movs	r3, r5
 800cdcc:	3b61      	subs	r3, #97	@ 0x61
 800cdce:	2b19      	cmp	r3, #25
 800cdd0:	d804      	bhi.n	800cddc <_strtol_l.isra.0+0xe0>
 800cdd2:	3d57      	subs	r5, #87	@ 0x57
 800cdd4:	e7e2      	b.n	800cd9c <_strtol_l.isra.0+0xa0>
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	4252      	negs	r2, r2
 800cdda:	e7ed      	b.n	800cdb8 <_strtol_l.isra.0+0xbc>
 800cddc:	1c53      	adds	r3, r2, #1
 800cdde:	d108      	bne.n	800cdf2 <_strtol_l.isra.0+0xf6>
 800cde0:	2322      	movs	r3, #34	@ 0x22
 800cde2:	9a03      	ldr	r2, [sp, #12]
 800cde4:	9802      	ldr	r0, [sp, #8]
 800cde6:	6013      	str	r3, [r2, #0]
 800cde8:	2f00      	cmp	r7, #0
 800cdea:	d0b8      	beq.n	800cd5e <_strtol_l.isra.0+0x62>
 800cdec:	1e63      	subs	r3, r4, #1
 800cdee:	9301      	str	r3, [sp, #4]
 800cdf0:	e007      	b.n	800ce02 <_strtol_l.isra.0+0x106>
 800cdf2:	9b00      	ldr	r3, [sp, #0]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d000      	beq.n	800cdfa <_strtol_l.isra.0+0xfe>
 800cdf8:	4240      	negs	r0, r0
 800cdfa:	2f00      	cmp	r7, #0
 800cdfc:	d0af      	beq.n	800cd5e <_strtol_l.isra.0+0x62>
 800cdfe:	2a00      	cmp	r2, #0
 800ce00:	d1f4      	bne.n	800cdec <_strtol_l.isra.0+0xf0>
 800ce02:	9b01      	ldr	r3, [sp, #4]
 800ce04:	603b      	str	r3, [r7, #0]
 800ce06:	e7aa      	b.n	800cd5e <_strtol_l.isra.0+0x62>
 800ce08:	0800def1 	.word	0x0800def1
 800ce0c:	7fffffff 	.word	0x7fffffff

0800ce10 <_strtol_r>:
 800ce10:	b510      	push	{r4, lr}
 800ce12:	f7ff ff73 	bl	800ccfc <_strtol_l.isra.0>
 800ce16:	bd10      	pop	{r4, pc}

0800ce18 <_strtoul_l.isra.0>:
 800ce18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce1a:	001e      	movs	r6, r3
 800ce1c:	4b3e      	ldr	r3, [pc, #248]	@ (800cf18 <_strtoul_l.isra.0+0x100>)
 800ce1e:	0017      	movs	r7, r2
 800ce20:	000c      	movs	r4, r1
 800ce22:	469c      	mov	ip, r3
 800ce24:	2208      	movs	r2, #8
 800ce26:	b085      	sub	sp, #20
 800ce28:	9003      	str	r0, [sp, #12]
 800ce2a:	9100      	str	r1, [sp, #0]
 800ce2c:	0023      	movs	r3, r4
 800ce2e:	4661      	mov	r1, ip
 800ce30:	781d      	ldrb	r5, [r3, #0]
 800ce32:	3401      	adds	r4, #1
 800ce34:	5d48      	ldrb	r0, [r1, r5]
 800ce36:	0001      	movs	r1, r0
 800ce38:	4011      	ands	r1, r2
 800ce3a:	4210      	tst	r0, r2
 800ce3c:	d1f6      	bne.n	800ce2c <_strtoul_l.isra.0+0x14>
 800ce3e:	2d2d      	cmp	r5, #45	@ 0x2d
 800ce40:	d112      	bne.n	800ce68 <_strtoul_l.isra.0+0x50>
 800ce42:	7825      	ldrb	r5, [r4, #0]
 800ce44:	1c9c      	adds	r4, r3, #2
 800ce46:	2301      	movs	r3, #1
 800ce48:	9302      	str	r3, [sp, #8]
 800ce4a:	2210      	movs	r2, #16
 800ce4c:	0033      	movs	r3, r6
 800ce4e:	4393      	bics	r3, r2
 800ce50:	d116      	bne.n	800ce80 <_strtoul_l.isra.0+0x68>
 800ce52:	2d30      	cmp	r5, #48	@ 0x30
 800ce54:	d10e      	bne.n	800ce74 <_strtoul_l.isra.0+0x5c>
 800ce56:	2120      	movs	r1, #32
 800ce58:	7823      	ldrb	r3, [r4, #0]
 800ce5a:	438b      	bics	r3, r1
 800ce5c:	2b58      	cmp	r3, #88	@ 0x58
 800ce5e:	d109      	bne.n	800ce74 <_strtoul_l.isra.0+0x5c>
 800ce60:	7865      	ldrb	r5, [r4, #1]
 800ce62:	3402      	adds	r4, #2
 800ce64:	2610      	movs	r6, #16
 800ce66:	e00b      	b.n	800ce80 <_strtoul_l.isra.0+0x68>
 800ce68:	9102      	str	r1, [sp, #8]
 800ce6a:	2d2b      	cmp	r5, #43	@ 0x2b
 800ce6c:	d1ed      	bne.n	800ce4a <_strtoul_l.isra.0+0x32>
 800ce6e:	7825      	ldrb	r5, [r4, #0]
 800ce70:	1c9c      	adds	r4, r3, #2
 800ce72:	e7ea      	b.n	800ce4a <_strtoul_l.isra.0+0x32>
 800ce74:	2e00      	cmp	r6, #0
 800ce76:	d1f5      	bne.n	800ce64 <_strtoul_l.isra.0+0x4c>
 800ce78:	360a      	adds	r6, #10
 800ce7a:	2d30      	cmp	r5, #48	@ 0x30
 800ce7c:	d100      	bne.n	800ce80 <_strtoul_l.isra.0+0x68>
 800ce7e:	3e02      	subs	r6, #2
 800ce80:	2001      	movs	r0, #1
 800ce82:	0031      	movs	r1, r6
 800ce84:	4240      	negs	r0, r0
 800ce86:	f7f3 f963 	bl	8000150 <__udivsi3>
 800ce8a:	9001      	str	r0, [sp, #4]
 800ce8c:	2001      	movs	r0, #1
 800ce8e:	0031      	movs	r1, r6
 800ce90:	4240      	negs	r0, r0
 800ce92:	f7f3 f9e3 	bl	800025c <__aeabi_uidivmod>
 800ce96:	2300      	movs	r3, #0
 800ce98:	2201      	movs	r2, #1
 800ce9a:	0018      	movs	r0, r3
 800ce9c:	4694      	mov	ip, r2
 800ce9e:	002a      	movs	r2, r5
 800cea0:	3a30      	subs	r2, #48	@ 0x30
 800cea2:	2a09      	cmp	r2, #9
 800cea4:	d812      	bhi.n	800cecc <_strtoul_l.isra.0+0xb4>
 800cea6:	0015      	movs	r5, r2
 800cea8:	42ae      	cmp	r6, r5
 800ceaa:	dd1e      	ble.n	800ceea <_strtoul_l.isra.0+0xd2>
 800ceac:	1c5a      	adds	r2, r3, #1
 800ceae:	d00a      	beq.n	800cec6 <_strtoul_l.isra.0+0xae>
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	9a01      	ldr	r2, [sp, #4]
 800ceb4:	425b      	negs	r3, r3
 800ceb6:	4282      	cmp	r2, r0
 800ceb8:	d305      	bcc.n	800cec6 <_strtoul_l.isra.0+0xae>
 800ceba:	d101      	bne.n	800cec0 <_strtoul_l.isra.0+0xa8>
 800cebc:	42a9      	cmp	r1, r5
 800cebe:	db11      	blt.n	800cee4 <_strtoul_l.isra.0+0xcc>
 800cec0:	4663      	mov	r3, ip
 800cec2:	4370      	muls	r0, r6
 800cec4:	1828      	adds	r0, r5, r0
 800cec6:	7825      	ldrb	r5, [r4, #0]
 800cec8:	3401      	adds	r4, #1
 800ceca:	e7e8      	b.n	800ce9e <_strtoul_l.isra.0+0x86>
 800cecc:	002a      	movs	r2, r5
 800cece:	3a41      	subs	r2, #65	@ 0x41
 800ced0:	2a19      	cmp	r2, #25
 800ced2:	d801      	bhi.n	800ced8 <_strtoul_l.isra.0+0xc0>
 800ced4:	3d37      	subs	r5, #55	@ 0x37
 800ced6:	e7e7      	b.n	800cea8 <_strtoul_l.isra.0+0x90>
 800ced8:	002a      	movs	r2, r5
 800ceda:	3a61      	subs	r2, #97	@ 0x61
 800cedc:	2a19      	cmp	r2, #25
 800cede:	d804      	bhi.n	800ceea <_strtoul_l.isra.0+0xd2>
 800cee0:	3d57      	subs	r5, #87	@ 0x57
 800cee2:	e7e1      	b.n	800cea8 <_strtoul_l.isra.0+0x90>
 800cee4:	2301      	movs	r3, #1
 800cee6:	425b      	negs	r3, r3
 800cee8:	e7ed      	b.n	800cec6 <_strtoul_l.isra.0+0xae>
 800ceea:	1c5a      	adds	r2, r3, #1
 800ceec:	d107      	bne.n	800cefe <_strtoul_l.isra.0+0xe6>
 800ceee:	2222      	movs	r2, #34	@ 0x22
 800cef0:	9903      	ldr	r1, [sp, #12]
 800cef2:	0018      	movs	r0, r3
 800cef4:	600a      	str	r2, [r1, #0]
 800cef6:	2f00      	cmp	r7, #0
 800cef8:	d109      	bne.n	800cf0e <_strtoul_l.isra.0+0xf6>
 800cefa:	b005      	add	sp, #20
 800cefc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cefe:	9a02      	ldr	r2, [sp, #8]
 800cf00:	2a00      	cmp	r2, #0
 800cf02:	d000      	beq.n	800cf06 <_strtoul_l.isra.0+0xee>
 800cf04:	4240      	negs	r0, r0
 800cf06:	2f00      	cmp	r7, #0
 800cf08:	d0f7      	beq.n	800cefa <_strtoul_l.isra.0+0xe2>
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d001      	beq.n	800cf12 <_strtoul_l.isra.0+0xfa>
 800cf0e:	1e63      	subs	r3, r4, #1
 800cf10:	9300      	str	r3, [sp, #0]
 800cf12:	9b00      	ldr	r3, [sp, #0]
 800cf14:	603b      	str	r3, [r7, #0]
 800cf16:	e7f0      	b.n	800cefa <_strtoul_l.isra.0+0xe2>
 800cf18:	0800def1 	.word	0x0800def1

0800cf1c <_strtoul_r>:
 800cf1c:	b510      	push	{r4, lr}
 800cf1e:	f7ff ff7b 	bl	800ce18 <_strtoul_l.isra.0>
 800cf22:	bd10      	pop	{r4, pc}

0800cf24 <memmove>:
 800cf24:	b510      	push	{r4, lr}
 800cf26:	4288      	cmp	r0, r1
 800cf28:	d902      	bls.n	800cf30 <memmove+0xc>
 800cf2a:	188b      	adds	r3, r1, r2
 800cf2c:	4298      	cmp	r0, r3
 800cf2e:	d308      	bcc.n	800cf42 <memmove+0x1e>
 800cf30:	2300      	movs	r3, #0
 800cf32:	429a      	cmp	r2, r3
 800cf34:	d007      	beq.n	800cf46 <memmove+0x22>
 800cf36:	5ccc      	ldrb	r4, [r1, r3]
 800cf38:	54c4      	strb	r4, [r0, r3]
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	e7f9      	b.n	800cf32 <memmove+0xe>
 800cf3e:	5c8b      	ldrb	r3, [r1, r2]
 800cf40:	5483      	strb	r3, [r0, r2]
 800cf42:	3a01      	subs	r2, #1
 800cf44:	d2fb      	bcs.n	800cf3e <memmove+0x1a>
 800cf46:	bd10      	pop	{r4, pc}

0800cf48 <_sbrk_r>:
 800cf48:	2300      	movs	r3, #0
 800cf4a:	b570      	push	{r4, r5, r6, lr}
 800cf4c:	4d06      	ldr	r5, [pc, #24]	@ (800cf68 <_sbrk_r+0x20>)
 800cf4e:	0004      	movs	r4, r0
 800cf50:	0008      	movs	r0, r1
 800cf52:	602b      	str	r3, [r5, #0]
 800cf54:	f7f9 fe26 	bl	8006ba4 <_sbrk>
 800cf58:	1c43      	adds	r3, r0, #1
 800cf5a:	d103      	bne.n	800cf64 <_sbrk_r+0x1c>
 800cf5c:	682b      	ldr	r3, [r5, #0]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d000      	beq.n	800cf64 <_sbrk_r+0x1c>
 800cf62:	6023      	str	r3, [r4, #0]
 800cf64:	bd70      	pop	{r4, r5, r6, pc}
 800cf66:	46c0      	nop			@ (mov r8, r8)
 800cf68:	20000914 	.word	0x20000914

0800cf6c <__assert_func>:
 800cf6c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800cf6e:	0014      	movs	r4, r2
 800cf70:	001a      	movs	r2, r3
 800cf72:	4b09      	ldr	r3, [pc, #36]	@ (800cf98 <__assert_func+0x2c>)
 800cf74:	0005      	movs	r5, r0
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	000e      	movs	r6, r1
 800cf7a:	68d8      	ldr	r0, [r3, #12]
 800cf7c:	4b07      	ldr	r3, [pc, #28]	@ (800cf9c <__assert_func+0x30>)
 800cf7e:	2c00      	cmp	r4, #0
 800cf80:	d101      	bne.n	800cf86 <__assert_func+0x1a>
 800cf82:	4b07      	ldr	r3, [pc, #28]	@ (800cfa0 <__assert_func+0x34>)
 800cf84:	001c      	movs	r4, r3
 800cf86:	4907      	ldr	r1, [pc, #28]	@ (800cfa4 <__assert_func+0x38>)
 800cf88:	9301      	str	r3, [sp, #4]
 800cf8a:	9402      	str	r4, [sp, #8]
 800cf8c:	002b      	movs	r3, r5
 800cf8e:	9600      	str	r6, [sp, #0]
 800cf90:	f000 f852 	bl	800d038 <fiprintf>
 800cf94:	f000 f86d 	bl	800d072 <abort>
 800cf98:	20000018 	.word	0x20000018
 800cf9c:	0800ddb6 	.word	0x0800ddb6
 800cfa0:	0800ddf1 	.word	0x0800ddf1
 800cfa4:	0800ddc3 	.word	0x0800ddc3

0800cfa8 <_calloc_r>:
 800cfa8:	b570      	push	{r4, r5, r6, lr}
 800cfaa:	0c0b      	lsrs	r3, r1, #16
 800cfac:	0c15      	lsrs	r5, r2, #16
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d11e      	bne.n	800cff0 <_calloc_r+0x48>
 800cfb2:	2d00      	cmp	r5, #0
 800cfb4:	d10c      	bne.n	800cfd0 <_calloc_r+0x28>
 800cfb6:	b289      	uxth	r1, r1
 800cfb8:	b294      	uxth	r4, r2
 800cfba:	434c      	muls	r4, r1
 800cfbc:	0021      	movs	r1, r4
 800cfbe:	f7fe ffb7 	bl	800bf30 <_malloc_r>
 800cfc2:	1e05      	subs	r5, r0, #0
 800cfc4:	d01b      	beq.n	800cffe <_calloc_r+0x56>
 800cfc6:	0022      	movs	r2, r4
 800cfc8:	2100      	movs	r1, #0
 800cfca:	f7fd fd0b 	bl	800a9e4 <memset>
 800cfce:	e016      	b.n	800cffe <_calloc_r+0x56>
 800cfd0:	1c2b      	adds	r3, r5, #0
 800cfd2:	1c0c      	adds	r4, r1, #0
 800cfd4:	b289      	uxth	r1, r1
 800cfd6:	b292      	uxth	r2, r2
 800cfd8:	434a      	muls	r2, r1
 800cfda:	b29b      	uxth	r3, r3
 800cfdc:	b2a1      	uxth	r1, r4
 800cfde:	4359      	muls	r1, r3
 800cfe0:	0c14      	lsrs	r4, r2, #16
 800cfe2:	190c      	adds	r4, r1, r4
 800cfe4:	0c23      	lsrs	r3, r4, #16
 800cfe6:	d107      	bne.n	800cff8 <_calloc_r+0x50>
 800cfe8:	0424      	lsls	r4, r4, #16
 800cfea:	b292      	uxth	r2, r2
 800cfec:	4314      	orrs	r4, r2
 800cfee:	e7e5      	b.n	800cfbc <_calloc_r+0x14>
 800cff0:	2d00      	cmp	r5, #0
 800cff2:	d101      	bne.n	800cff8 <_calloc_r+0x50>
 800cff4:	1c14      	adds	r4, r2, #0
 800cff6:	e7ed      	b.n	800cfd4 <_calloc_r+0x2c>
 800cff8:	230c      	movs	r3, #12
 800cffa:	2500      	movs	r5, #0
 800cffc:	6003      	str	r3, [r0, #0]
 800cffe:	0028      	movs	r0, r5
 800d000:	bd70      	pop	{r4, r5, r6, pc}

0800d002 <__ascii_mbtowc>:
 800d002:	b082      	sub	sp, #8
 800d004:	2900      	cmp	r1, #0
 800d006:	d100      	bne.n	800d00a <__ascii_mbtowc+0x8>
 800d008:	a901      	add	r1, sp, #4
 800d00a:	1e10      	subs	r0, r2, #0
 800d00c:	d006      	beq.n	800d01c <__ascii_mbtowc+0x1a>
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d006      	beq.n	800d020 <__ascii_mbtowc+0x1e>
 800d012:	7813      	ldrb	r3, [r2, #0]
 800d014:	600b      	str	r3, [r1, #0]
 800d016:	7810      	ldrb	r0, [r2, #0]
 800d018:	1e43      	subs	r3, r0, #1
 800d01a:	4198      	sbcs	r0, r3
 800d01c:	b002      	add	sp, #8
 800d01e:	4770      	bx	lr
 800d020:	2002      	movs	r0, #2
 800d022:	4240      	negs	r0, r0
 800d024:	e7fa      	b.n	800d01c <__ascii_mbtowc+0x1a>

0800d026 <_malloc_usable_size_r>:
 800d026:	1f0b      	subs	r3, r1, #4
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	1f18      	subs	r0, r3, #4
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	da01      	bge.n	800d034 <_malloc_usable_size_r+0xe>
 800d030:	580b      	ldr	r3, [r1, r0]
 800d032:	18c0      	adds	r0, r0, r3
 800d034:	4770      	bx	lr
	...

0800d038 <fiprintf>:
 800d038:	b40e      	push	{r1, r2, r3}
 800d03a:	b517      	push	{r0, r1, r2, r4, lr}
 800d03c:	4c05      	ldr	r4, [pc, #20]	@ (800d054 <fiprintf+0x1c>)
 800d03e:	ab05      	add	r3, sp, #20
 800d040:	cb04      	ldmia	r3!, {r2}
 800d042:	0001      	movs	r1, r0
 800d044:	6820      	ldr	r0, [r4, #0]
 800d046:	9301      	str	r3, [sp, #4]
 800d048:	f000 f842 	bl	800d0d0 <_vfiprintf_r>
 800d04c:	bc1e      	pop	{r1, r2, r3, r4}
 800d04e:	bc08      	pop	{r3}
 800d050:	b003      	add	sp, #12
 800d052:	4718      	bx	r3
 800d054:	20000018 	.word	0x20000018

0800d058 <__ascii_wctomb>:
 800d058:	0003      	movs	r3, r0
 800d05a:	1e08      	subs	r0, r1, #0
 800d05c:	d005      	beq.n	800d06a <__ascii_wctomb+0x12>
 800d05e:	2aff      	cmp	r2, #255	@ 0xff
 800d060:	d904      	bls.n	800d06c <__ascii_wctomb+0x14>
 800d062:	228a      	movs	r2, #138	@ 0x8a
 800d064:	2001      	movs	r0, #1
 800d066:	601a      	str	r2, [r3, #0]
 800d068:	4240      	negs	r0, r0
 800d06a:	4770      	bx	lr
 800d06c:	2001      	movs	r0, #1
 800d06e:	700a      	strb	r2, [r1, #0]
 800d070:	e7fb      	b.n	800d06a <__ascii_wctomb+0x12>

0800d072 <abort>:
 800d072:	2006      	movs	r0, #6
 800d074:	b510      	push	{r4, lr}
 800d076:	f000 fa7b 	bl	800d570 <raise>
 800d07a:	2001      	movs	r0, #1
 800d07c:	f7f9 fd1f 	bl	8006abe <_exit>

0800d080 <__sfputc_r>:
 800d080:	6893      	ldr	r3, [r2, #8]
 800d082:	b510      	push	{r4, lr}
 800d084:	3b01      	subs	r3, #1
 800d086:	6093      	str	r3, [r2, #8]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	da04      	bge.n	800d096 <__sfputc_r+0x16>
 800d08c:	6994      	ldr	r4, [r2, #24]
 800d08e:	42a3      	cmp	r3, r4
 800d090:	db07      	blt.n	800d0a2 <__sfputc_r+0x22>
 800d092:	290a      	cmp	r1, #10
 800d094:	d005      	beq.n	800d0a2 <__sfputc_r+0x22>
 800d096:	6813      	ldr	r3, [r2, #0]
 800d098:	1c58      	adds	r0, r3, #1
 800d09a:	6010      	str	r0, [r2, #0]
 800d09c:	7019      	strb	r1, [r3, #0]
 800d09e:	0008      	movs	r0, r1
 800d0a0:	bd10      	pop	{r4, pc}
 800d0a2:	f000 f931 	bl	800d308 <__swbuf_r>
 800d0a6:	0001      	movs	r1, r0
 800d0a8:	e7f9      	b.n	800d09e <__sfputc_r+0x1e>

0800d0aa <__sfputs_r>:
 800d0aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ac:	0006      	movs	r6, r0
 800d0ae:	000f      	movs	r7, r1
 800d0b0:	0014      	movs	r4, r2
 800d0b2:	18d5      	adds	r5, r2, r3
 800d0b4:	42ac      	cmp	r4, r5
 800d0b6:	d101      	bne.n	800d0bc <__sfputs_r+0x12>
 800d0b8:	2000      	movs	r0, #0
 800d0ba:	e007      	b.n	800d0cc <__sfputs_r+0x22>
 800d0bc:	7821      	ldrb	r1, [r4, #0]
 800d0be:	003a      	movs	r2, r7
 800d0c0:	0030      	movs	r0, r6
 800d0c2:	f7ff ffdd 	bl	800d080 <__sfputc_r>
 800d0c6:	3401      	adds	r4, #1
 800d0c8:	1c43      	adds	r3, r0, #1
 800d0ca:	d1f3      	bne.n	800d0b4 <__sfputs_r+0xa>
 800d0cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d0d0 <_vfiprintf_r>:
 800d0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0d2:	b0a1      	sub	sp, #132	@ 0x84
 800d0d4:	000f      	movs	r7, r1
 800d0d6:	0015      	movs	r5, r2
 800d0d8:	001e      	movs	r6, r3
 800d0da:	9003      	str	r0, [sp, #12]
 800d0dc:	2800      	cmp	r0, #0
 800d0de:	d004      	beq.n	800d0ea <_vfiprintf_r+0x1a>
 800d0e0:	6a03      	ldr	r3, [r0, #32]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d101      	bne.n	800d0ea <_vfiprintf_r+0x1a>
 800d0e6:	f7fd fc49 	bl	800a97c <__sinit>
 800d0ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0ec:	07db      	lsls	r3, r3, #31
 800d0ee:	d405      	bmi.n	800d0fc <_vfiprintf_r+0x2c>
 800d0f0:	89bb      	ldrh	r3, [r7, #12]
 800d0f2:	059b      	lsls	r3, r3, #22
 800d0f4:	d402      	bmi.n	800d0fc <_vfiprintf_r+0x2c>
 800d0f6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d0f8:	f7fd fce3 	bl	800aac2 <__retarget_lock_acquire_recursive>
 800d0fc:	89bb      	ldrh	r3, [r7, #12]
 800d0fe:	071b      	lsls	r3, r3, #28
 800d100:	d502      	bpl.n	800d108 <_vfiprintf_r+0x38>
 800d102:	693b      	ldr	r3, [r7, #16]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d113      	bne.n	800d130 <_vfiprintf_r+0x60>
 800d108:	0039      	movs	r1, r7
 800d10a:	9803      	ldr	r0, [sp, #12]
 800d10c:	f000 f93e 	bl	800d38c <__swsetup_r>
 800d110:	2800      	cmp	r0, #0
 800d112:	d00d      	beq.n	800d130 <_vfiprintf_r+0x60>
 800d114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d116:	07db      	lsls	r3, r3, #31
 800d118:	d503      	bpl.n	800d122 <_vfiprintf_r+0x52>
 800d11a:	2001      	movs	r0, #1
 800d11c:	4240      	negs	r0, r0
 800d11e:	b021      	add	sp, #132	@ 0x84
 800d120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d122:	89bb      	ldrh	r3, [r7, #12]
 800d124:	059b      	lsls	r3, r3, #22
 800d126:	d4f8      	bmi.n	800d11a <_vfiprintf_r+0x4a>
 800d128:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d12a:	f7fd fccb 	bl	800aac4 <__retarget_lock_release_recursive>
 800d12e:	e7f4      	b.n	800d11a <_vfiprintf_r+0x4a>
 800d130:	2300      	movs	r3, #0
 800d132:	ac08      	add	r4, sp, #32
 800d134:	6163      	str	r3, [r4, #20]
 800d136:	3320      	adds	r3, #32
 800d138:	7663      	strb	r3, [r4, #25]
 800d13a:	3310      	adds	r3, #16
 800d13c:	76a3      	strb	r3, [r4, #26]
 800d13e:	9607      	str	r6, [sp, #28]
 800d140:	002e      	movs	r6, r5
 800d142:	7833      	ldrb	r3, [r6, #0]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d001      	beq.n	800d14c <_vfiprintf_r+0x7c>
 800d148:	2b25      	cmp	r3, #37	@ 0x25
 800d14a:	d148      	bne.n	800d1de <_vfiprintf_r+0x10e>
 800d14c:	1b73      	subs	r3, r6, r5
 800d14e:	9305      	str	r3, [sp, #20]
 800d150:	42ae      	cmp	r6, r5
 800d152:	d00b      	beq.n	800d16c <_vfiprintf_r+0x9c>
 800d154:	002a      	movs	r2, r5
 800d156:	0039      	movs	r1, r7
 800d158:	9803      	ldr	r0, [sp, #12]
 800d15a:	f7ff ffa6 	bl	800d0aa <__sfputs_r>
 800d15e:	3001      	adds	r0, #1
 800d160:	d100      	bne.n	800d164 <_vfiprintf_r+0x94>
 800d162:	e0ae      	b.n	800d2c2 <_vfiprintf_r+0x1f2>
 800d164:	6963      	ldr	r3, [r4, #20]
 800d166:	9a05      	ldr	r2, [sp, #20]
 800d168:	189b      	adds	r3, r3, r2
 800d16a:	6163      	str	r3, [r4, #20]
 800d16c:	7833      	ldrb	r3, [r6, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d100      	bne.n	800d174 <_vfiprintf_r+0xa4>
 800d172:	e0a6      	b.n	800d2c2 <_vfiprintf_r+0x1f2>
 800d174:	2201      	movs	r2, #1
 800d176:	2300      	movs	r3, #0
 800d178:	4252      	negs	r2, r2
 800d17a:	6062      	str	r2, [r4, #4]
 800d17c:	a904      	add	r1, sp, #16
 800d17e:	3254      	adds	r2, #84	@ 0x54
 800d180:	1852      	adds	r2, r2, r1
 800d182:	1c75      	adds	r5, r6, #1
 800d184:	6023      	str	r3, [r4, #0]
 800d186:	60e3      	str	r3, [r4, #12]
 800d188:	60a3      	str	r3, [r4, #8]
 800d18a:	7013      	strb	r3, [r2, #0]
 800d18c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d18e:	4b59      	ldr	r3, [pc, #356]	@ (800d2f4 <_vfiprintf_r+0x224>)
 800d190:	2205      	movs	r2, #5
 800d192:	0018      	movs	r0, r3
 800d194:	7829      	ldrb	r1, [r5, #0]
 800d196:	9305      	str	r3, [sp, #20]
 800d198:	f7fd fcac 	bl	800aaf4 <memchr>
 800d19c:	1c6e      	adds	r6, r5, #1
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	d11f      	bne.n	800d1e2 <_vfiprintf_r+0x112>
 800d1a2:	6822      	ldr	r2, [r4, #0]
 800d1a4:	06d3      	lsls	r3, r2, #27
 800d1a6:	d504      	bpl.n	800d1b2 <_vfiprintf_r+0xe2>
 800d1a8:	2353      	movs	r3, #83	@ 0x53
 800d1aa:	a904      	add	r1, sp, #16
 800d1ac:	185b      	adds	r3, r3, r1
 800d1ae:	2120      	movs	r1, #32
 800d1b0:	7019      	strb	r1, [r3, #0]
 800d1b2:	0713      	lsls	r3, r2, #28
 800d1b4:	d504      	bpl.n	800d1c0 <_vfiprintf_r+0xf0>
 800d1b6:	2353      	movs	r3, #83	@ 0x53
 800d1b8:	a904      	add	r1, sp, #16
 800d1ba:	185b      	adds	r3, r3, r1
 800d1bc:	212b      	movs	r1, #43	@ 0x2b
 800d1be:	7019      	strb	r1, [r3, #0]
 800d1c0:	782b      	ldrb	r3, [r5, #0]
 800d1c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1c4:	d016      	beq.n	800d1f4 <_vfiprintf_r+0x124>
 800d1c6:	002e      	movs	r6, r5
 800d1c8:	2100      	movs	r1, #0
 800d1ca:	200a      	movs	r0, #10
 800d1cc:	68e3      	ldr	r3, [r4, #12]
 800d1ce:	7832      	ldrb	r2, [r6, #0]
 800d1d0:	1c75      	adds	r5, r6, #1
 800d1d2:	3a30      	subs	r2, #48	@ 0x30
 800d1d4:	2a09      	cmp	r2, #9
 800d1d6:	d950      	bls.n	800d27a <_vfiprintf_r+0x1aa>
 800d1d8:	2900      	cmp	r1, #0
 800d1da:	d111      	bne.n	800d200 <_vfiprintf_r+0x130>
 800d1dc:	e017      	b.n	800d20e <_vfiprintf_r+0x13e>
 800d1de:	3601      	adds	r6, #1
 800d1e0:	e7af      	b.n	800d142 <_vfiprintf_r+0x72>
 800d1e2:	9b05      	ldr	r3, [sp, #20]
 800d1e4:	6822      	ldr	r2, [r4, #0]
 800d1e6:	1ac0      	subs	r0, r0, r3
 800d1e8:	2301      	movs	r3, #1
 800d1ea:	4083      	lsls	r3, r0
 800d1ec:	4313      	orrs	r3, r2
 800d1ee:	0035      	movs	r5, r6
 800d1f0:	6023      	str	r3, [r4, #0]
 800d1f2:	e7cc      	b.n	800d18e <_vfiprintf_r+0xbe>
 800d1f4:	9b07      	ldr	r3, [sp, #28]
 800d1f6:	1d19      	adds	r1, r3, #4
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	9107      	str	r1, [sp, #28]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	db01      	blt.n	800d204 <_vfiprintf_r+0x134>
 800d200:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d202:	e004      	b.n	800d20e <_vfiprintf_r+0x13e>
 800d204:	425b      	negs	r3, r3
 800d206:	60e3      	str	r3, [r4, #12]
 800d208:	2302      	movs	r3, #2
 800d20a:	4313      	orrs	r3, r2
 800d20c:	6023      	str	r3, [r4, #0]
 800d20e:	7833      	ldrb	r3, [r6, #0]
 800d210:	2b2e      	cmp	r3, #46	@ 0x2e
 800d212:	d10c      	bne.n	800d22e <_vfiprintf_r+0x15e>
 800d214:	7873      	ldrb	r3, [r6, #1]
 800d216:	2b2a      	cmp	r3, #42	@ 0x2a
 800d218:	d134      	bne.n	800d284 <_vfiprintf_r+0x1b4>
 800d21a:	9b07      	ldr	r3, [sp, #28]
 800d21c:	3602      	adds	r6, #2
 800d21e:	1d1a      	adds	r2, r3, #4
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	9207      	str	r2, [sp, #28]
 800d224:	2b00      	cmp	r3, #0
 800d226:	da01      	bge.n	800d22c <_vfiprintf_r+0x15c>
 800d228:	2301      	movs	r3, #1
 800d22a:	425b      	negs	r3, r3
 800d22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d22e:	4d32      	ldr	r5, [pc, #200]	@ (800d2f8 <_vfiprintf_r+0x228>)
 800d230:	2203      	movs	r2, #3
 800d232:	0028      	movs	r0, r5
 800d234:	7831      	ldrb	r1, [r6, #0]
 800d236:	f7fd fc5d 	bl	800aaf4 <memchr>
 800d23a:	2800      	cmp	r0, #0
 800d23c:	d006      	beq.n	800d24c <_vfiprintf_r+0x17c>
 800d23e:	2340      	movs	r3, #64	@ 0x40
 800d240:	1b40      	subs	r0, r0, r5
 800d242:	4083      	lsls	r3, r0
 800d244:	6822      	ldr	r2, [r4, #0]
 800d246:	3601      	adds	r6, #1
 800d248:	4313      	orrs	r3, r2
 800d24a:	6023      	str	r3, [r4, #0]
 800d24c:	7831      	ldrb	r1, [r6, #0]
 800d24e:	2206      	movs	r2, #6
 800d250:	482a      	ldr	r0, [pc, #168]	@ (800d2fc <_vfiprintf_r+0x22c>)
 800d252:	1c75      	adds	r5, r6, #1
 800d254:	7621      	strb	r1, [r4, #24]
 800d256:	f7fd fc4d 	bl	800aaf4 <memchr>
 800d25a:	2800      	cmp	r0, #0
 800d25c:	d040      	beq.n	800d2e0 <_vfiprintf_r+0x210>
 800d25e:	4b28      	ldr	r3, [pc, #160]	@ (800d300 <_vfiprintf_r+0x230>)
 800d260:	2b00      	cmp	r3, #0
 800d262:	d122      	bne.n	800d2aa <_vfiprintf_r+0x1da>
 800d264:	2207      	movs	r2, #7
 800d266:	9b07      	ldr	r3, [sp, #28]
 800d268:	3307      	adds	r3, #7
 800d26a:	4393      	bics	r3, r2
 800d26c:	3308      	adds	r3, #8
 800d26e:	9307      	str	r3, [sp, #28]
 800d270:	6963      	ldr	r3, [r4, #20]
 800d272:	9a04      	ldr	r2, [sp, #16]
 800d274:	189b      	adds	r3, r3, r2
 800d276:	6163      	str	r3, [r4, #20]
 800d278:	e762      	b.n	800d140 <_vfiprintf_r+0x70>
 800d27a:	4343      	muls	r3, r0
 800d27c:	002e      	movs	r6, r5
 800d27e:	2101      	movs	r1, #1
 800d280:	189b      	adds	r3, r3, r2
 800d282:	e7a4      	b.n	800d1ce <_vfiprintf_r+0xfe>
 800d284:	2300      	movs	r3, #0
 800d286:	200a      	movs	r0, #10
 800d288:	0019      	movs	r1, r3
 800d28a:	3601      	adds	r6, #1
 800d28c:	6063      	str	r3, [r4, #4]
 800d28e:	7832      	ldrb	r2, [r6, #0]
 800d290:	1c75      	adds	r5, r6, #1
 800d292:	3a30      	subs	r2, #48	@ 0x30
 800d294:	2a09      	cmp	r2, #9
 800d296:	d903      	bls.n	800d2a0 <_vfiprintf_r+0x1d0>
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d0c8      	beq.n	800d22e <_vfiprintf_r+0x15e>
 800d29c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d29e:	e7c6      	b.n	800d22e <_vfiprintf_r+0x15e>
 800d2a0:	4341      	muls	r1, r0
 800d2a2:	002e      	movs	r6, r5
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	1889      	adds	r1, r1, r2
 800d2a8:	e7f1      	b.n	800d28e <_vfiprintf_r+0x1be>
 800d2aa:	aa07      	add	r2, sp, #28
 800d2ac:	9200      	str	r2, [sp, #0]
 800d2ae:	0021      	movs	r1, r4
 800d2b0:	003a      	movs	r2, r7
 800d2b2:	4b14      	ldr	r3, [pc, #80]	@ (800d304 <_vfiprintf_r+0x234>)
 800d2b4:	9803      	ldr	r0, [sp, #12]
 800d2b6:	f7fc fe69 	bl	8009f8c <_printf_float>
 800d2ba:	9004      	str	r0, [sp, #16]
 800d2bc:	9b04      	ldr	r3, [sp, #16]
 800d2be:	3301      	adds	r3, #1
 800d2c0:	d1d6      	bne.n	800d270 <_vfiprintf_r+0x1a0>
 800d2c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d2c4:	07db      	lsls	r3, r3, #31
 800d2c6:	d405      	bmi.n	800d2d4 <_vfiprintf_r+0x204>
 800d2c8:	89bb      	ldrh	r3, [r7, #12]
 800d2ca:	059b      	lsls	r3, r3, #22
 800d2cc:	d402      	bmi.n	800d2d4 <_vfiprintf_r+0x204>
 800d2ce:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d2d0:	f7fd fbf8 	bl	800aac4 <__retarget_lock_release_recursive>
 800d2d4:	89bb      	ldrh	r3, [r7, #12]
 800d2d6:	065b      	lsls	r3, r3, #25
 800d2d8:	d500      	bpl.n	800d2dc <_vfiprintf_r+0x20c>
 800d2da:	e71e      	b.n	800d11a <_vfiprintf_r+0x4a>
 800d2dc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d2de:	e71e      	b.n	800d11e <_vfiprintf_r+0x4e>
 800d2e0:	aa07      	add	r2, sp, #28
 800d2e2:	9200      	str	r2, [sp, #0]
 800d2e4:	0021      	movs	r1, r4
 800d2e6:	003a      	movs	r2, r7
 800d2e8:	4b06      	ldr	r3, [pc, #24]	@ (800d304 <_vfiprintf_r+0x234>)
 800d2ea:	9803      	ldr	r0, [sp, #12]
 800d2ec:	f7fd f8fc 	bl	800a4e8 <_printf_i>
 800d2f0:	e7e3      	b.n	800d2ba <_vfiprintf_r+0x1ea>
 800d2f2:	46c0      	nop			@ (mov r8, r8)
 800d2f4:	0800dd27 	.word	0x0800dd27
 800d2f8:	0800dd2d 	.word	0x0800dd2d
 800d2fc:	0800dd31 	.word	0x0800dd31
 800d300:	08009f8d 	.word	0x08009f8d
 800d304:	0800d0ab 	.word	0x0800d0ab

0800d308 <__swbuf_r>:
 800d308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d30a:	0006      	movs	r6, r0
 800d30c:	000d      	movs	r5, r1
 800d30e:	0014      	movs	r4, r2
 800d310:	2800      	cmp	r0, #0
 800d312:	d004      	beq.n	800d31e <__swbuf_r+0x16>
 800d314:	6a03      	ldr	r3, [r0, #32]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d101      	bne.n	800d31e <__swbuf_r+0x16>
 800d31a:	f7fd fb2f 	bl	800a97c <__sinit>
 800d31e:	69a3      	ldr	r3, [r4, #24]
 800d320:	60a3      	str	r3, [r4, #8]
 800d322:	89a3      	ldrh	r3, [r4, #12]
 800d324:	071b      	lsls	r3, r3, #28
 800d326:	d502      	bpl.n	800d32e <__swbuf_r+0x26>
 800d328:	6923      	ldr	r3, [r4, #16]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d109      	bne.n	800d342 <__swbuf_r+0x3a>
 800d32e:	0021      	movs	r1, r4
 800d330:	0030      	movs	r0, r6
 800d332:	f000 f82b 	bl	800d38c <__swsetup_r>
 800d336:	2800      	cmp	r0, #0
 800d338:	d003      	beq.n	800d342 <__swbuf_r+0x3a>
 800d33a:	2501      	movs	r5, #1
 800d33c:	426d      	negs	r5, r5
 800d33e:	0028      	movs	r0, r5
 800d340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d342:	6923      	ldr	r3, [r4, #16]
 800d344:	6820      	ldr	r0, [r4, #0]
 800d346:	b2ef      	uxtb	r7, r5
 800d348:	1ac0      	subs	r0, r0, r3
 800d34a:	6963      	ldr	r3, [r4, #20]
 800d34c:	b2ed      	uxtb	r5, r5
 800d34e:	4283      	cmp	r3, r0
 800d350:	dc05      	bgt.n	800d35e <__swbuf_r+0x56>
 800d352:	0021      	movs	r1, r4
 800d354:	0030      	movs	r0, r6
 800d356:	f7ff f88b 	bl	800c470 <_fflush_r>
 800d35a:	2800      	cmp	r0, #0
 800d35c:	d1ed      	bne.n	800d33a <__swbuf_r+0x32>
 800d35e:	68a3      	ldr	r3, [r4, #8]
 800d360:	3001      	adds	r0, #1
 800d362:	3b01      	subs	r3, #1
 800d364:	60a3      	str	r3, [r4, #8]
 800d366:	6823      	ldr	r3, [r4, #0]
 800d368:	1c5a      	adds	r2, r3, #1
 800d36a:	6022      	str	r2, [r4, #0]
 800d36c:	701f      	strb	r7, [r3, #0]
 800d36e:	6963      	ldr	r3, [r4, #20]
 800d370:	4283      	cmp	r3, r0
 800d372:	d004      	beq.n	800d37e <__swbuf_r+0x76>
 800d374:	89a3      	ldrh	r3, [r4, #12]
 800d376:	07db      	lsls	r3, r3, #31
 800d378:	d5e1      	bpl.n	800d33e <__swbuf_r+0x36>
 800d37a:	2d0a      	cmp	r5, #10
 800d37c:	d1df      	bne.n	800d33e <__swbuf_r+0x36>
 800d37e:	0021      	movs	r1, r4
 800d380:	0030      	movs	r0, r6
 800d382:	f7ff f875 	bl	800c470 <_fflush_r>
 800d386:	2800      	cmp	r0, #0
 800d388:	d0d9      	beq.n	800d33e <__swbuf_r+0x36>
 800d38a:	e7d6      	b.n	800d33a <__swbuf_r+0x32>

0800d38c <__swsetup_r>:
 800d38c:	4b2d      	ldr	r3, [pc, #180]	@ (800d444 <__swsetup_r+0xb8>)
 800d38e:	b570      	push	{r4, r5, r6, lr}
 800d390:	0005      	movs	r5, r0
 800d392:	6818      	ldr	r0, [r3, #0]
 800d394:	000c      	movs	r4, r1
 800d396:	2800      	cmp	r0, #0
 800d398:	d004      	beq.n	800d3a4 <__swsetup_r+0x18>
 800d39a:	6a03      	ldr	r3, [r0, #32]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d101      	bne.n	800d3a4 <__swsetup_r+0x18>
 800d3a0:	f7fd faec 	bl	800a97c <__sinit>
 800d3a4:	220c      	movs	r2, #12
 800d3a6:	5ea3      	ldrsh	r3, [r4, r2]
 800d3a8:	071a      	lsls	r2, r3, #28
 800d3aa:	d423      	bmi.n	800d3f4 <__swsetup_r+0x68>
 800d3ac:	06da      	lsls	r2, r3, #27
 800d3ae:	d407      	bmi.n	800d3c0 <__swsetup_r+0x34>
 800d3b0:	2209      	movs	r2, #9
 800d3b2:	602a      	str	r2, [r5, #0]
 800d3b4:	2240      	movs	r2, #64	@ 0x40
 800d3b6:	2001      	movs	r0, #1
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	81a3      	strh	r3, [r4, #12]
 800d3bc:	4240      	negs	r0, r0
 800d3be:	e03a      	b.n	800d436 <__swsetup_r+0xaa>
 800d3c0:	075b      	lsls	r3, r3, #29
 800d3c2:	d513      	bpl.n	800d3ec <__swsetup_r+0x60>
 800d3c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3c6:	2900      	cmp	r1, #0
 800d3c8:	d008      	beq.n	800d3dc <__swsetup_r+0x50>
 800d3ca:	0023      	movs	r3, r4
 800d3cc:	3344      	adds	r3, #68	@ 0x44
 800d3ce:	4299      	cmp	r1, r3
 800d3d0:	d002      	beq.n	800d3d8 <__swsetup_r+0x4c>
 800d3d2:	0028      	movs	r0, r5
 800d3d4:	f7fe fa18 	bl	800b808 <_free_r>
 800d3d8:	2300      	movs	r3, #0
 800d3da:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3dc:	2224      	movs	r2, #36	@ 0x24
 800d3de:	89a3      	ldrh	r3, [r4, #12]
 800d3e0:	4393      	bics	r3, r2
 800d3e2:	81a3      	strh	r3, [r4, #12]
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	6063      	str	r3, [r4, #4]
 800d3e8:	6923      	ldr	r3, [r4, #16]
 800d3ea:	6023      	str	r3, [r4, #0]
 800d3ec:	2308      	movs	r3, #8
 800d3ee:	89a2      	ldrh	r2, [r4, #12]
 800d3f0:	4313      	orrs	r3, r2
 800d3f2:	81a3      	strh	r3, [r4, #12]
 800d3f4:	6923      	ldr	r3, [r4, #16]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d10b      	bne.n	800d412 <__swsetup_r+0x86>
 800d3fa:	21a0      	movs	r1, #160	@ 0xa0
 800d3fc:	2280      	movs	r2, #128	@ 0x80
 800d3fe:	89a3      	ldrh	r3, [r4, #12]
 800d400:	0089      	lsls	r1, r1, #2
 800d402:	0092      	lsls	r2, r2, #2
 800d404:	400b      	ands	r3, r1
 800d406:	4293      	cmp	r3, r2
 800d408:	d003      	beq.n	800d412 <__swsetup_r+0x86>
 800d40a:	0021      	movs	r1, r4
 800d40c:	0028      	movs	r0, r5
 800d40e:	f000 f845 	bl	800d49c <__smakebuf_r>
 800d412:	220c      	movs	r2, #12
 800d414:	5ea3      	ldrsh	r3, [r4, r2]
 800d416:	2101      	movs	r1, #1
 800d418:	001a      	movs	r2, r3
 800d41a:	400a      	ands	r2, r1
 800d41c:	420b      	tst	r3, r1
 800d41e:	d00b      	beq.n	800d438 <__swsetup_r+0xac>
 800d420:	2200      	movs	r2, #0
 800d422:	60a2      	str	r2, [r4, #8]
 800d424:	6962      	ldr	r2, [r4, #20]
 800d426:	4252      	negs	r2, r2
 800d428:	61a2      	str	r2, [r4, #24]
 800d42a:	2000      	movs	r0, #0
 800d42c:	6922      	ldr	r2, [r4, #16]
 800d42e:	4282      	cmp	r2, r0
 800d430:	d101      	bne.n	800d436 <__swsetup_r+0xaa>
 800d432:	061a      	lsls	r2, r3, #24
 800d434:	d4be      	bmi.n	800d3b4 <__swsetup_r+0x28>
 800d436:	bd70      	pop	{r4, r5, r6, pc}
 800d438:	0799      	lsls	r1, r3, #30
 800d43a:	d400      	bmi.n	800d43e <__swsetup_r+0xb2>
 800d43c:	6962      	ldr	r2, [r4, #20]
 800d43e:	60a2      	str	r2, [r4, #8]
 800d440:	e7f3      	b.n	800d42a <__swsetup_r+0x9e>
 800d442:	46c0      	nop			@ (mov r8, r8)
 800d444:	20000018 	.word	0x20000018

0800d448 <__swhatbuf_r>:
 800d448:	b570      	push	{r4, r5, r6, lr}
 800d44a:	000e      	movs	r6, r1
 800d44c:	001d      	movs	r5, r3
 800d44e:	230e      	movs	r3, #14
 800d450:	5ec9      	ldrsh	r1, [r1, r3]
 800d452:	0014      	movs	r4, r2
 800d454:	b096      	sub	sp, #88	@ 0x58
 800d456:	2900      	cmp	r1, #0
 800d458:	da0c      	bge.n	800d474 <__swhatbuf_r+0x2c>
 800d45a:	89b2      	ldrh	r2, [r6, #12]
 800d45c:	2380      	movs	r3, #128	@ 0x80
 800d45e:	0011      	movs	r1, r2
 800d460:	4019      	ands	r1, r3
 800d462:	421a      	tst	r2, r3
 800d464:	d114      	bne.n	800d490 <__swhatbuf_r+0x48>
 800d466:	2380      	movs	r3, #128	@ 0x80
 800d468:	00db      	lsls	r3, r3, #3
 800d46a:	2000      	movs	r0, #0
 800d46c:	6029      	str	r1, [r5, #0]
 800d46e:	6023      	str	r3, [r4, #0]
 800d470:	b016      	add	sp, #88	@ 0x58
 800d472:	bd70      	pop	{r4, r5, r6, pc}
 800d474:	466a      	mov	r2, sp
 800d476:	f000 f8ad 	bl	800d5d4 <_fstat_r>
 800d47a:	2800      	cmp	r0, #0
 800d47c:	dbed      	blt.n	800d45a <__swhatbuf_r+0x12>
 800d47e:	23f0      	movs	r3, #240	@ 0xf0
 800d480:	9901      	ldr	r1, [sp, #4]
 800d482:	021b      	lsls	r3, r3, #8
 800d484:	4019      	ands	r1, r3
 800d486:	4b04      	ldr	r3, [pc, #16]	@ (800d498 <__swhatbuf_r+0x50>)
 800d488:	18c9      	adds	r1, r1, r3
 800d48a:	424b      	negs	r3, r1
 800d48c:	4159      	adcs	r1, r3
 800d48e:	e7ea      	b.n	800d466 <__swhatbuf_r+0x1e>
 800d490:	2100      	movs	r1, #0
 800d492:	2340      	movs	r3, #64	@ 0x40
 800d494:	e7e9      	b.n	800d46a <__swhatbuf_r+0x22>
 800d496:	46c0      	nop			@ (mov r8, r8)
 800d498:	ffffe000 	.word	0xffffe000

0800d49c <__smakebuf_r>:
 800d49c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d49e:	2602      	movs	r6, #2
 800d4a0:	898b      	ldrh	r3, [r1, #12]
 800d4a2:	0005      	movs	r5, r0
 800d4a4:	000c      	movs	r4, r1
 800d4a6:	b085      	sub	sp, #20
 800d4a8:	4233      	tst	r3, r6
 800d4aa:	d007      	beq.n	800d4bc <__smakebuf_r+0x20>
 800d4ac:	0023      	movs	r3, r4
 800d4ae:	3347      	adds	r3, #71	@ 0x47
 800d4b0:	6023      	str	r3, [r4, #0]
 800d4b2:	6123      	str	r3, [r4, #16]
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	6163      	str	r3, [r4, #20]
 800d4b8:	b005      	add	sp, #20
 800d4ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4bc:	ab03      	add	r3, sp, #12
 800d4be:	aa02      	add	r2, sp, #8
 800d4c0:	f7ff ffc2 	bl	800d448 <__swhatbuf_r>
 800d4c4:	9f02      	ldr	r7, [sp, #8]
 800d4c6:	9001      	str	r0, [sp, #4]
 800d4c8:	0039      	movs	r1, r7
 800d4ca:	0028      	movs	r0, r5
 800d4cc:	f7fe fd30 	bl	800bf30 <_malloc_r>
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	d108      	bne.n	800d4e6 <__smakebuf_r+0x4a>
 800d4d4:	220c      	movs	r2, #12
 800d4d6:	5ea3      	ldrsh	r3, [r4, r2]
 800d4d8:	059a      	lsls	r2, r3, #22
 800d4da:	d4ed      	bmi.n	800d4b8 <__smakebuf_r+0x1c>
 800d4dc:	2203      	movs	r2, #3
 800d4de:	4393      	bics	r3, r2
 800d4e0:	431e      	orrs	r6, r3
 800d4e2:	81a6      	strh	r6, [r4, #12]
 800d4e4:	e7e2      	b.n	800d4ac <__smakebuf_r+0x10>
 800d4e6:	2380      	movs	r3, #128	@ 0x80
 800d4e8:	89a2      	ldrh	r2, [r4, #12]
 800d4ea:	6020      	str	r0, [r4, #0]
 800d4ec:	4313      	orrs	r3, r2
 800d4ee:	81a3      	strh	r3, [r4, #12]
 800d4f0:	9b03      	ldr	r3, [sp, #12]
 800d4f2:	6120      	str	r0, [r4, #16]
 800d4f4:	6167      	str	r7, [r4, #20]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d00c      	beq.n	800d514 <__smakebuf_r+0x78>
 800d4fa:	0028      	movs	r0, r5
 800d4fc:	230e      	movs	r3, #14
 800d4fe:	5ee1      	ldrsh	r1, [r4, r3]
 800d500:	f000 f840 	bl	800d584 <_isatty_r>
 800d504:	2800      	cmp	r0, #0
 800d506:	d005      	beq.n	800d514 <__smakebuf_r+0x78>
 800d508:	2303      	movs	r3, #3
 800d50a:	89a2      	ldrh	r2, [r4, #12]
 800d50c:	439a      	bics	r2, r3
 800d50e:	3b02      	subs	r3, #2
 800d510:	4313      	orrs	r3, r2
 800d512:	81a3      	strh	r3, [r4, #12]
 800d514:	89a3      	ldrh	r3, [r4, #12]
 800d516:	9a01      	ldr	r2, [sp, #4]
 800d518:	4313      	orrs	r3, r2
 800d51a:	81a3      	strh	r3, [r4, #12]
 800d51c:	e7cc      	b.n	800d4b8 <__smakebuf_r+0x1c>

0800d51e <_raise_r>:
 800d51e:	b570      	push	{r4, r5, r6, lr}
 800d520:	0004      	movs	r4, r0
 800d522:	000d      	movs	r5, r1
 800d524:	291f      	cmp	r1, #31
 800d526:	d904      	bls.n	800d532 <_raise_r+0x14>
 800d528:	2316      	movs	r3, #22
 800d52a:	6003      	str	r3, [r0, #0]
 800d52c:	2001      	movs	r0, #1
 800d52e:	4240      	negs	r0, r0
 800d530:	bd70      	pop	{r4, r5, r6, pc}
 800d532:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d534:	2b00      	cmp	r3, #0
 800d536:	d004      	beq.n	800d542 <_raise_r+0x24>
 800d538:	008a      	lsls	r2, r1, #2
 800d53a:	189b      	adds	r3, r3, r2
 800d53c:	681a      	ldr	r2, [r3, #0]
 800d53e:	2a00      	cmp	r2, #0
 800d540:	d108      	bne.n	800d554 <_raise_r+0x36>
 800d542:	0020      	movs	r0, r4
 800d544:	f000 f842 	bl	800d5cc <_getpid_r>
 800d548:	002a      	movs	r2, r5
 800d54a:	0001      	movs	r1, r0
 800d54c:	0020      	movs	r0, r4
 800d54e:	f000 f82b 	bl	800d5a8 <_kill_r>
 800d552:	e7ed      	b.n	800d530 <_raise_r+0x12>
 800d554:	2a01      	cmp	r2, #1
 800d556:	d009      	beq.n	800d56c <_raise_r+0x4e>
 800d558:	1c51      	adds	r1, r2, #1
 800d55a:	d103      	bne.n	800d564 <_raise_r+0x46>
 800d55c:	2316      	movs	r3, #22
 800d55e:	6003      	str	r3, [r0, #0]
 800d560:	2001      	movs	r0, #1
 800d562:	e7e5      	b.n	800d530 <_raise_r+0x12>
 800d564:	2100      	movs	r1, #0
 800d566:	0028      	movs	r0, r5
 800d568:	6019      	str	r1, [r3, #0]
 800d56a:	4790      	blx	r2
 800d56c:	2000      	movs	r0, #0
 800d56e:	e7df      	b.n	800d530 <_raise_r+0x12>

0800d570 <raise>:
 800d570:	b510      	push	{r4, lr}
 800d572:	4b03      	ldr	r3, [pc, #12]	@ (800d580 <raise+0x10>)
 800d574:	0001      	movs	r1, r0
 800d576:	6818      	ldr	r0, [r3, #0]
 800d578:	f7ff ffd1 	bl	800d51e <_raise_r>
 800d57c:	bd10      	pop	{r4, pc}
 800d57e:	46c0      	nop			@ (mov r8, r8)
 800d580:	20000018 	.word	0x20000018

0800d584 <_isatty_r>:
 800d584:	2300      	movs	r3, #0
 800d586:	b570      	push	{r4, r5, r6, lr}
 800d588:	4d06      	ldr	r5, [pc, #24]	@ (800d5a4 <_isatty_r+0x20>)
 800d58a:	0004      	movs	r4, r0
 800d58c:	0008      	movs	r0, r1
 800d58e:	602b      	str	r3, [r5, #0]
 800d590:	f7f9 faf3 	bl	8006b7a <_isatty>
 800d594:	1c43      	adds	r3, r0, #1
 800d596:	d103      	bne.n	800d5a0 <_isatty_r+0x1c>
 800d598:	682b      	ldr	r3, [r5, #0]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d000      	beq.n	800d5a0 <_isatty_r+0x1c>
 800d59e:	6023      	str	r3, [r4, #0]
 800d5a0:	bd70      	pop	{r4, r5, r6, pc}
 800d5a2:	46c0      	nop			@ (mov r8, r8)
 800d5a4:	20000914 	.word	0x20000914

0800d5a8 <_kill_r>:
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	b570      	push	{r4, r5, r6, lr}
 800d5ac:	4d06      	ldr	r5, [pc, #24]	@ (800d5c8 <_kill_r+0x20>)
 800d5ae:	0004      	movs	r4, r0
 800d5b0:	0008      	movs	r0, r1
 800d5b2:	0011      	movs	r1, r2
 800d5b4:	602b      	str	r3, [r5, #0]
 800d5b6:	f7f9 fa72 	bl	8006a9e <_kill>
 800d5ba:	1c43      	adds	r3, r0, #1
 800d5bc:	d103      	bne.n	800d5c6 <_kill_r+0x1e>
 800d5be:	682b      	ldr	r3, [r5, #0]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d000      	beq.n	800d5c6 <_kill_r+0x1e>
 800d5c4:	6023      	str	r3, [r4, #0]
 800d5c6:	bd70      	pop	{r4, r5, r6, pc}
 800d5c8:	20000914 	.word	0x20000914

0800d5cc <_getpid_r>:
 800d5cc:	b510      	push	{r4, lr}
 800d5ce:	f7f9 fa60 	bl	8006a92 <_getpid>
 800d5d2:	bd10      	pop	{r4, pc}

0800d5d4 <_fstat_r>:
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	b570      	push	{r4, r5, r6, lr}
 800d5d8:	4d06      	ldr	r5, [pc, #24]	@ (800d5f4 <_fstat_r+0x20>)
 800d5da:	0004      	movs	r4, r0
 800d5dc:	0008      	movs	r0, r1
 800d5de:	0011      	movs	r1, r2
 800d5e0:	602b      	str	r3, [r5, #0]
 800d5e2:	f7f9 fabc 	bl	8006b5e <_fstat>
 800d5e6:	1c43      	adds	r3, r0, #1
 800d5e8:	d103      	bne.n	800d5f2 <_fstat_r+0x1e>
 800d5ea:	682b      	ldr	r3, [r5, #0]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d000      	beq.n	800d5f2 <_fstat_r+0x1e>
 800d5f0:	6023      	str	r3, [r4, #0]
 800d5f2:	bd70      	pop	{r4, r5, r6, pc}
 800d5f4:	20000914 	.word	0x20000914

0800d5f8 <_init>:
 800d5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5fa:	46c0      	nop			@ (mov r8, r8)
 800d5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5fe:	bc08      	pop	{r3}
 800d600:	469e      	mov	lr, r3
 800d602:	4770      	bx	lr

0800d604 <_fini>:
 800d604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d606:	46c0      	nop			@ (mov r8, r8)
 800d608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d60a:	bc08      	pop	{r3}
 800d60c:	469e      	mov	lr, r3
 800d60e:	4770      	bx	lr
