\hypertarget{classverilog__generator_1_1ClockResetPort}{\section{verilog\-\_\-generator.\-Clock\-Reset\-Port Class Reference}
\label{classverilog__generator_1_1ClockResetPort}\index{verilog\-\_\-generator.\-Clock\-Reset\-Port@{verilog\-\_\-generator.\-Clock\-Reset\-Port}}
}
Inheritance diagram for verilog\-\_\-generator.\-Clock\-Reset\-Port\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classverilog__generator_1_1ClockResetPort}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1ClockResetPort_ad17226c115ee1037bebf401898c8f4b8}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1ClockResetPort_a9d0fdc46490486651eeb7ee5fb3329a1}{\-\_\-\-\_\-invert\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1ClockResetPort_a3d1d318dec4561a26841184f897d08b3}{port\-\_\-name}
\item 
def \hyperlink{classverilog__generator_1_1ClockResetPort_a3a7abd08703934df6bec96f8e8690142}{wire\-\_\-name}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
\begin{DoxyVerb}clock reset port is a special port that cannot negate
its direction, and is always input with width of 1
never a feedthrough port, no path
\end{DoxyVerb}
 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classverilog__generator_1_1ClockResetPort_ad17226c115ee1037bebf401898c8f4b8}{\index{verilog\-\_\-generator\-::\-Clock\-Reset\-Port@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!verilog_generator::ClockResetPort@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Clock\-Reset\-Port.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{name}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ClockResetPort_ad17226c115ee1037bebf401898c8f4b8}


\subsection{Member Function Documentation}
\hypertarget{classverilog__generator_1_1ClockResetPort_a9d0fdc46490486651eeb7ee5fb3329a1}{\index{verilog\-\_\-generator\-::\-Clock\-Reset\-Port@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}!\-\_\-\-\_\-invert\-\_\-\-\_\-@{\-\_\-\-\_\-invert\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-invert\-\_\-\-\_\-@{\-\_\-\-\_\-invert\-\_\-\-\_\-}!verilog_generator::ClockResetPort@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}}
\subsubsection[{\-\_\-\-\_\-invert\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Clock\-Reset\-Port.\-\_\-\-\_\-invert\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{Port}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ClockResetPort_a9d0fdc46490486651eeb7ee5fb3329a1}
\hypertarget{classverilog__generator_1_1ClockResetPort_a3d1d318dec4561a26841184f897d08b3}{\index{verilog\-\_\-generator\-::\-Clock\-Reset\-Port@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}!port\-\_\-name@{port\-\_\-name}}
\index{port\-\_\-name@{port\-\_\-name}!verilog_generator::ClockResetPort@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}}
\subsubsection[{port\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Clock\-Reset\-Port.\-port\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ClockResetPort_a3d1d318dec4561a26841184f897d08b3}
\begin{DoxyVerb}clk reset does not need to have src_dst prefix
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1ClockResetPort_a3a7abd08703934df6bec96f8e8690142}{\index{verilog\-\_\-generator\-::\-Clock\-Reset\-Port@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}!wire\-\_\-name@{wire\-\_\-name}}
\index{wire\-\_\-name@{wire\-\_\-name}!verilog_generator::ClockResetPort@{verilog\-\_\-generator\-::\-Clock\-Reset\-Port}}
\subsubsection[{wire\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Clock\-Reset\-Port.\-wire\-\_\-name (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1ClockResetPort_a3a7abd08703934df6bec96f8e8690142}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{verilog__generator_8py}{verilog\-\_\-generator.\-py}\end{DoxyCompactItemize}
