// Seed: 3481221132
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd48,
    parameter id_5 = 32'd23,
    parameter id_8 = 32'd24
) (
    output tri1 id_0,
    output tri  id_1,
    input  tri1 _id_2,
    input  tri1 id_3
);
  wire _id_5;
  logic [id_2 : 1 'd0] id_6;
  logic [id_5 : -1 'b0] id_7;
  wire _id_8;
  assign id_6[id_8][-1] = -1;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
