

================================================================
== Vitis HLS Report for 'FFT_1'
================================================================
* Date:           Mon Mar  4 11:08:47 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max  |   Type  |
    +---------+---------+----------+-----------+-----+--------+---------+
    |        1|   255547|  0.100 us|  25.555 ms|    1|  255547|       no|
    +---------+---------+----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_953_1     |        0|   255546|  2 ~ 28394|          -|          -|   0 ~ 9|        no|
        | + VITIS_LOOP_959_2    |        0|    28392|    3 ~ 507|          -|          -|  0 ~ 56|        no|
        |  ++ VITIS_LOOP_968_3  |        0|      504|          9|          -|          -|  0 ~ 56|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_08 = alloca i32 1"   --->   Operation 14 'alloca' 'm_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 15 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%u_010 = alloca i32 1"   --->   Operation 16 'alloca' 'u_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 17 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn" [../FalconHLS/code_hls/fft.c:901]   --->   Operation 18 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f" [../FalconHLS/code_hls/fft.c:901]   --->   Operation 19 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln949 = zext i32 %logn_read" [../FalconHLS/code_hls/fft.c:949]   --->   Operation 20 'zext' 'zext_ln949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln949" [../FalconHLS/code_hls/fft.c:949]   --->   Operation 21 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:936]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 23 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln953 = store i32 1, i32 %u_010" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 24 'store' 'store_ln953' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln953 = store i63 %trunc_ln, i63 %t" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 25 'store' 'store_ln953' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln953 = store i64 2, i64 %m_08" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 26 'store' 'store_ln953' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_959_2" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 27 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%u_238 = load i32 %u_010" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 28 'load' 'u_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln953 = icmp_ult  i32 %u_238, i32 %logn_read" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 29 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %for.end39.loopexit, void %VITIS_LOOP_959_2.split" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 30 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%m_08_load_1 = load i64 %m_08" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 31 'load' 'm_08_load_1' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_load_6 = load i63 %t" [../FalconHLS/code_hls/fft.c:957]   --->   Operation 32 'load' 't_load_6' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln954 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 9, i64 4" [../FalconHLS/code_hls/fft.c:954]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln954' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln936 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../FalconHLS/code_hls/fft.c:936]   --->   Operation 34 'specloopname' 'specloopname_ln936' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ht = partselect i62 @_ssdm_op_PartSelect.i62.i63.i32.i32, i63 %t_load_6, i32 1, i32 62" [../FalconHLS/code_hls/fft.c:957]   --->   Operation 35 'partselect' 'ht' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i62 %ht" [../FalconHLS/code_hls/fft.c:957]   --->   Operation 36 'zext' 'zext_ln957' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln955 = zext i62 %ht" [../FalconHLS/code_hls/fft.c:955]   --->   Operation 37 'zext' 'zext_ln955' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_08_load_1, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:955]   --->   Operation 38 'partselect' 'trunc_ln21' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln965 = trunc i64 %m_08_load_1" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 39 'trunc' 'trunc_ln965' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i12 @_ssdm_op_PartSelect.i12.i63.i32.i32, i63 %t_load_6, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 40 'partselect' 'trunc_ln22' <Predicate = (icmp_ln953)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%br_ln959 = br void %VITIS_LOOP_968_3" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 41 'br' 'br_ln959' <Predicate = (icmp_ln953)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln983 = ret" [../FalconHLS/code_hls/fft.c:983]   --->   Operation 42 'ret' 'ret_ln983' <Predicate = (!icmp_ln953)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln959, void %for.inc32.loopexit, i64 %zext_ln955, void %VITIS_LOOP_959_2.split" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 43 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j1_12 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_959_2.split"   --->   Operation 44 'phi' 'j1_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i1 = phi i63 %i1_3, void %for.inc32.loopexit, i63 0, void %VITIS_LOOP_959_2.split"   --->   Operation 45 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.78ns)   --->   "%icmp_ln959 = icmp_eq  i63 %i1, i63 %trunc_ln21" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 46 'icmp' 'icmp_ln959' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (3.49ns)   --->   "%i1_3 = add i63 %i1, i63 1" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 47 'add' 'i1_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln959 = br i1 %icmp_ln959, void %VITIS_LOOP_968_3.split, void %for.inc36.loopexit" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 48 'br' 'br_ln959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln965_1 = trunc i63 %i1" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 49 'trunc' 'trunc_ln965_1' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln965 = add i10 %trunc_ln965_1, i10 %trunc_ln965" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 50 'add' 'add_ln965' <Predicate = (!icmp_ln959)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln965, i1 0" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i11 %shl_ln" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 52 'zext' 'zext_ln965' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln965" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 53 'getelementptr' 'fpr_gm_tab_addr' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 54 'load' 's_re' <Predicate = (!icmp_ln959)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln966 = or i11 %shl_ln, i11 1" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 55 'or' 'or_ln966' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln966 = zext i11 %or_ln966" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 56 'zext' 'zext_ln966' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr_3 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln966" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 57 'getelementptr' 'fpr_gm_tab_addr_3' <Predicate = (!icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%s_im = load i11 %fpr_gm_tab_addr_3" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 58 'load' 's_im' <Predicate = (!icmp_ln959)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%m_08_load = load i64 %m_08" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 59 'load' 'm_08_load' <Predicate = (icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%u = add i32 %u_238, i32 1" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 60 'add' 'u' <Predicate = (icmp_ln959)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%m = shl i64 %m_08_load, i64 1" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 61 'shl' 'm' <Predicate = (icmp_ln959)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln953 = store i32 %u, i32 %u_010" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 62 'store' 'store_ln953' <Predicate = (icmp_ln959)> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln953 = store i63 %zext_ln957, i63 %t" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 63 'store' 'store_ln953' <Predicate = (icmp_ln959)> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln953 = store i64 %m, i64 %m_08" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 64 'store' 'store_ln953' <Predicate = (icmp_ln959)> <Delay = 1.58>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln953 = br void %VITIS_LOOP_959_2" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 65 'br' 'br_ln953' <Predicate = (icmp_ln959)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln960 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 56, i64 28" [../FalconHLS/code_hls/fft.c:960]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln955 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../FalconHLS/code_hls/fft.c:955]   --->   Operation 67 'specloopname' 'specloopname_ln955' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:965]   --->   Operation 68 'load' 's_re' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%s_im = load i11 %fpr_gm_tab_addr_3" [../FalconHLS/code_hls/fft.c:966]   --->   Operation 69 'load' 's_im' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln968 = br void %for.inc" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 70 'br' 'br_ln968' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%j_02 = phi i64 %j1_12, void %VITIS_LOOP_968_3.split, i64 %j_13, void %for.inc.split"   --->   Operation 71 'phi' 'j_02' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.77ns)   --->   "%icmp_ln968 = icmp_ult  i64 %j_02, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 72 'icmp' 'icmp_ln968' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln968 = br i1 %icmp_ln968, void %for.inc32.loopexit, void %for.inc.split" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 73 'br' 'br_ln968' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln972 = trunc i64 %j_02" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 74 'trunc' 'trunc_ln972' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln101 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln972, i3 0" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 75 'bitconcatenate' 'shl_ln101' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.94ns)   --->   "%add_ln972 = add i15 %shl_ln101, i15 %f_read" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 76 'add' 'add_ln972' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln972, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 77 'partselect' 'trunc_ln23' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.54ns)   --->   "%add_ln973 = add i12 %trunc_ln972, i12 %trunc_ln20" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 78 'add' 'add_ln973' <Predicate = (icmp_ln968)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln102 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln973, i3 0" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 79 'bitconcatenate' 'shl_ln102' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.94ns)   --->   "%add_ln973_1 = add i15 %shl_ln102, i15 %f_read" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 80 'add' 'add_ln973_1' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln973_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln973_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 81 'partselect' 'trunc_ln973_2' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.54ns)   --->   "%add_ln974 = add i12 %trunc_ln972, i12 %trunc_ln22" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 82 'add' 'add_ln974' <Predicate = (icmp_ln968)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln103 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln974, i3 0" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 83 'bitconcatenate' 'shl_ln103' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.94ns)   --->   "%add_ln974_1 = add i15 %shl_ln103, i15 %f_read" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 84 'add' 'add_ln974_1' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln974_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln974_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 85 'partselect' 'trunc_ln974_1' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln974 = zext i13 %trunc_ln974_1" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 86 'zext' 'zext_ln974' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%vla18_addr_360 = getelementptr i32 %vla18, i64 0, i64 %zext_ln974" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 87 'getelementptr' 'vla18_addr_360' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%vla18_load_240 = load i13 %vla18_addr_360" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 88 'load' 'vla18_load_240' <Predicate = (icmp_ln968)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 89 [1/1] (1.67ns)   --->   "%add_ln974_2 = add i13 %trunc_ln974_1, i13 1" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 89 'add' 'add_ln974_2' <Predicate = (icmp_ln968)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln974_1 = zext i13 %add_ln974_2" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 90 'zext' 'zext_ln974_1' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%vla18_addr_361 = getelementptr i32 %vla18, i64 0, i64 %zext_ln974_1" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 91 'getelementptr' 'vla18_addr_361' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%vla18_load_241 = load i13 %vla18_addr_361" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 92 'load' 'vla18_load_241' <Predicate = (icmp_ln968)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 93 [1/1] (1.54ns)   --->   "%add_ln975 = add i12 %add_ln974, i12 %trunc_ln20" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 93 'add' 'add_ln975' <Predicate = (icmp_ln968)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln104 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln975, i3 0" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 94 'bitconcatenate' 'shl_ln104' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.94ns)   --->   "%add_ln975_1 = add i15 %shl_ln104, i15 %f_read" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 95 'add' 'add_ln975_1' <Predicate = (icmp_ln968)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln975_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 96 'partselect' 'trunc_ln24' <Predicate = (icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (3.52ns)   --->   "%j_13 = add i64 %j_02, i64 1" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 97 'add' 'j_13' <Predicate = (icmp_ln968)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%t_load = load i63 %t" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 98 'load' 't_load' <Predicate = (!icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln953 = zext i63 %t_load" [../FalconHLS/code_hls/fft.c:953]   --->   Operation 99 'zext' 'zext_ln953' <Predicate = (!icmp_ln968)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.52ns)   --->   "%j1 = add i64 %zext_ln953, i64 %j1_12" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 100 'add' 'j1' <Predicate = (!icmp_ln968)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln959 = add i64 %zext_ln953, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 101 'add' 'add_ln959' <Predicate = (!icmp_ln968)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln959 = br void %VITIS_LOOP_968_3" [../FalconHLS/code_hls/fft.c:959]   --->   Operation 102 'br' 'br_ln959' <Predicate = (!icmp_ln968)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%vla18_load_240 = load i13 %vla18_addr_360" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 103 'load' 'vla18_load_240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%vla18_load_241 = load i13 %vla18_addr_361" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 104 'load' 'vla18_load_241' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln975 = zext i13 %trunc_ln24" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 105 'zext' 'zext_ln975' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%vla18_addr_362 = getelementptr i32 %vla18, i64 0, i64 %zext_ln975" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 106 'getelementptr' 'vla18_addr_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%vla18_load_242 = load i13 %vla18_addr_362" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 107 'load' 'vla18_load_242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 108 [1/1] (1.67ns)   --->   "%add_ln975_2 = add i13 %trunc_ln24, i13 1" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 108 'add' 'add_ln975_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln975_1 = zext i13 %add_ln975_2" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 109 'zext' 'zext_ln975_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%vla18_addr_363 = getelementptr i32 %vla18, i64 0, i64 %zext_ln975_1" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 110 'getelementptr' 'vla18_addr_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%vla18_load_243 = load i13 %vla18_addr_363" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 111 'load' 'vla18_load_243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 7 <SV = 6> <Delay = 35.6>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_241, i32 %vla18_load_240" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 112 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%y_re_1 = bitcast i64 %tmp_89" [../FalconHLS/code_hls/fft.c:974]   --->   Operation 113 'bitcast' 'y_re_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%vla18_load_242 = load i13 %vla18_addr_362" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 114 'load' 'vla18_load_242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 115 [1/2] (3.25ns)   --->   "%vla18_load_243 = load i13 %vla18_addr_363" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 115 'load' 'vla18_load_243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_243, i32 %vla18_load_242" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 116 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%y_im_1 = bitcast i64 %tmp_90" [../FalconHLS/code_hls/fft.c:975]   --->   Operation 117 'bitcast' 'y_im_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %y_re_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 118 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %y_im_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 119 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [2/2] (32.3ns)   --->   "%test1_7 = dmul i64 %y_re_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 120 'dmul' 'test1_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [2/2] (32.3ns)   --->   "%test2_7 = dmul i64 %y_im_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 121 'dmul' 'test2_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 63.4>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln972 = zext i13 %trunc_ln23" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 122 'zext' 'zext_ln972' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln972" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 123 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 124 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 125 [1/1] (1.67ns)   --->   "%add_ln972_1 = add i13 %trunc_ln23, i13 1" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 125 'add' 'add_ln972_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln972_1 = zext i13 %add_ln972_1" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 126 'zext' 'zext_ln972_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%vla18_addr_357 = getelementptr i32 %vla18, i64 0, i64 %zext_ln972_1" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 127 'getelementptr' 'vla18_addr_357' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%vla18_load_237 = load i13 %vla18_addr_357" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 128 'load' 'vla18_load_237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 129 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %y_re_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 129 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %y_im_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 130 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 131 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/2] (32.3ns)   --->   "%test1_7 = dmul i64 %y_re_1, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 132 'dmul' 'test1_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/2] (32.3ns)   --->   "%test2_7 = dmul i64 %y_im_1, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 133 'dmul' 'test2_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_7, i64 %test2_7" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 134 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 62.1>
ST_9 : Operation 135 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 135 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 136 [1/2] (3.25ns)   --->   "%vla18_load_237 = load i13 %vla18_addr_357" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 136 'load' 'vla18_load_237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_237, i32 %vla18_load" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%x_re = bitcast i64 %tmp" [../FalconHLS/code_hls/fft.c:972]   --->   Operation 138 'bitcast' 'x_re' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln973 = zext i13 %trunc_ln973_2" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 139 'zext' 'zext_ln973' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%vla18_addr_358 = getelementptr i32 %vla18, i64 0, i64 %zext_ln973" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 140 'getelementptr' 'vla18_addr_358' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (3.25ns)   --->   "%vla18_load_238 = load i13 %vla18_addr_358" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 141 'load' 'vla18_load_238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 142 [1/1] (1.67ns)   --->   "%add_ln973_2 = add i13 %trunc_ln973_2, i13 1" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 142 'add' 'add_ln973_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln973_1 = zext i13 %add_ln973_2" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 143 'zext' 'zext_ln973_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%vla18_addr_359 = getelementptr i32 %vla18, i64 0, i64 %zext_ln973_1" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 144 'getelementptr' 'vla18_addr_359' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [2/2] (3.25ns)   --->   "%vla18_load_239 = load i13 %vla18_addr_359" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 145 'load' 'vla18_load_239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 146 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 146 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_7, i64 %test2_7" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 147 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [2/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 148 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [2/2] (31.0ns)   --->   "%fpct_re_5 = dsub i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 149 'dsub' 'fpct_re_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 34.3>
ST_10 : Operation 150 [1/2] (3.25ns)   --->   "%vla18_load_238 = load i13 %vla18_addr_358" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 150 'load' 'vla18_load_238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 151 [1/2] (3.25ns)   --->   "%vla18_load_239 = load i13 %vla18_addr_359" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 151 'load' 'vla18_load_239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_239, i32 %vla18_load_238" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%x_im = bitcast i64 %tmp_s" [../FalconHLS/code_hls/fft.c:973]   --->   Operation 153 'bitcast' 'x_im' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 154 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [2/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 155 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %fpct_re" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 156 'bitcast' 'bitcast_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i64 %bitcast_ln12" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 157 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln12, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 158 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln12_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln12, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 159 'partselect' 'trunc_ln12_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln12 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_357, i32 %trunc_ln12_2, i4 15" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 160 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 161 [1/2] (31.0ns)   --->   "%fpct_re_5 = dsub i64 %x_re, i64 %fpct_d_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 161 'dsub' 'fpct_re_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [2/2] (31.0ns)   --->   "%fpct_im_5 = dsub i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 162 'dsub' 'fpct_im_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 34.3>
ST_11 : Operation 163 [1/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 163 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %fpct_im" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 164 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i64 %bitcast_ln13" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 165 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_358, i32 %trunc_ln13, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 166 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln13, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 167 'partselect' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln13 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_359, i32 %trunc_ln13_2, i4 15" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 168 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_11 : Operation 169 [1/2] (31.0ns)   --->   "%fpct_im_5 = dsub i64 %x_im, i64 %fpct_d_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 169 'dsub' 'fpct_im_5' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %fpct_re_5" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 170 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i64 %bitcast_ln32" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 171 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln32 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_360, i32 %trunc_ln32, i4 15" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 172 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln32, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 173 'partselect' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln32 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_361, i32 %trunc_ln32_1, i4 15" [../FalconHLS/code_hls/fft.c:32]   --->   Operation 174 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%speclooptripcount_ln969 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 56, i64 28" [../FalconHLS/code_hls/fft.c:969]   --->   Operation 175 'speclooptripcount' 'speclooptripcount_ln969' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln961 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../FalconHLS/code_hls/fft.c:961]   --->   Operation 176 'specloopname' 'specloopname_ln961' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %fpct_im_5" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 177 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i64 %bitcast_ln33" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 178 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_362, i32 %trunc_ln33, i4 15" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 179 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln33, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 180 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_363, i32 %trunc_ln33_1, i4 15" [../FalconHLS/code_hls/fft.c:33]   --->   Operation 181 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln968 = br void %for.inc" [../FalconHLS/code_hls/fft.c:968]   --->   Operation 182 'br' 'br_ln968' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fpr_gm_tab]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_08                       (alloca                ) [ 01111111111111]
t                          (alloca                ) [ 01111111111111]
u_010                      (alloca                ) [ 01111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000]
logn_read                  (read                  ) [ 00111111111111]
f_read                     (read                  ) [ 00111111111111]
zext_ln949                 (zext                  ) [ 00000000000000]
n                          (shl                   ) [ 00000000000000]
trunc_ln                   (partselect            ) [ 00000000000000]
trunc_ln20                 (partselect            ) [ 00111111111111]
store_ln953                (store                 ) [ 00000000000000]
store_ln953                (store                 ) [ 00000000000000]
store_ln953                (store                 ) [ 00000000000000]
br_ln953                   (br                    ) [ 00000000000000]
u_238                      (load                  ) [ 00011111111111]
icmp_ln953                 (icmp                  ) [ 00111111111111]
br_ln953                   (br                    ) [ 00000000000000]
m_08_load_1                (load                  ) [ 00000000000000]
t_load_6                   (load                  ) [ 00000000000000]
speclooptripcount_ln954    (speclooptripcount     ) [ 00000000000000]
specloopname_ln936         (specloopname          ) [ 00000000000000]
ht                         (partselect            ) [ 00000000000000]
zext_ln957                 (zext                  ) [ 00011111111111]
zext_ln955                 (zext                  ) [ 00111111111111]
trunc_ln21                 (partselect            ) [ 00011111111111]
trunc_ln965                (trunc                 ) [ 00011111111111]
trunc_ln22                 (partselect            ) [ 00011111111111]
br_ln959                   (br                    ) [ 00111111111111]
ret_ln983                  (ret                   ) [ 00000000000000]
indvars_iv                 (phi                   ) [ 00011111111111]
j1_12                      (phi                   ) [ 00011111111111]
i1                         (phi                   ) [ 00010000000000]
icmp_ln959                 (icmp                  ) [ 00111111111111]
i1_3                       (add                   ) [ 00111111111111]
br_ln959                   (br                    ) [ 00000000000000]
trunc_ln965_1              (trunc                 ) [ 00000000000000]
add_ln965                  (add                   ) [ 00000000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000000]
zext_ln965                 (zext                  ) [ 00000000000000]
fpr_gm_tab_addr            (getelementptr         ) [ 00001000000000]
or_ln966                   (or                    ) [ 00000000000000]
zext_ln966                 (zext                  ) [ 00000000000000]
fpr_gm_tab_addr_3          (getelementptr         ) [ 00001000000000]
m_08_load                  (load                  ) [ 00000000000000]
u                          (add                   ) [ 00000000000000]
m                          (shl                   ) [ 00000000000000]
store_ln953                (store                 ) [ 00000000000000]
store_ln953                (store                 ) [ 00000000000000]
store_ln953                (store                 ) [ 00000000000000]
br_ln953                   (br                    ) [ 00000000000000]
speclooptripcount_ln960    (speclooptripcount     ) [ 00000000000000]
specloopname_ln955         (specloopname          ) [ 00000000000000]
s_re                       (load                  ) [ 00000111111111]
s_im                       (load                  ) [ 00000111111111]
br_ln968                   (br                    ) [ 00111111111111]
j_02                       (phi                   ) [ 00000100000000]
icmp_ln968                 (icmp                  ) [ 00111111111111]
br_ln968                   (br                    ) [ 00000000000000]
trunc_ln972                (trunc                 ) [ 00000000000000]
shl_ln101                  (bitconcatenate        ) [ 00000000000000]
add_ln972                  (add                   ) [ 00000000000000]
trunc_ln23                 (partselect            ) [ 00000011100000]
add_ln973                  (add                   ) [ 00000000000000]
shl_ln102                  (bitconcatenate        ) [ 00000000000000]
add_ln973_1                (add                   ) [ 00000000000000]
trunc_ln973_2              (partselect            ) [ 00000011110000]
add_ln974                  (add                   ) [ 00000000000000]
shl_ln103                  (bitconcatenate        ) [ 00000000000000]
add_ln974_1                (add                   ) [ 00000000000000]
trunc_ln974_1              (partselect            ) [ 00000000000000]
zext_ln974                 (zext                  ) [ 00000000000000]
vla18_addr_360             (getelementptr         ) [ 00000011111110]
add_ln974_2                (add                   ) [ 00000000000000]
zext_ln974_1               (zext                  ) [ 00000000000000]
vla18_addr_361             (getelementptr         ) [ 00000011111110]
add_ln975                  (add                   ) [ 00000000000000]
shl_ln104                  (bitconcatenate        ) [ 00000000000000]
add_ln975_1                (add                   ) [ 00000000000000]
trunc_ln24                 (partselect            ) [ 00000010000000]
j_13                       (add                   ) [ 00111111111111]
t_load                     (load                  ) [ 00000000000000]
zext_ln953                 (zext                  ) [ 00000000000000]
j1                         (add                   ) [ 00111111111111]
add_ln959                  (add                   ) [ 00111111111111]
br_ln959                   (br                    ) [ 00111111111111]
vla18_load_240             (load                  ) [ 00000001000000]
vla18_load_241             (load                  ) [ 00000001000000]
zext_ln975                 (zext                  ) [ 00000000000000]
vla18_addr_362             (getelementptr         ) [ 00000001111111]
add_ln975_2                (add                   ) [ 00000000000000]
zext_ln975_1               (zext                  ) [ 00000000000000]
vla18_addr_363             (getelementptr         ) [ 00000001111111]
tmp_89                     (bitconcatenate        ) [ 00000000000000]
y_re_1                     (bitcast               ) [ 00000000100000]
vla18_load_242             (load                  ) [ 00000000000000]
vla18_load_243             (load                  ) [ 00000000000000]
tmp_90                     (bitconcatenate        ) [ 00000000000000]
y_im_1                     (bitcast               ) [ 00000000100000]
zext_ln972                 (zext                  ) [ 00000000000000]
vla18_addr                 (getelementptr         ) [ 00000000011000]
add_ln972_1                (add                   ) [ 00000000000000]
zext_ln972_1               (zext                  ) [ 00000000000000]
vla18_addr_357             (getelementptr         ) [ 00000000011000]
test1                      (dmul                  ) [ 00000000010000]
test2                      (dmul                  ) [ 00000000010000]
test1_7                    (dmul                  ) [ 00000000010000]
test2_7                    (dmul                  ) [ 00000000010000]
vla18_load                 (load                  ) [ 00000000000000]
vla18_load_237             (load                  ) [ 00000000000000]
tmp                        (bitconcatenate        ) [ 00000000000000]
x_re                       (bitcast               ) [ 00000000001000]
zext_ln973                 (zext                  ) [ 00000000000000]
vla18_addr_358             (getelementptr         ) [ 00000000001100]
add_ln973_2                (add                   ) [ 00000000000000]
zext_ln973_1               (zext                  ) [ 00000000000000]
vla18_addr_359             (getelementptr         ) [ 00000000001100]
fpct_d_re                  (dsub                  ) [ 00000000001000]
fpct_d_im                  (dadd                  ) [ 00000000001100]
vla18_load_238             (load                  ) [ 00000000000000]
vla18_load_239             (load                  ) [ 00000000000000]
tmp_s                      (bitconcatenate        ) [ 00000000000000]
x_im                       (bitcast               ) [ 00000000000100]
fpct_re                    (dadd                  ) [ 00000000000000]
bitcast_ln12               (bitcast               ) [ 00000000000000]
trunc_ln12                 (trunc                 ) [ 00000000000000]
store_ln12                 (store                 ) [ 00000000000000]
trunc_ln12_2               (partselect            ) [ 00000000000000]
store_ln12                 (store                 ) [ 00000000000000]
fpct_re_5                  (dsub                  ) [ 00000000000110]
fpct_im                    (dadd                  ) [ 00000000000000]
bitcast_ln13               (bitcast               ) [ 00000000000000]
trunc_ln13                 (trunc                 ) [ 00000000000000]
store_ln13                 (store                 ) [ 00000000000000]
trunc_ln13_2               (partselect            ) [ 00000000000000]
store_ln13                 (store                 ) [ 00000000000000]
fpct_im_5                  (dsub                  ) [ 00000000000011]
bitcast_ln32               (bitcast               ) [ 00000000000000]
trunc_ln32                 (trunc                 ) [ 00000000000000]
store_ln32                 (store                 ) [ 00000000000000]
trunc_ln32_1               (partselect            ) [ 00000000000000]
store_ln32                 (store                 ) [ 00000000000000]
speclooptripcount_ln969    (speclooptripcount     ) [ 00000000000000]
specloopname_ln961         (specloopname          ) [ 00000000000000]
bitcast_ln33               (bitcast               ) [ 00000000000000]
trunc_ln33                 (trunc                 ) [ 00000000000000]
store_ln33                 (store                 ) [ 00000000000000]
trunc_ln33_1               (partselect            ) [ 00000000000000]
store_ln33                 (store                 ) [ 00000000000000]
br_ln968                   (br                    ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="logn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fpr_gm_tab">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpr_gm_tab"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="m_08_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_08/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="u_010_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_010/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="logn_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="f_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="15" slack="0"/>
<pin id="107" dir="1" index="2" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="fpr_gm_tab_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_gm_tab_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="64" slack="3"/>
<pin id="125" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_re/3 s_im/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="fpr_gm_tab_addr_3_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fpr_gm_tab_addr_3/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="vla18_addr_360_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_360/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="13" slack="2"/>
<pin id="148" dir="0" index="5" bw="32" slack="0"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
<pin id="150" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="vla18_load_240/5 vla18_load_241/5 vla18_load_242/6 vla18_load_243/6 vla18_load/8 vla18_load_237/8 vla18_load_238/9 vla18_load_239/9 store_ln12/10 store_ln12/10 store_ln13/11 store_ln13/11 store_ln32/12 store_ln32/12 store_ln33/13 store_ln33/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="vla18_addr_361_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="13" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_361/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="vla18_addr_362_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="13" slack="0"/>
<pin id="164" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_362/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="vla18_addr_363_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="13" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_363/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="vla18_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="13" slack="0"/>
<pin id="180" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="vla18_addr_357_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="13" slack="0"/>
<pin id="188" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_357/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="vla18_addr_358_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="13" slack="0"/>
<pin id="196" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_358/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="vla18_addr_359_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_359/9 "/>
</bind>
</comp>

<comp id="208" class="1005" name="indvars_iv_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="2"/>
<pin id="210" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvars_iv_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="62" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j1_12_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1_12 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="j1_12_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_12/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="63" slack="1"/>
<pin id="232" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_02_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_02 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_02_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="2"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_02/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="fpct_d_re/8 fpct_re/9 fpct_im/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="fpct_d_im/8 fpct_re_5/9 fpct_im_5/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="3"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="3"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="3"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1_7/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="3"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2_7/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_08_load_1/2 m_08_load/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="63" slack="1"/>
<pin id="286" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_6/2 t_load/5 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_d_im fpct_im_5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln949_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln949/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="n_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="63" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln20_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="5" slack="0"/>
<pin id="318" dir="1" index="4" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln953_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln953_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="63" slack="0"/>
<pin id="330" dir="0" index="1" bw="63" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln953_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="u_238_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_238/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln953_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln953/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="ht_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="0"/>
<pin id="348" dir="0" index="1" bw="63" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ht/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln957_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="62" slack="0"/>
<pin id="358" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln955_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="62" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln955/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln21_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="63" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="0" index="3" bw="7" slack="0"/>
<pin id="369" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln965_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln965/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln22_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="63" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="0" index="3" bw="5" slack="0"/>
<pin id="383" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln959_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="63" slack="0"/>
<pin id="390" dir="0" index="1" bw="63" slack="1"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln959/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="i1_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="63" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_3/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln965_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="63" slack="0"/>
<pin id="401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln965_1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln965_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="1"/>
<pin id="406" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln965/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln965_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln966_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln966/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln966_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln966/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="u_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="m_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln953_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln953_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="62" slack="1"/>
<pin id="450" dir="0" index="1" bw="63" slack="2"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln953_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="2"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln953/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln968_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="2"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln968/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln972_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln972/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="shl_ln101_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="0" index="1" bw="12" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln101/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln972_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="15" slack="4"/>
<pin id="478" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln972/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln23_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="13" slack="0"/>
<pin id="482" dir="0" index="1" bw="15" slack="0"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="5" slack="0"/>
<pin id="485" dir="1" index="4" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln973_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="12" slack="4"/>
<pin id="493" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln973/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln102_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="15" slack="0"/>
<pin id="497" dir="0" index="1" bw="12" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln973_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="15" slack="0"/>
<pin id="505" dir="0" index="1" bw="15" slack="4"/>
<pin id="506" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln973_1/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln973_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="0" index="3" bw="5" slack="0"/>
<pin id="513" dir="1" index="4" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln973_2/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln974_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="3"/>
<pin id="521" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln974/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="shl_ln103_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="0" index="1" bw="12" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln103/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln974_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="15" slack="0"/>
<pin id="533" dir="0" index="1" bw="15" slack="4"/>
<pin id="534" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln974_1/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln974_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="0"/>
<pin id="538" dir="0" index="1" bw="15" slack="0"/>
<pin id="539" dir="0" index="2" bw="3" slack="0"/>
<pin id="540" dir="0" index="3" bw="5" slack="0"/>
<pin id="541" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln974_1/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln974_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln974/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln974_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln974_2/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln974_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="13" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln974_1/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln975_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="4"/>
<pin id="565" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln975/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln104_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="15" slack="0"/>
<pin id="569" dir="0" index="1" bw="12" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln104/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln975_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="0"/>
<pin id="577" dir="0" index="1" bw="15" slack="4"/>
<pin id="578" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln975_1/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="trunc_ln24_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="13" slack="0"/>
<pin id="582" dir="0" index="1" bw="15" slack="0"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="j_13_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_13/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln953_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="63" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln953/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="j1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="63" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="2"/>
<pin id="603" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln959_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="63" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="2"/>
<pin id="609" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln959/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln975_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln975/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln975_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="13" slack="1"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln975_2/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln975_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln975_1/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_89_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="0" index="2" bw="32" slack="1"/>
<pin id="630" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="y_re_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y_re_1/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_90_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="32" slack="0"/>
<pin id="642" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="y_im_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y_im_1/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln972_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="13" slack="3"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln972/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln972_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="13" slack="3"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln972_1/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln972_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="13" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln972_1/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="x_re_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_re/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln973_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="4"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln973/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln973_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="13" slack="4"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln973_2/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln973_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="13" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln973_1/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="x_im_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_im/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="bitcast_ln12_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln12/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln12_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln12_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="0" index="2" bw="7" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_2/10 "/>
</bind>
</comp>

<comp id="728" class="1004" name="bitcast_ln13_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln13_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/11 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln13_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="64" slack="0"/>
<pin id="740" dir="0" index="2" bw="7" slack="0"/>
<pin id="741" dir="0" index="3" bw="7" slack="0"/>
<pin id="742" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13_2/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="bitcast_ln32_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="2"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln32_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="trunc_ln32_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="64" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="0" index="3" bw="7" slack="0"/>
<pin id="761" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_1/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="bitcast_ln33_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="2"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/13 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln33_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/13 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln33_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="0"/>
<pin id="779" dir="0" index="2" bw="7" slack="0"/>
<pin id="780" dir="0" index="3" bw="7" slack="0"/>
<pin id="781" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_1/13 "/>
</bind>
</comp>

<comp id="787" class="1005" name="m_08_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m_08 "/>
</bind>
</comp>

<comp id="794" class="1005" name="t_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="63" slack="0"/>
<pin id="796" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="801" class="1005" name="u_010_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="u_010 "/>
</bind>
</comp>

<comp id="808" class="1005" name="logn_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="logn_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="f_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="15" slack="4"/>
<pin id="815" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="f_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="trunc_ln20_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="12" slack="4"/>
<pin id="823" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="833" class="1005" name="zext_ln957_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="63" slack="1"/>
<pin id="835" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln957 "/>
</bind>
</comp>

<comp id="838" class="1005" name="zext_ln955_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln955 "/>
</bind>
</comp>

<comp id="843" class="1005" name="trunc_ln21_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="63" slack="1"/>
<pin id="845" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="848" class="1005" name="trunc_ln965_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="10" slack="1"/>
<pin id="850" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln965 "/>
</bind>
</comp>

<comp id="853" class="1005" name="trunc_ln22_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="3"/>
<pin id="855" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="861" class="1005" name="i1_3_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="63" slack="0"/>
<pin id="863" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="i1_3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="fpr_gm_tab_addr_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="1"/>
<pin id="868" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fpr_gm_tab_addr "/>
</bind>
</comp>

<comp id="871" class="1005" name="fpr_gm_tab_addr_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="1"/>
<pin id="873" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="fpr_gm_tab_addr_3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="s_re_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="3"/>
<pin id="878" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="s_re "/>
</bind>
</comp>

<comp id="882" class="1005" name="s_im_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="3"/>
<pin id="884" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="s_im "/>
</bind>
</comp>

<comp id="891" class="1005" name="trunc_ln23_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="13" slack="3"/>
<pin id="893" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln973_2_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="13" slack="4"/>
<pin id="899" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln973_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="vla18_addr_360_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="13" slack="1"/>
<pin id="905" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_360 "/>
</bind>
</comp>

<comp id="909" class="1005" name="vla18_addr_361_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="13" slack="1"/>
<pin id="911" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_361 "/>
</bind>
</comp>

<comp id="914" class="1005" name="trunc_ln24_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="13" slack="1"/>
<pin id="916" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="920" class="1005" name="j_13_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_13 "/>
</bind>
</comp>

<comp id="925" class="1005" name="j1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="1"/>
<pin id="927" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="add_ln959_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln959 "/>
</bind>
</comp>

<comp id="935" class="1005" name="vla18_load_240_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vla18_load_240 "/>
</bind>
</comp>

<comp id="940" class="1005" name="vla18_load_241_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vla18_load_241 "/>
</bind>
</comp>

<comp id="945" class="1005" name="vla18_addr_362_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="13" slack="1"/>
<pin id="947" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_362 "/>
</bind>
</comp>

<comp id="951" class="1005" name="vla18_addr_363_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="13" slack="1"/>
<pin id="953" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_363 "/>
</bind>
</comp>

<comp id="956" class="1005" name="y_re_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="1"/>
<pin id="958" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_re_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="y_im_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="1"/>
<pin id="964" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_im_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="vla18_addr_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="13" slack="1"/>
<pin id="970" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="vla18_addr_357_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="13" slack="1"/>
<pin id="976" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_357 "/>
</bind>
</comp>

<comp id="979" class="1005" name="test1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="64" slack="1"/>
<pin id="981" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="test2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="64" slack="1"/>
<pin id="986" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="test1_7_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="1"/>
<pin id="991" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1_7 "/>
</bind>
</comp>

<comp id="994" class="1005" name="test2_7_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="1"/>
<pin id="996" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2_7 "/>
</bind>
</comp>

<comp id="999" class="1005" name="x_re_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="1"/>
<pin id="1001" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_re "/>
</bind>
</comp>

<comp id="1005" class="1005" name="vla18_addr_358_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="13" slack="1"/>
<pin id="1007" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_358 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="vla18_addr_359_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="13" slack="1"/>
<pin id="1013" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_359 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="fpct_d_re_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="1"/>
<pin id="1018" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_d_re "/>
</bind>
</comp>

<comp id="1022" class="1005" name="x_im_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="1"/>
<pin id="1024" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_im "/>
</bind>
</comp>

<comp id="1028" class="1005" name="fpct_re_5_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="2"/>
<pin id="1030" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="fpct_re_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="135" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="217"><net_src comp="211" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="250"><net_src comp="218" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="261" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="270"><net_src comp="266" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="275"><net_src comp="271" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="280"><net_src comp="276" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="290"><net_src comp="255" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="296"><net_src comp="98" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="8" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="297" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="303" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="284" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="8" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="346" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="281" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="8" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="281" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="284" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="8" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="392"><net_src comp="234" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="234" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="234" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="425"><net_src comp="408" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="54" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="436"><net_src comp="8" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="281" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="16" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="432" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="456"><net_src comp="437" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="244" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="208" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="244" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="463" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="62" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="66" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="503" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="522"><net_src comp="463" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="64" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="68" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="536" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="555"><net_src comp="536" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="566"><net_src comp="518" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="64" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="575" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="70" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="594"><net_src comp="244" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="16" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="284" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="218" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="596" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="208" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="631"><net_src comp="74" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="626" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="142" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="142" pin="7"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="671"><net_src comp="74" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="142" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="142" pin="7"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="688"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="684" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="699"><net_src comp="74" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="142" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="142" pin="7"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="711"><net_src comp="251" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="708" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="82" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="20" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="727"><net_src comp="717" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="731"><net_src comp="251" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="743"><net_src comp="80" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="728" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="82" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="20" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="747"><net_src comp="737" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="762"><net_src comp="80" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="748" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="82" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="20" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="766"><net_src comp="756" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="770"><net_src comp="287" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="782"><net_src comp="80" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="767" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="82" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="20" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="786"><net_src comp="776" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="790"><net_src comp="86" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="797"><net_src comp="90" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="804"><net_src comp="94" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="811"><net_src comp="98" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="816"><net_src comp="104" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="824"><net_src comp="313" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="836"><net_src comp="356" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="841"><net_src comp="360" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="846"><net_src comp="364" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="851"><net_src comp="374" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="856"><net_src comp="378" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="864"><net_src comp="393" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="869"><net_src comp="110" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="874"><net_src comp="127" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="879"><net_src comp="117" pin="7"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="885"><net_src comp="117" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="894"><net_src comp="480" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="900"><net_src comp="508" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="906"><net_src comp="135" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="912"><net_src comp="152" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="917"><net_src comp="580" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="923"><net_src comp="590" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="928"><net_src comp="600" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="933"><net_src comp="606" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="938"><net_src comp="142" pin="7"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="943"><net_src comp="142" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="948"><net_src comp="160" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="954"><net_src comp="168" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="959"><net_src comp="632" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="965"><net_src comp="646" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="971"><net_src comp="176" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="977"><net_src comp="184" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="982"><net_src comp="261" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="987"><net_src comp="266" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="992"><net_src comp="271" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="997"><net_src comp="276" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1002"><net_src comp="674" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1008"><net_src comp="192" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="1014"><net_src comp="200" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1019"><net_src comp="251" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1025"><net_src comp="702" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1031"><net_src comp="255" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="748" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {10 11 12 13 }
 - Input state : 
	Port: FFT.1 : vla18 | {5 6 7 8 9 10 }
	Port: FFT.1 : f | {1 }
	Port: FFT.1 : logn | {1 }
	Port: FFT.1 : fpr_gm_tab | {3 4 }
  - Chain level:
	State 1
		n : 1
		trunc_ln : 2
		trunc_ln20 : 2
		store_ln953 : 1
		store_ln953 : 3
		store_ln953 : 1
	State 2
		icmp_ln953 : 1
		br_ln953 : 2
		ht : 1
		zext_ln957 : 2
		zext_ln955 : 2
		trunc_ln21 : 1
		trunc_ln965 : 1
		trunc_ln22 : 1
	State 3
		icmp_ln959 : 1
		i1_3 : 1
		br_ln959 : 2
		trunc_ln965_1 : 1
		add_ln965 : 2
		shl_ln : 3
		zext_ln965 : 4
		fpr_gm_tab_addr : 5
		s_re : 6
		or_ln966 : 4
		zext_ln966 : 4
		fpr_gm_tab_addr_3 : 5
		s_im : 6
		m : 1
		store_ln953 : 1
		store_ln953 : 1
	State 4
	State 5
		icmp_ln968 : 1
		br_ln968 : 2
		trunc_ln972 : 1
		shl_ln101 : 2
		add_ln972 : 3
		trunc_ln23 : 4
		add_ln973 : 2
		shl_ln102 : 3
		add_ln973_1 : 4
		trunc_ln973_2 : 5
		add_ln974 : 2
		shl_ln103 : 3
		add_ln974_1 : 4
		trunc_ln974_1 : 5
		zext_ln974 : 6
		vla18_addr_360 : 7
		vla18_load_240 : 8
		add_ln974_2 : 6
		zext_ln974_1 : 7
		vla18_addr_361 : 8
		vla18_load_241 : 9
		add_ln975 : 3
		shl_ln104 : 4
		add_ln975_1 : 5
		trunc_ln24 : 6
		j_13 : 1
		zext_ln953 : 1
		j1 : 2
		add_ln959 : 2
	State 6
		vla18_addr_362 : 1
		vla18_load_242 : 2
		zext_ln975_1 : 1
		vla18_addr_363 : 2
		vla18_load_243 : 3
	State 7
		y_re_1 : 1
		tmp_90 : 1
		y_im_1 : 2
		test1 : 2
		test2 : 3
		test1_7 : 2
		test2_7 : 3
	State 8
		vla18_addr : 1
		vla18_load : 2
		zext_ln972_1 : 1
		vla18_addr_357 : 2
		vla18_load_237 : 3
		fpct_d_re : 1
		fpct_d_im : 1
	State 9
		tmp : 1
		x_re : 2
		vla18_addr_358 : 1
		vla18_load_238 : 2
		zext_ln973_1 : 1
		vla18_addr_359 : 2
		vla18_load_239 : 3
		fpct_re : 3
		fpct_re_5 : 3
	State 10
		tmp_s : 1
		x_im : 2
		fpct_im : 3
		bitcast_ln12 : 1
		trunc_ln12 : 2
		store_ln12 : 3
		trunc_ln12_2 : 2
		store_ln12 : 3
		fpct_im_5 : 3
	State 11
		bitcast_ln13 : 1
		trunc_ln13 : 2
		store_ln13 : 3
		trunc_ln13_2 : 2
		store_ln13 : 3
	State 12
		trunc_ln32 : 1
		store_ln32 : 2
		trunc_ln32_1 : 1
		store_ln32 : 2
	State 13
		trunc_ln33 : 1
		store_ln33 : 2
		trunc_ln33_1 : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_261      |    11   |   256   |   546   |
|   dmul   |      grp_fu_266      |    11   |   256   |   546   |
|          |      grp_fu_271      |    11   |   256   |   546   |
|          |      grp_fu_276      |    11   |   256   |   546   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_251      |    3    |   342   |   1065  |
|          |      grp_fu_255      |    3    |   342   |   1065  |
|----------|----------------------|---------|---------|---------|
|          |      i1_3_fu_393     |    0    |    0    |    70   |
|          |   add_ln965_fu_403   |    0    |    0    |    13   |
|          |       u_fu_432       |    0    |    0    |    39   |
|          |   add_ln972_fu_475   |    0    |    0    |    20   |
|          |   add_ln973_fu_490   |    0    |    0    |    12   |
|          |  add_ln973_1_fu_503  |    0    |    0    |    20   |
|          |   add_ln974_fu_518   |    0    |    0    |    12   |
|          |  add_ln974_1_fu_531  |    0    |    0    |    20   |
|    add   |  add_ln974_2_fu_551  |    0    |    0    |    14   |
|          |   add_ln975_fu_562   |    0    |    0    |    12   |
|          |  add_ln975_1_fu_575  |    0    |    0    |    20   |
|          |      j_13_fu_590     |    0    |    0    |    71   |
|          |       j1_fu_600      |    0    |    0    |    71   |
|          |   add_ln959_fu_606   |    0    |    0    |    71   |
|          |  add_ln975_2_fu_616  |    0    |    0    |    14   |
|          |  add_ln972_1_fu_656  |    0    |    0    |    14   |
|          |  add_ln973_2_fu_684  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    shl   |       n_fu_297       |    0    |    0    |   100   |
|          |       m_fu_437       |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln953_fu_341  |    0    |    0    |    18   |
|   icmp   |   icmp_ln959_fu_388  |    0    |    0    |    28   |
|          |   icmp_ln968_fu_457  |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   read   | logn_read_read_fu_98 |    0    |    0    |    0    |
|          |  f_read_read_fu_104  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln949_fu_293  |    0    |    0    |    0    |
|          |   zext_ln957_fu_356  |    0    |    0    |    0    |
|          |   zext_ln955_fu_360  |    0    |    0    |    0    |
|          |   zext_ln965_fu_416  |    0    |    0    |    0    |
|          |   zext_ln966_fu_427  |    0    |    0    |    0    |
|          |   zext_ln974_fu_546  |    0    |    0    |    0    |
|   zext   |  zext_ln974_1_fu_557 |    0    |    0    |    0    |
|          |   zext_ln953_fu_596  |    0    |    0    |    0    |
|          |   zext_ln975_fu_612  |    0    |    0    |    0    |
|          |  zext_ln975_1_fu_621 |    0    |    0    |    0    |
|          |   zext_ln972_fu_652  |    0    |    0    |    0    |
|          |  zext_ln972_1_fu_661 |    0    |    0    |    0    |
|          |   zext_ln973_fu_680  |    0    |    0    |    0    |
|          |  zext_ln973_1_fu_689 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_303   |    0    |    0    |    0    |
|          |   trunc_ln20_fu_313  |    0    |    0    |    0    |
|          |       ht_fu_346      |    0    |    0    |    0    |
|          |   trunc_ln21_fu_364  |    0    |    0    |    0    |
|          |   trunc_ln22_fu_378  |    0    |    0    |    0    |
|          |   trunc_ln23_fu_480  |    0    |    0    |    0    |
|partselect| trunc_ln973_2_fu_508 |    0    |    0    |    0    |
|          | trunc_ln974_1_fu_536 |    0    |    0    |    0    |
|          |   trunc_ln24_fu_580  |    0    |    0    |    0    |
|          |  trunc_ln12_2_fu_717 |    0    |    0    |    0    |
|          |  trunc_ln13_2_fu_737 |    0    |    0    |    0    |
|          |  trunc_ln32_1_fu_756 |    0    |    0    |    0    |
|          |  trunc_ln33_1_fu_776 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln965_fu_374  |    0    |    0    |    0    |
|          | trunc_ln965_1_fu_399 |    0    |    0    |    0    |
|          |  trunc_ln972_fu_463  |    0    |    0    |    0    |
|   trunc  |   trunc_ln12_fu_712  |    0    |    0    |    0    |
|          |   trunc_ln13_fu_732  |    0    |    0    |    0    |
|          |   trunc_ln32_fu_751  |    0    |    0    |    0    |
|          |   trunc_ln33_fu_771  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_408    |    0    |    0    |    0    |
|          |   shl_ln101_fu_467   |    0    |    0    |    0    |
|          |   shl_ln102_fu_495   |    0    |    0    |    0    |
|          |   shl_ln103_fu_523   |    0    |    0    |    0    |
|bitconcatenate|   shl_ln104_fu_567   |    0    |    0    |    0    |
|          |     tmp_89_fu_626    |    0    |    0    |    0    |
|          |     tmp_90_fu_638    |    0    |    0    |    0    |
|          |      tmp_fu_666      |    0    |    0    |    0    |
|          |     tmp_s_fu_694     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln966_fu_421   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    50   |   1708  |   4996  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln959_reg_930    |   64   |
|      f_read_reg_813     |   15   |
|    fpct_d_re_reg_1016   |   64   |
|    fpct_re_5_reg_1028   |   64   |
|fpr_gm_tab_addr_3_reg_871|   11   |
| fpr_gm_tab_addr_reg_866 |   11   |
|       i1_3_reg_861      |   63   |
|        i1_reg_230       |   63   |
|    indvars_iv_reg_208   |   64   |
|      j1_12_reg_218      |   64   |
|        j1_reg_925       |   64   |
|       j_02_reg_241      |   64   |
|       j_13_reg_920      |   64   |
|    logn_read_reg_808    |   32   |
|       m_08_reg_787      |   64   |
|         reg_287         |   64   |
|       s_im_reg_882      |   64   |
|       s_re_reg_876      |   64   |
|        t_reg_794        |   63   |
|     test1_7_reg_989     |   64   |
|      test1_reg_979      |   64   |
|     test2_7_reg_994     |   64   |
|      test2_reg_984      |   64   |
|    trunc_ln20_reg_821   |   12   |
|    trunc_ln21_reg_843   |   63   |
|    trunc_ln22_reg_853   |   12   |
|    trunc_ln23_reg_891   |   13   |
|    trunc_ln24_reg_914   |   13   |
|   trunc_ln965_reg_848   |   10   |
|  trunc_ln973_2_reg_897  |   13   |
|      u_010_reg_801      |   32   |
|  vla18_addr_357_reg_974 |   13   |
| vla18_addr_358_reg_1005 |   13   |
| vla18_addr_359_reg_1011 |   13   |
|  vla18_addr_360_reg_903 |   13   |
|  vla18_addr_361_reg_909 |   13   |
|  vla18_addr_362_reg_945 |   13   |
|  vla18_addr_363_reg_951 |   13   |
|    vla18_addr_reg_968   |   13   |
|  vla18_load_240_reg_935 |   32   |
|  vla18_load_241_reg_940 |   32   |
|      x_im_reg_1022      |   64   |
|       x_re_reg_999      |   64   |
|      y_im_1_reg_962     |   64   |
|      y_re_1_reg_956     |   64   |
|    zext_ln955_reg_838   |   64   |
|    zext_ln957_reg_833   |   63   |
+-------------------------+--------+
|          Total          |  2001  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_117 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p0  |   8  |  13  |   104  ||    42   |
| grp_access_fu_142 |  p1  |   4  |  32  |   128  ||    20   |
| grp_access_fu_142 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_142 |  p4  |   4  |  13  |   52   ||    20   |
| grp_access_fu_142 |  p5  |   4  |  32  |   128  ||    20   |
|   j1_12_reg_218   |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_251    |  p0  |   6  |  64  |   384  ||    31   |
|     grp_fu_251    |  p1  |   5  |  64  |   320  ||    25   |
|     grp_fu_255    |  p0  |   6  |  64  |   384  ||    31   |
|     grp_fu_255    |  p1  |   5  |  64  |   320  ||    25   |
|     grp_fu_261    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_266    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_271    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_276    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2482  || 29.2256 ||   319   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |    -   |  1708  |  4996  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   29   |    -   |   319  |
|  Register |    -   |    -   |  2001  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |   29   |  3709  |  5315  |
+-----------+--------+--------+--------+--------+
