###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 10:22:22 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[10] v |                            | 0.033 |        |   0.030 |   -0.079 | 
     | sb_wide                           | in_0_0[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.078 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.034 |  0.001 |   0.030 |   -0.078 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.056 |  0.036 |   0.066 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.056 |  0.000 |   0.066 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.012 |  0.008 |   0.074 |   -0.035 | 
     | sb_wide                           | out_3_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.065 |   -0.044 | 
     | FE_OFC164_out_BUS16_S3_T0_10      |                      | BUFFD6BWP40                | 0.013 | -0.009 |   0.065 |   -0.044 | 
     | FE_OFC164_out_BUS16_S3_T0_10      | I v -> Z v           | BUFFD6BWP40                | 0.037 |  0.042 |   0.107 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.037 |  0.002 |   0.109 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] v |                            | 0.024 |        |   0.026 |   -0.084 | 
     | sb_wide                          | in_3_1[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.082 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.024 |  0.001 |   0.027 |   -0.082 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.087 |  0.037 |   0.065 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.087 |  0.000 |   0.065 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.013 |  0.007 |   0.072 |   -0.038 | 
     | sb_wide                          | out_2_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.048 | 
     | FE_OFC1357_out_BUS16_S2_T1_5     |                     | BUFFD5BWP40                | 0.015 | -0.010 |   0.062 |   -0.048 | 
     | FE_OFC1357_out_BUS16_S2_T1_5     | I v -> Z v          | BUFFD5BWP40                | 0.045 |  0.044 |   0.107 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.046 |  0.003 |   0.110 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T3[2] v |                            | 0.029 |        |   0.028 |   -0.084 | 
     | sb_wide                          | in_3_3[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.030 |  0.001 |   0.028 |   -0.084 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.108 |  0.045 |   0.073 |   -0.039 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.108 |  0.001 |   0.074 |   -0.038 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.013 |  0.003 |   0.077 |   -0.035 | 
     | sb_wide                          | out_0_3[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.067 |   -0.045 | 
     | FE_OFC262_out_BUS16_S0_T3_2      |                     | BUFFD6BWP40                | 0.014 | -0.009 |   0.067 |   -0.045 | 
     | FE_OFC262_out_BUS16_S0_T3_2      | I v -> Z v          | BUFFD6BWP40                | 0.038 |  0.042 |   0.109 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.038 |  0.003 |   0.112 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] v |                            | 0.025 |        |   0.026 |   -0.087 | 
     | sb_wide                          | in_3_0[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.028 |   -0.085 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.100 |  0.034 |   0.062 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.100 |  0.001 |   0.063 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.018 |  0.012 |   0.075 |   -0.038 | 
     | sb_wide                          | out_2_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.066 |   -0.047 | 
     | FE_OFC1343_out_BUS16_S2_T0_7     |                     | BUFFD8BWP40                | 0.021 | -0.009 |   0.066 |   -0.047 | 
     | FE_OFC1343_out_BUS16_S2_T0_7     | I v -> Z v          | BUFFD8BWP40                | 0.038 |  0.042 |   0.108 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.039 |  0.005 |   0.113 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] v |                            | 0.028 |        |   0.028 |   -0.086 | 
     | sb_wide                           | in_3_1[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.082 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.029 |  0.003 |   0.031 |   -0.082 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.082 |  0.037 |   0.068 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.082 |  0.000 |   0.068 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd4_2i_8b      | 0.011 |  0.004 |   0.072 |   -0.041 | 
     | sb_wide                           | out_2_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.050 | 
     | FE_OFC1571_out_BUS16_S2_T1_15     |                      | BUFFD6BWP40                | 0.013 | -0.009 |   0.063 |   -0.050 | 
     | FE_OFC1571_out_BUS16_S2_T1_15     | I v -> Z v           | BUFFD6BWP40                | 0.047 |  0.045 |   0.108 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.048 |  0.005 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.115
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] v |                            | 0.026 |        |   0.027 |   -0.088 | 
     | sb_wide                          | in_3_0[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.001 |   0.028 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.097 |  0.035 |   0.063 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.097 |  0.001 |   0.064 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.015 |  0.008 |   0.072 |   -0.043 | 
     | sb_wide                          | out_2_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.052 | 
     | FE_OFC1526_out_BUS16_S2_T0_0     |                     | BUFFD6BWP40                | 0.016 | -0.010 |   0.062 |   -0.052 | 
     | FE_OFC1526_out_BUS16_S2_T0_0     | I v -> Z v          | BUFFD6BWP40                | 0.050 |  0.046 |   0.109 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.051 |  0.006 |   0.115 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[4] v |                            | 0.025 |        |   0.026 |   -0.092 | 
     | sb_wide                          | in_3_1[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.003 |   0.029 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.088 |  0.034 |   0.063 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.088 |  0.000 |   0.063 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.015 |  0.007 |   0.070 |   -0.048 | 
     | sb_wide                          | out_2_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.057 | 
     | FE_OFC1513_out_BUS16_S2_T1_4     |                     | CKBD4BWP40                 | 0.017 | -0.010 |   0.060 |   -0.057 | 
     | FE_OFC1513_out_BUS16_S2_T1_4     | I v -> Z v          | CKBD4BWP40                 | 0.065 |  0.054 |   0.115 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.065 |  0.003 |   0.118 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] v |                            | 0.025 |        |   0.027 |   -0.091 | 
     | sb_wide                          | in_3_0[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.001 |   0.028 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.082 |  0.037 |   0.065 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.082 |  0.000 |   0.065 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.042 |  0.003 |   0.068 |   -0.050 | 
     | sb_wide                          | out_0_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.060 | 
     | FE_OFC219_out_BUS16_S0_T0_5      |                     | BUFFD6BWP40                | 0.046 | -0.010 |   0.058 |   -0.060 | 
     | FE_OFC219_out_BUS16_S0_T0_5      | I v -> Z v          | BUFFD6BWP40                | 0.044 |  0.051 |   0.109 |   -0.009 | 
     |                                  |                     | pe_tile_new_unq1           | 0.048 |  0.009 |   0.118 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] v |                            | 0.025 |        |   0.027 |   -0.092 | 
     | sb_wide                           | in_3_1[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.025 |  0.000 |   0.027 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.093 |  0.044 |   0.070 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.093 |  0.001 |   0.071 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.015 |  0.008 |   0.079 |   -0.039 | 
     | sb_wide                           | out_2_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.048 | 
     | FE_OFC1345_out_BUS16_S2_T1_10     |                      | BUFFD5BWP40                | 0.017 | -0.009 |   0.070 |   -0.048 | 
     | FE_OFC1345_out_BUS16_S2_T1_10     | I v -> Z v           | BUFFD5BWP40                | 0.045 |  0.045 |   0.115 |   -0.003 | 
     |                                   |                      | pe_tile_new_unq1           | 0.046 |  0.003 |   0.118 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.118
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] v |                            | 0.024 |        |   0.026 |   -0.092 | 
     | sb_wide                          | in_3_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.029 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.090 |  0.036 |   0.065 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.090 |  0.000 |   0.065 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.015 |  0.005 |   0.070 |   -0.048 | 
     | sb_wide                          | out_2_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.058 | 
     | FE_OFC1325_out_BUS16_S2_T1_6     |                     | CKBD4BWP40                 | 0.017 | -0.010 |   0.061 |   -0.058 | 
     | FE_OFC1325_out_BUS16_S2_T1_6     | I v -> Z v          | CKBD4BWP40                 | 0.065 |  0.053 |   0.114 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.066 |  0.005 |   0.118 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.120
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] v |                            | 0.025 |        |   0.026 |   -0.094 | 
     | sb_wide                           | in_3_1[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.026 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.025 | -0.000 |   0.026 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.088 |  0.040 |   0.066 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.088 |  0.001 |   0.067 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.017 |  0.011 |   0.078 |   -0.042 | 
     | sb_wide                           | out_0_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.068 |   -0.052 | 
     | FE_OFC203_out_BUS16_S0_T1_10      |                      | BUFFD6BWP40                | 0.019 | -0.010 |   0.068 |   -0.052 | 
     | FE_OFC203_out_BUS16_S0_T1_10      | I v -> Z v           | BUFFD6BWP40                | 0.045 |  0.040 |   0.108 |   -0.012 | 
     |                                   |                      | pe_tile_new_unq1           | 0.051 |  0.012 |   0.120 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.121
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[10] v |                            | 0.027 |        |   0.027 |   -0.094 | 
     | sb_wide                           | in_3_2[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 |  0.003 |   0.030 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.104 |  0.042 |   0.072 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.104 |  0.001 |   0.073 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.019 |  0.005 |   0.077 |   -0.044 | 
     | sb_wide                           | out_1_2[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.068 |   -0.053 | 
     | FE_OFC1262_out_BUS16_S1_T2_10     |                      | BUFFD5BWP40                | 0.021 | -0.009 |   0.068 |   -0.053 | 
     | FE_OFC1262_out_BUS16_S1_T2_10     | I v -> Z v           | BUFFD5BWP40                | 0.051 |  0.049 |   0.117 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.052 |  0.004 |   0.121 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] v |                            | 0.026 |        |   0.027 |   -0.095 | 
     | sb_wide                          | in_3_0[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.001 |   0.028 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.098 |  0.039 |   0.067 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.098 |  0.001 |   0.069 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.019 |  0.014 |   0.083 |   -0.039 | 
     | sb_wide                          | out_2_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.049 | 
     | FE_OFC1528_out_BUS16_S2_T0_1     |                     | BUFFD8BWP40                | 0.021 | -0.009 |   0.073 |   -0.049 | 
     | FE_OFC1528_out_BUS16_S2_T0_1     | I v -> Z v          | BUFFD8BWP40                | 0.039 |  0.041 |   0.115 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.041 |  0.007 |   0.122 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[3] v |                            | 0.027 |        |   0.028 |   -0.094 | 
     | sb_wide                          | in_3_0[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.001 |   0.029 |   -0.093 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.105 |  0.041 |   0.070 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.105 |  0.001 |   0.071 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.023 |  0.020 |   0.091 |   -0.031 | 
     | sb_wide                          | out_2_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.082 |   -0.040 | 
     | FE_OFC1302_out_BUS16_S2_T0_3     |                     | BUFFD10BWP40               | 0.026 | -0.009 |   0.082 |   -0.040 | 
     | FE_OFC1302_out_BUS16_S2_T0_3     | I v -> Z v          | BUFFD10BWP40               | 0.026 |  0.036 |   0.118 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.028 |  0.004 |   0.122 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] v |                            | 0.025 |        |   0.027 |   -0.096 | 
     | sb_wide                           | in_3_1[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.028 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.076 |  0.037 |   0.065 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.076 |  0.000 |   0.065 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.015 |  0.011 |   0.077 |   -0.046 | 
     | sb_wide                           | out_2_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.067 |   -0.055 | 
     | FE_OFC1497_out_BUS16_S2_T1_9      |                     | BUFFD5BWP40                | 0.017 | -0.009 |   0.067 |   -0.055 | 
     | FE_OFC1497_out_BUS16_S2_T1_9      | I v -> Z v          | BUFFD5BWP40                | 0.056 |  0.051 |   0.118 |   -0.004 | 
     |                                   |                     | pe_tile_new_unq1           | 0.057 |  0.004 |   0.122 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T3[10] v |                            | 0.035 |        |   0.030 |   -0.092 | 
     | sb_wide                           | in_3_3[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.037 |  0.005 |   0.035 |   -0.087 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.079 |  0.043 |   0.079 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.079 |  0.000 |   0.079 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.011 |  0.009 |   0.088 |   -0.034 | 
     | sb_wide                           | out_0_3[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.079 |   -0.044 | 
     | FE_OFC149_out_BUS16_S0_T3_10      |                      | BUFFD6BWP40                | 0.012 | -0.009 |   0.079 |   -0.044 | 
     | FE_OFC149_out_BUS16_S0_T3_10      | I v -> Z v           | BUFFD6BWP40                | 0.037 |  0.041 |   0.120 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.038 |  0.002 |   0.122 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.122
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[11] v |                            | 0.027 |        |   0.027 |   -0.095 | 
     | sb_wide                           | in_3_2[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.028 |  0.004 |   0.031 |   -0.091 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.081 |  0.037 |   0.068 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.081 |  0.000 |   0.068 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd4_2i_8b      | 0.035 |  0.003 |   0.071 |   -0.052 | 
     | sb_wide                           | out_0_2[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.061 | 
     | FE_OFC237_out_BUS16_S0_T2_11      |                      | CKBD4BWP40                 | 0.038 | -0.009 |   0.062 |   -0.061 | 
     | FE_OFC237_out_BUS16_S0_T2_11      | I v -> Z v           | CKBD4BWP40                 | 0.060 |  0.052 |   0.114 |   -0.008 | 
     |                                   |                      | pe_tile_new_unq1           | 0.062 |  0.008 |   0.122 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.123
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T1[5] v |                            | 0.036 |        |   0.033 |   -0.090 | 
     | sb_wide                          | in_2_1[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.036 |  0.001 |   0.035 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.064 |  0.037 |   0.072 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.064 |  0.000 |   0.072 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.034 |  0.006 |   0.078 |   -0.046 | 
     | sb_wide                          | out_3_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.068 |   -0.055 | 
     | FE_OFC150_out_BUS16_S3_T1_5      |                     | CKBD4BWP40                 | 0.037 | -0.009 |   0.068 |   -0.055 | 
     | FE_OFC150_out_BUS16_S3_T1_5      | I v -> Z v          | CKBD4BWP40                 | 0.051 |  0.053 |   0.121 |   -0.002 | 
     |                                  |                     | pe_tile_new_unq1           | 0.051 |  0.002 |   0.123 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[6] v |                            | 0.029 |        |   0.028 |   -0.096 | 
     | sb_wide                          | in_3_4[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.029 |  0.001 |   0.029 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.088 |  0.040 |   0.069 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.088 |  0.000 |   0.069 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.032 |  0.011 |   0.080 |   -0.043 | 
     | sb_wide                          | out_0_4[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.053 | 
     | FE_OFC249_out_BUS16_S0_T4_6      |                     | CKBD5BWP40                 | 0.036 | -0.009 |   0.071 |   -0.053 | 
     | FE_OFC249_out_BUS16_S0_T4_6      | I v -> Z v          | CKBD5BWP40                 | 0.044 |  0.050 |   0.121 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.044 |  0.003 |   0.124 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.124
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[9] v |                            | 0.027 |        |   0.027 |   -0.097 | 
     | sb_wide                           | in_3_0[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.002 |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.064 |  0.042 |   0.072 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.064 |  0.000 |   0.072 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.021 |  0.013 |   0.084 |   -0.040 | 
     | sb_wide                           | out_0_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.074 |   -0.050 | 
     | FE_OFC235_out_BUS16_S0_T0_9       |                     | BUFFD6BWP40                | 0.024 | -0.010 |   0.074 |   -0.050 | 
     | FE_OFC235_out_BUS16_S0_T0_9       | I v -> Z v          | BUFFD6BWP40                | 0.041 |  0.045 |   0.119 |   -0.005 | 
     |                                   |                     | pe_tile_new_unq1           | 0.042 |  0.005 |   0.124 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T1[10] v |                            | 0.038 |        |   0.035 |   -0.090 | 
     | sb_wide                           | in_2_1[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.038 |  0.000 |   0.035 |   -0.089 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.085 |  0.043 |   0.078 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.085 |  0.000 |   0.078 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.033 |  0.004 |   0.082 |   -0.042 | 
     | sb_wide                           | out_3_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.052 | 
     | FE_OFC162_out_BUS16_S3_T1_10      |                      | BUFFD6BWP40                | 0.036 | -0.009 |   0.073 |   -0.052 | 
     | FE_OFC162_out_BUS16_S3_T1_10      | I v -> Z v           | BUFFD6BWP40                | 0.038 |  0.048 |   0.121 |   -0.003 | 
     |                                   |                      | pe_tile_new_unq1           | 0.038 |  0.003 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[12] v |                            | 0.032 |        |   0.030 |   -0.095 | 
     | sb_wide                           | in_0_0[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.033 |  0.000 |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.061 |  0.041 |   0.072 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.061 |  0.000 |   0.072 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.032 |  0.008 |   0.080 |   -0.045 | 
     | sb_wide                           | out_3_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.055 | 
     | FE_OFC1298_out_BUS16_S3_T0_12     |                      | CKBD4BWP40                 | 0.035 | -0.009 |   0.070 |   -0.055 | 
     | FE_OFC1298_out_BUS16_S3_T0_12     | I v -> Z v           | CKBD4BWP40                 | 0.051 |  0.052 |   0.122 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.051 |  0.002 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] v |                            | 0.025 |        |   0.026 |   -0.099 | 
     | sb_wide                          | in_3_0[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.003 |   0.029 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.071 |  0.041 |   0.070 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.071 |  0.000 |   0.070 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.027 |  0.009 |   0.079 |   -0.046 | 
     | sb_wide                          | out_0_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.055 | 
     | FE_OFC217_out_BUS16_S0_T0_7      |                     | BUFFD6BWP40                | 0.030 | -0.009 |   0.070 |   -0.055 | 
     | FE_OFC217_out_BUS16_S0_T0_7      | I v -> Z v          | BUFFD6BWP40                | 0.044 |  0.046 |   0.116 |   -0.009 | 
     |                                  |                     | pe_tile_new_unq1           | 0.048 |  0.009 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[13] v |                            | 0.026 |        |   0.027 |   -0.098 | 
     | sb_wide                           | in_3_0[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.027 |  0.003 |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.069 |  0.035 |   0.066 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.069 |  0.000 |   0.066 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.036 |  0.008 |   0.073 |   -0.052 | 
     | sb_wide                           | out_0_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.064 |   -0.061 | 
     | FE_OFC1223_out_BUS16_S0_T0_13     |                      | CKBD4BWP40                 | 0.039 | -0.009 |   0.064 |   -0.061 | 
     | FE_OFC1223_out_BUS16_S0_T0_13     | I v -> Z v           | CKBD4BWP40                 | 0.062 |  0.052 |   0.116 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.064 |  0.009 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[15] v |                            | 0.031 |        |   0.029 |   -0.096 | 
     | sb_wide                           | in_0_0[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.032 |  0.001 |   0.030 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd1_4i_8b      | 0.061 |  0.041 |   0.071 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.061 |  0.000 |   0.071 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd4_2i_8b      | 0.032 |  0.008 |   0.080 |   -0.045 | 
     | sb_wide                           | out_3_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.055 | 
     | FE_OFC160_out_BUS16_S3_T0_15      |                      | CKBD4BWP40                 | 0.035 | -0.009 |   0.070 |   -0.055 | 
     | FE_OFC160_out_BUS16_S3_T0_15      | I v -> Z v           | CKBD4BWP40                 | 0.051 |  0.052 |   0.123 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.051 |  0.002 |   0.125 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.125
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T0[7] v |                            | 0.036 |        |   0.033 |   -0.092 | 
     | sb_wide                          | in_2_0[7] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.036 | -0.002 |   0.031 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd1_4i_8b      | 0.061 |  0.037 |   0.069 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.061 |  0.000 |   0.069 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.029 |  0.014 |   0.083 |   -0.042 | 
     | sb_wide                          | out_3_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.052 | 
     | FE_OFC126_out_BUS16_S3_T0_7      |                     | CKBD5BWP40                 | 0.032 | -0.009 |   0.073 |   -0.052 | 
     | FE_OFC126_out_BUS16_S3_T0_7      | I v -> Z v          | CKBD5BWP40                 | 0.044 |  0.049 |   0.122 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.044 |  0.003 |   0.125 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[6] v |                            | 0.032 |        |   0.029 |   -0.097 | 
     | sb_wide                          | in_0_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.033 |  0.003 |   0.031 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.063 |  0.039 |   0.070 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.063 |  0.000 |   0.070 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.033 |  0.009 |   0.079 |   -0.046 | 
     | sb_wide                          | out_3_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.056 | 
     | FE_OFC127_out_BUS16_S3_T0_6      |                     | CKBD4BWP40                 | 0.036 | -0.009 |   0.070 |   -0.056 | 
     | FE_OFC127_out_BUS16_S3_T0_6      | I v -> Z v          | CKBD4BWP40                 | 0.052 |  0.053 |   0.123 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.053 |  0.003 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] v |                            | 0.026 |        |   0.027 |   -0.098 | 
     | sb_wide                          | in_3_0[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.000 |   0.028 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.067 |  0.043 |   0.070 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.067 |  0.000 |   0.070 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.034 |  0.005 |   0.076 |   -0.050 | 
     | sb_wide                          | out_0_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.066 |   -0.059 | 
     | FE_OFC218_out_BUS16_S0_T0_4      |                     | BUFFD5BWP40                | 0.038 | -0.009 |   0.066 |   -0.059 | 
     | FE_OFC218_out_BUS16_S0_T0_4      | I v -> Z v          | BUFFD5BWP40                | 0.052 |  0.050 |   0.117 |   -0.009 | 
     |                                  |                     | pe_tile_new_unq1           | 0.055 |  0.009 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.024 |        |   0.026 |   -0.100 | 
     | sb_wide                          | in_3_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.028 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.075 |  0.039 |   0.068 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.075 |  0.000 |   0.068 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.039 |  0.007 |   0.074 |   -0.051 | 
     | sb_wide                          | out_0_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.065 |   -0.061 | 
     | FE_OFC221_out_BUS16_S0_T0_6      |                     | BUFFD5BWP40                | 0.043 | -0.009 |   0.065 |   -0.061 | 
     | FE_OFC221_out_BUS16_S0_T0_6      | I v -> Z v          | BUFFD5BWP40                | 0.052 |  0.051 |   0.115 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.056 |  0.010 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.024 |        |   0.026 |   -0.100 | 
     | sb_wide                          | in_3_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.002 |   0.028 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.088 |  0.042 |   0.070 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.088 |  0.000 |   0.070 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.014 |  0.010 |   0.080 |   -0.046 | 
     | sb_wide                          | out_1_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.056 | 
     | FE_OFC115_out_BUS16_S1_T0_6      |                     | BUFFD6BWP40                | 0.015 | -0.009 |   0.070 |   -0.056 | 
     | FE_OFC115_out_BUS16_S1_T0_6      | I v -> Z v          | BUFFD6BWP40                | 0.048 |  0.038 |   0.109 |   -0.017 | 
     |                                  |                     | pe_tile_new_unq1           | 0.060 |  0.017 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T1[3] v |                            | 0.037 |        |   0.034 |   -0.092 | 
     | sb_wide                          | in_2_1[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.037 |  0.002 |   0.036 |   -0.090 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.054 |  0.038 |   0.074 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.054 |  0.000 |   0.074 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.028 |  0.008 |   0.081 |   -0.045 | 
     | sb_wide                          | out_3_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.054 | 
     | FE_OFC138_out_BUS16_S3_T1_3      |                     | CKBD4BWP40                 | 0.032 | -0.009 |   0.072 |   -0.054 | 
     | FE_OFC138_out_BUS16_S3_T1_3      | I v -> Z v          | CKBD4BWP40                 | 0.052 |  0.051 |   0.123 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.052 |  0.003 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] v |                            | 0.030 |        |   0.029 |   -0.097 | 
     | sb_wide                           | in_0_0[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.032 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.031 |  0.003 |   0.032 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.063 |  0.039 |   0.071 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.063 |  0.000 |   0.071 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.033 |  0.009 |   0.080 |   -0.046 | 
     | sb_wide                           | out_3_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.056 | 
     | FE_OFC159_out_BUS16_S3_T0_9       |                     | CKBD4BWP40                 | 0.036 | -0.009 |   0.070 |   -0.056 | 
     | FE_OFC159_out_BUS16_S3_T0_9       | I v -> Z v          | CKBD4BWP40                 | 0.053 |  0.053 |   0.123 |   -0.003 | 
     |                                   |                     | pe_tile_new_unq1           | 0.053 |  0.003 |   0.126 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.026 |        |   0.027 |   -0.099 | 
     | sb_wide                          | in_3_1[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.027 |  0.002 |   0.029 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.069 |  0.037 |   0.065 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.069 |  0.000 |   0.065 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.036 |  0.013 |   0.079 |   -0.047 | 
     | sb_wide                          | out_0_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.069 |   -0.057 | 
     | FE_OFC204_out_BUS16_S0_T1_1      |                     | BUFFD6BWP40                | 0.040 | -0.009 |   0.069 |   -0.057 | 
     | FE_OFC204_out_BUS16_S0_T1_1      | I v -> Z v          | BUFFD6BWP40                | 0.043 |  0.048 |   0.117 |   -0.009 | 
     |                                  |                     | pe_tile_new_unq1           | 0.047 |  0.009 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T2[12] v |                            | 0.035 |        |   0.030 |   -0.096 | 
     | sb_wide                           | in_0_2[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.036 |  0.005 |   0.035 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.084 |  0.043 |   0.077 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.084 |  0.000 |   0.077 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.029 |  0.011 |   0.089 |   -0.038 | 
     | sb_wide                           | out_3_2[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.079 |   -0.047 | 
     | FE_OFC1276_out_BUS16_S3_T2_12     |                      | BUFFD8BWP40                | 0.033 | -0.009 |   0.079 |   -0.047 | 
     | FE_OFC1276_out_BUS16_S3_T2_12     | I v -> Z v           | BUFFD8BWP40                | 0.032 |  0.042 |   0.121 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.034 |  0.005 |   0.126 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.126
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.024 |        |   0.026 |   -0.100 | 
     | sb_wide                          | in_3_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.027 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.025 |  0.001 |   0.027 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd1_4i_8b      | 0.107 |  0.050 |   0.077 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.107 |  0.001 |   0.078 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.015 |  0.005 |   0.083 |   -0.044 | 
     | sb_wide                          | out_2_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.053 | 
     | FE_OFC1329_out_BUS16_S2_T0_6     |                     | BUFFD6BWP40                | 0.016 | -0.009 |   0.073 |   -0.053 | 
     | FE_OFC1329_out_BUS16_S2_T0_6     | I v -> Z v          | BUFFD6BWP40                | 0.048 |  0.046 |   0.119 |   -0.007 | 
     |                                  |                     | pe_tile_new_unq1           | 0.050 |  0.007 |   0.126 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[4] v |                            | 0.033 |        |   0.029 |   -0.098 | 
     | sb_wide                          | in_0_0[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.033 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.034 |  0.004 |   0.033 |   -0.094 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.057 |  0.038 |   0.071 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.057 |  0.000 |   0.071 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.029 |  0.009 |   0.080 |   -0.047 | 
     | sb_wide                          | out_3_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.070 |   -0.056 | 
     | FE_OFC128_out_BUS16_S3_T0_4      |                     | CKBD4BWP40                 | 0.032 | -0.009 |   0.070 |   -0.056 | 
     | FE_OFC128_out_BUS16_S3_T0_4      | I v -> Z v          | CKBD4BWP40                 | 0.055 |  0.052 |   0.122 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.056 |  0.005 |   0.127 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[5] v |                            | 0.031 |        |   0.028 |   -0.099 | 
     | sb_wide                          | in_3_2[5] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.032 |  0.003 |   0.031 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd1_4i_8b      | 0.075 |  0.040 |   0.070 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.075 |  0.000 |   0.070 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.034 |  0.007 |   0.077 |   -0.049 | 
     | sb_wide                          | out_0_2[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.068 |   -0.059 | 
     | FE_OFC224_out_BUS16_S0_T2_5      |                     | CKBD4BWP40                 | 0.038 | -0.010 |   0.068 |   -0.059 | 
     | FE_OFC224_out_BUS16_S0_T2_5      | I v -> Z v          | CKBD4BWP40                 | 0.061 |  0.051 |   0.118 |   -0.008 | 
     |                                  |                     | pe_tile_new_unq1           | 0.063 |  0.008 |   0.127 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T4[4] v |                            | 0.027 |        |   0.028 |   -0.099 | 
     | sb_wide                          | in_3_4[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.028 |  0.003 |   0.031 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd1_4i_8b      | 0.074 |  0.038 |   0.069 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.074 |  0.000 |   0.069 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.037 |  0.010 |   0.079 |   -0.048 | 
     | sb_wide                          | out_0_4[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.069 |   -0.057 | 
     | FE_OFC250_out_BUS16_S0_T4_4      |                     | CKBD4BWP40                 | 0.041 | -0.009 |   0.069 |   -0.057 | 
     | FE_OFC250_out_BUS16_S0_T4_4      | I v -> Z v          | CKBD4BWP40                 | 0.053 |  0.054 |   0.123 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.053 |  0.004 |   0.127 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T3[10] v |                            | 0.035 |        |   0.030 |   -0.097 | 
     | sb_wide                           | in_3_3[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.037 |  0.005 |   0.035 |   -0.092 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd1_4i_8b      | 0.063 |  0.038 |   0.073 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.063 |  0.000 |   0.073 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.013 |  0.013 |   0.087 |   -0.040 | 
     | sb_wide                           | out_1_3[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.077 |   -0.049 | 
     | FE_OFC1519_out_BUS16_S1_T3_10     |                      | BUFFD6BWP40                | 0.015 | -0.009 |   0.077 |   -0.049 | 
     | FE_OFC1519_out_BUS16_S1_T3_10     | I v -> Z v           | BUFFD6BWP40                | 0.044 |  0.041 |   0.118 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.047 |  0.009 |   0.127 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T3[1] v |                            | 0.029 |        |   0.028 |   -0.099 | 
     | sb_wide                          | in_3_3[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.030 | -0.000 |   0.028 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd1_4i_8b      | 0.105 |  0.046 |   0.074 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.105 |  0.001 |   0.075 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.032 |  0.006 |   0.081 |   -0.046 | 
     | sb_wide                          | out_0_3[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.055 | 
     | FE_OFC260_out_BUS16_S0_T3_1      |                     | CKBD4BWP40                 | 0.035 | -0.009 |   0.072 |   -0.055 | 
     | FE_OFC260_out_BUS16_S0_T3_1      | I v -> Z v          | CKBD4BWP40                 | 0.052 |  0.052 |   0.124 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.052 |  0.003 |   0.127 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] v |                            | 0.028 |        |   0.028 |   -0.099 | 
     | sb_wide                           | in_3_0[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.029 |  0.002 |   0.030 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.070 |  0.035 |   0.065 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.070 |  0.000 |   0.065 |   -0.062 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd4_2i_8b      | 0.034 |  0.016 |   0.081 |   -0.046 | 
     | sb_wide                           | out_0_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.056 | 
     | FE_OFC233_out_BUS16_S0_T0_11      |                      | BUFFD5BWP40                | 0.038 | -0.010 |   0.071 |   -0.056 | 
     | FE_OFC233_out_BUS16_S0_T0_11      | I v -> Z v           | BUFFD5BWP40                | 0.048 |  0.051 |   0.121 |   -0.006 | 
     |                                   |                      | pe_tile_new_unq1           | 0.049 |  0.006 |   0.127 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[11] v |                            | 0.031 |        |   0.029 |   -0.098 | 
     | sb_wide                           | in_0_0[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.032 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.032 |  0.003 |   0.032 |   -0.095 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd1_4i_8b      | 0.063 |  0.041 |   0.073 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.063 |  0.000 |   0.073 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd4_2i_8b      | 0.033 |  0.009 |   0.082 |   -0.046 | 
     | sb_wide                           | out_3_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.055 | 
     | FE_OFC157_out_BUS16_S3_T0_11      |                      | CKBD4BWP40                 | 0.036 | -0.009 |   0.072 |   -0.055 | 
     | FE_OFC157_out_BUS16_S3_T0_11      | I v -> Z v           | CKBD4BWP40                 | 0.052 |  0.053 |   0.125 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.052 |  0.002 |   0.127 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T4[14] v |                            | 0.028 |        |   0.027 |   -0.100 | 
     | sb_wide                           | in_0_4[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.029 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.029 |  0.002 |   0.029 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd1_4i_8b      | 0.132 |  0.039 |   0.068 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.132 |  0.002 |   0.069 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.062 |  0.010 |   0.079 |   -0.048 | 
     | sb_wide                           | out_1_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.069 |   -0.058 | 
     | FE_RC_4_0                         |                      | BUFFD8BWP40                | 0.068 | -0.010 |   0.069 |   -0.058 | 
     | FE_RC_4_0                         | I v -> Z v           | BUFFD8BWP40                | 0.035 |  0.050 |   0.119 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.040 |  0.009 |   0.127 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.127
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T2[2] v |                            | 0.031 |        |   0.028 |   -0.099 | 
     | sb_wide                          | in_0_2[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.032 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.032 |  0.004 |   0.032 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.114 |  0.043 |   0.075 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.114 |  0.002 |   0.077 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.029 |  0.007 |   0.084 |   -0.043 | 
     | sb_wide                          | out_3_2[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.075 |   -0.053 | 
     | FE_OFC241_out_BUS16_S3_T2_2      |                     | CKBD5BWP40                 | 0.032 | -0.009 |   0.075 |   -0.053 | 
     | FE_OFC241_out_BUS16_S3_T2_2      | I v -> Z v          | CKBD5BWP40                 | 0.045 |  0.049 |   0.124 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.046 |  0.004 |   0.127 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.025 |        |   0.026 |   -0.101 | 
     | sb_wide                           | in_3_1[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.026 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.026 | -0.000 |   0.026 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd1_4i_8b      | 0.075 |  0.040 |   0.067 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.075 |  0.000 |   0.067 |   -0.061 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.033 |  0.007 |   0.073 |   -0.054 | 
     | sb_wide                           | out_2_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.064 |   -0.064 | 
     | FE_OFC1532_out_BUS16_S2_T1_13     |                      | CKBD4BWP40                 | 0.037 | -0.009 |   0.064 |   -0.064 | 
     | FE_OFC1532_out_BUS16_S2_T1_13     | I v -> Z v           | CKBD4BWP40                 | 0.066 |  0.059 |   0.123 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.066 |  0.005 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] v |                            | 0.032 |        |   0.029 |   -0.099 | 
     | sb_wide                          | in_0_0[3] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.033 |  0.002 |   0.031 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd1_4i_8b      | 0.061 |  0.040 |   0.071 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.061 |  0.000 |   0.071 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.031 |  0.010 |   0.082 |   -0.046 | 
     | sb_wide                          | out_3_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.056 | 
     | FE_OFC124_out_BUS16_S3_T0_3      |                     | CKBD4BWP40                 | 0.034 | -0.009 |   0.072 |   -0.056 | 
     | FE_OFC124_out_BUS16_S3_T0_3      | I v -> Z v          | CKBD4BWP40                 | 0.053 |  0.052 |   0.124 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.054 |  0.003 |   0.128 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T3[12] v |                            | 0.033 |        |   0.029 |   -0.098 | 
     | sb_wide                           | in_3_3[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd1_4i_8b      | 0.035 |  0.002 |   0.031 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd1_4i_8b      | 0.081 |  0.045 |   0.077 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.081 |  0.000 |   0.077 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.033 |  0.005 |   0.082 |   -0.046 | 
     | sb_wide                           | out_0_3[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.055 | 
     | FE_OFC1247_out_BUS16_S0_T3_12     |                      | CKBD4BWP40                 | 0.037 | -0.009 |   0.072 |   -0.055 | 
     | FE_OFC1247_out_BUS16_S0_T3_12     | I v -> Z v           | CKBD4BWP40                 | 0.052 |  0.053 |   0.125 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.052 |  0.002 |   0.128 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] v |                            | 0.025 |        |   0.027 |   -0.101 | 
     | sb_wide                           | in_3_1[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.030 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.003 |   0.030 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd1_4i_8b      | 0.097 |  0.046 |   0.075 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.097 |  0.001 |   0.076 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.017 |  0.010 |   0.086 |   -0.042 | 
     | sb_wide                           | out_0_1[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.076 |   -0.052 | 
     | FE_OFC201_out_BUS16_S0_T1_8       |                     | BUFFD6BWP40                | 0.019 | -0.009 |   0.076 |   -0.052 | 
     | FE_OFC201_out_BUS16_S0_T1_8       | I v -> Z v          | BUFFD6BWP40                | 0.044 |  0.043 |   0.119 |   -0.009 | 
     |                                   |                     | pe_tile_new_unq1           | 0.047 |  0.009 |   0.128 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T0[2] v |                            | 0.032 |        |   0.029 |   -0.099 | 
     | sb_wide                          | in_0_0[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.031 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.033 |  0.002 |   0.031 |   -0.096 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.060 |  0.041 |   0.073 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.060 |  0.000 |   0.073 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.031 |  0.009 |   0.081 |   -0.047 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.056 | 
     | FE_OFC1559_out_BUS16_S3_T0_2     |                     | CKBD4BWP40                 | 0.034 | -0.009 |   0.072 |   -0.056 | 
     | FE_OFC1559_out_BUS16_S3_T0_2     | I v -> Z v          | CKBD4BWP40                 | 0.054 |  0.052 |   0.124 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.055 |  0.004 |   0.128 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.128
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[2] v |                            | 0.025 |        |   0.027 |   -0.102 | 
     | sb_wide                          | in_3_1[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.028 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 |                     | nem_ohmux_invd1_4i_8b      | 0.026 |  0.002 |   0.028 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd1_4i_8b      | 0.097 |  0.048 |   0.076 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.097 |  0.001 |   0.077 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.018 |  0.006 |   0.083 |   -0.046 | 
     | sb_wide                          | out_2_1[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.073 |   -0.055 | 
     | FE_OFC1339_out_BUS16_S2_T1_2     |                     | BUFFD5BWP40                | 0.020 | -0.009 |   0.073 |   -0.055 | 
     | FE_OFC1339_out_BUS16_S2_T1_2     | I v -> Z v          | BUFFD5BWP40                | 0.056 |  0.052 |   0.125 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.056 |  0.003 |   0.128 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 

