# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Decoder_3x8/Decoder_3x8.srcs/sources_1/new/Decoder_3x8.v" \
"../../../../../Decoder_2_4_with_enable/Decoder_2_4_with_enable.srcs/sources_1/new/decoder_2_to_4.v" \
"../../../../full_adder_using_3x8_decoder.srcs/sources_1/new/full_adder_using_3x8_decoder.v" \
"../../../../full_adder_using_3x8_decoder.srcs/sim_1/new/tb_full_adder_using_3x8_decoder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
