// Seed: 192314563
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_8 = id_3;
  logic id_9;
  ;
  assign module_1.id_3 = 0;
  assign id_2 = ~id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd38
) (
    input  uwire id_0,
    output tri0  id_1
    , id_5, _id_6,
    input  wire  id_2,
    output wor   id_3
);
  bit [id_6 : id_6] id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  initial id_7 = 1'b0;
  assign id_3 = 1;
  wire id_8;
  wire id_9;
  ;
endmodule
