{
  "$schema": "https://raw.githubusercontent.com/YosysHQ/yosys/master/misc/jny.schema.json",
  "generator": "Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "version": "0.0.1",
  "invocation": "write_jny -no-connections ../model/design.json ",
  "features": ["attributes", "properties"],
  "modules": [
      {
        "name": "clockedlogic",
        "cell_sorts": [
          {
            "type": "$dff",
            "ports": [
                {
                  "name": "CLK",
                  "direction": "io",
                  "range": [0, 0]
                },
                {
                  "name": "D",
                  "direction": "io",
                  "range": [64, 0]
                },
                {
                  "name": "Q",
                  "direction": "",
                  "range": [64, 0]
                }
            ],
            "cells": [
                {
                  "name": "$procdff$11",
                  "attributes": {
                    "src": "clockedlogic.v:13.1-13.29"
                  },
                  "parameters": {
                    "CLK_POLARITY": "1",
                    "WIDTH": "00000000000000000000000001000000"
                  }
                }
            ]
          },
          {
            "type": "$add",
            "ports": [
                {
                  "name": "A",
                  "direction": "io",
                  "range": [64, 0]
                },
                {
                  "name": "B",
                  "direction": "io",
                  "range": [0, 0]
                },
                {
                  "name": "Y",
                  "direction": "",
                  "range": [64, 0]
                }
            ],
            "cells": [
                {
                  "name": "$add$clockedlogic.v:13$10",
                  "attributes": {
                    "src": "clockedlogic.v:13.25-13.28"
                  },
                  "parameters": {
                    "A_SIGNED": "00000000000000000000000000000000",
                    "A_WIDTH": "00000000000000000000000001000000",
                    "B_SIGNED": "00000000000000000000000000000000",
                    "B_WIDTH": "00000000000000000000000000000001",
                    "Y_WIDTH": "00000000000000000000000001000000"
                  }
                }
            ]
          }
        ],
        "attributes": {
            "hdlname": "\\clockedlogic",
            "src": "clockedlogic.v:7.1-18.10"
        }
      },
      {
        "name": "clockedlogic_formal",
        "cell_sorts": [
          {
            "type": "clockedlogic",
            "ports": [
                {
                  "name": "clk",
                  "direction": "io",
                  "range": [0, 0]
                },
                {
                  "name": "y",
                  "direction": "",
                  "range": [64, 0]
                }
            ],
            "cells": [
                {
                  "name": "clockedlogic",
                  "attributes": {
                    "module_not_derived": "00000000000000000000000000000001",
                    "src": "clockedlogic_formal.v:9.14-12.2"
                  },
                  "parameters": {

                  }
                }
            ]
          },
          {
            "type": "$dff",
            "ports": [
                {
                  "name": "CLK",
                  "direction": "io",
                  "range": [0, 0]
                },
                {
                  "name": "D",
                  "direction": "io",
                  "range": [64, 0]
                },
                {
                  "name": "Q",
                  "direction": "",
                  "range": [64, 0]
                }
            ],
            "cells": [
                {
                  "name": "$procdff$12",
                  "attributes": {
                    "src": "clockedlogic_formal.v:14.1-14.32"
                  },
                  "parameters": {
                    "CLK_POLARITY": "1",
                    "WIDTH": "00000000000000000000000001000000"
                  }
                }
            ]
          },
          {
            "type": "$eq",
            "ports": [
                {
                  "name": "A",
                  "direction": "io",
                  "range": [64, 0]
                },
                {
                  "name": "B",
                  "direction": "io",
                  "range": [64, 0]
                },
                {
                  "name": "Y",
                  "direction": "",
                  "range": [0, 0]
                }
            ],
            "cells": [
                {
                  "name": "$eq$clockedlogic_formal.v:16$7",
                  "attributes": {
                    "src": "clockedlogic_formal.v:16.12-16.23"
                  },
                  "parameters": {
                    "A_SIGNED": "00000000000000000000000000000000",
                    "A_WIDTH": "00000000000000000000000001000000",
                    "B_SIGNED": "00000000000000000000000000000000",
                    "B_WIDTH": "00000000000000000000000001000000",
                    "Y_WIDTH": "00000000000000000000000000000001"
                  }
                }
            ]
          },
          {
            "type": "$assert",
            "ports": [
                {
                  "name": "A",
                  "direction": "io",
                  "range": [0, 0]
                },
                {
                  "name": "EN",
                  "direction": "io",
                  "range": [0, 0]
                }
            ],
            "cells": [
                {
                  "name": "$assert$clockedlogic_formal.v:15$8",
                  "attributes": {
                    "src": "clockedlogic_formal.v:15.16-16.24"
                  },
                  "parameters": {

                  }
                }
            ]
          },
          {
            "type": "$add",
            "ports": [
                {
                  "name": "A",
                  "direction": "io",
                  "range": [64, 0]
                },
                {
                  "name": "B",
                  "direction": "io",
                  "range": [0, 0]
                },
                {
                  "name": "Y",
                  "direction": "",
                  "range": [64, 0]
                }
            ],
            "cells": [
                {
                  "name": "$add$clockedlogic_formal.v:16$6",
                  "attributes": {
                    "src": "clockedlogic_formal.v:16.15-16.23"
                  },
                  "parameters": {
                    "A_SIGNED": "00000000000000000000000000000000",
                    "A_WIDTH": "00000000000000000000000001000000",
                    "B_SIGNED": "00000000000000000000000000000000",
                    "B_WIDTH": "00000000000000000000000000000001",
                    "Y_WIDTH": "00000000000000000000000001000000"
                  }
                }
            ]
          }
        ],
        "attributes": {
            "keep": "00000000000000000000000000000001",
            "hdlname": "\\clockedlogic_formal",
            "top": "00000000000000000000000000000001",
            "src": "clockedlogic_formal.v:5.1-19.10"
        }
      }
  ]
}
